#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1316a7800 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x131699d70 .scope module, "tb_e2e_simple" "tb_e2e_simple" 3 2;
 .timescale -9 -12;
P_0x13166ad20 .param/l "ARRAY_SIZE" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x13166ad60 .param/l "CLK" 0 3 3, +C4<00000000000000000000000000001010>;
P_0x13166ada0 .param/l "OP_HALT" 1 3 55, C4<11111111>;
P_0x13166ade0 .param/l "OP_TENSOR" 1 3 54, C4<00000001>;
P_0x13166ae20 .param/l "SRAM_WIDTH" 0 3 5, +C4<00000000000000000000000100000000>;
v0x6000022f29a0_0 .net "axi_araddr", 39 0, L_0x600003bac460;  1 drivers
v0x6000022f2a30_0 .net "axi_arlen", 7 0, L_0x600003bac4d0;  1 drivers
v0x6000022f2ac0_0 .var "axi_arready", 0 0;
v0x6000022f2b50_0 .net "axi_arvalid", 0 0, L_0x600003bac5b0;  1 drivers
v0x6000022f2be0_0 .net "axi_awaddr", 39 0, L_0x600003bac1c0;  1 drivers
v0x6000022f2c70_0 .net "axi_awlen", 7 0, L_0x600003bac230;  1 drivers
v0x6000022f2d00_0 .var "axi_awready", 0 0;
v0x6000022f2d90_0 .net "axi_awvalid", 0 0, L_0x600003bac2a0;  1 drivers
L_0x13809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000022f2e20_0 .net "axi_bready", 0 0, L_0x13809a968;  1 drivers
v0x6000022f2eb0_0 .var "axi_bresp", 1 0;
v0x6000022f2f40_0 .var "axi_bvalid", 0 0;
v0x6000022f2fd0_0 .var "axi_rdata", 255 0;
v0x6000022f3060_0 .var "axi_rlast", 0 0;
v0x6000022f30f0_0 .net "axi_rready", 0 0, L_0x600003bac620;  1 drivers
v0x6000022f3180_0 .var "axi_rvalid", 0 0;
v0x6000022f3210_0 .net "axi_wdata", 255 0, L_0x600003bac310;  1 drivers
v0x6000022f32a0_0 .net "axi_wlast", 0 0, L_0x600003bac380;  1 drivers
v0x6000022f3330_0 .var "axi_wready", 0 0;
v0x6000022f33c0_0 .net "axi_wvalid", 0 0, L_0x600003bac3f0;  1 drivers
v0x6000022f3450_0 .var "clk", 0 0;
v0x6000022f34e0_0 .var "global_sync_in", 0 0;
v0x6000022f3570_0 .var/i "i", 31 0;
v0x6000022f3600_0 .var "noc_rx_addr", 19 0;
v0x6000022f3690_0 .var "noc_rx_data", 255 0;
v0x6000022f3720_0 .var "noc_rx_is_instr", 0 0;
v0x6000022f37b0_0 .net "noc_rx_ready", 0 0, L_0x6000021baf80;  1 drivers
v0x6000022f3840_0 .var "noc_rx_valid", 0 0;
L_0x13809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022f38d0_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  1 drivers
L_0x13809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022f3960_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  1 drivers
v0x6000022f39f0_0 .var "noc_tx_ready", 0 0;
L_0x13809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000022f3a80_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  1 drivers
v0x6000022f3b10_0 .var "row0", 255 0;
v0x6000022f3ba0_0 .var "row1", 255 0;
v0x6000022f3c30_0 .var "row2", 255 0;
v0x6000022f3cc0_0 .var "row3", 255 0;
v0x6000022f3d50_0 .var "rst_n", 0 0;
v0x6000022f3de0_0 .var "sync_grant", 0 0;
v0x6000022f3e70_0 .net "sync_request", 0 0, L_0x600003ba0310;  1 drivers
v0x6000022f3f00_0 .net "tpc_busy", 0 0, L_0x600003ba04d0;  1 drivers
v0x6000022fc000_0 .net "tpc_done", 0 0, L_0x600003ba0380;  1 drivers
v0x6000022fc090_0 .net "tpc_error", 0 0, L_0x600003ba02a0;  1 drivers
v0x6000022fc120_0 .var "tpc_start", 0 0;
v0x6000022fc1b0_0 .var "tpc_start_pc", 19 0;
E_0x6000005ed9c0 .event negedge, v0x6000022943f0_0;
S_0x131694b80 .scope module, "dut" "tensor_processing_cluster" 3 38, 4 15 0, S_0x131699d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x131810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x131810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x131810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x131810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x131810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x131810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x131810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x131810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x131810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x131810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x131810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x131810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x131810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x131810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x131810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x131810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x131811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600003ba12d0 .functor BUFZ 1, v0x6000022f0120_0, C4<0>, C4<0>, C4<0>;
L_0x600003ba7330 .functor OR 1, L_0x6000021bfca0, L_0x6000021bfe80, C4<0>, C4<0>;
L_0x600003bbbe20 .functor AND 1, L_0x600003ba6ed0, L_0x600003ba7330, C4<1>, C4<1>;
L_0x600003bbb9c0 .functor BUFZ 1, v0x6000022f1170_0, C4<0>, C4<0>, C4<0>;
L_0x600003bbb560 .functor BUFZ 1, v0x6000022f0c60_0, C4<0>, C4<0>, C4<0>;
L_0x600003bac7e0 .functor AND 1, v0x6000022f3840_0, L_0x6000021baf80, C4<1>, C4<1>;
L_0x600003bac850 .functor AND 1, L_0x600003bac7e0, L_0x6000021bb020, C4<1>, C4<1>;
v0x6000022f60a0_0 .net *"_ivl_24", 19 0, L_0x6000021bf5c0;  1 drivers
L_0x13809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000022f6130_0 .net *"_ivl_27", 3 0, L_0x13809a530;  1 drivers
v0x6000022f61c0_0 .net *"_ivl_28", 19 0, L_0x6000021bf660;  1 drivers
L_0x13809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022f6250_0 .net *"_ivl_31", 14 0, L_0x13809a578;  1 drivers
L_0x13809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000022f62e0_0 .net/2u *"_ivl_34", 2 0, L_0x13809a5c0;  1 drivers
v0x6000022f6370_0 .net *"_ivl_38", 19 0, L_0x6000021bf840;  1 drivers
L_0x13809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000022f6400_0 .net *"_ivl_41", 3 0, L_0x13809a608;  1 drivers
v0x6000022f6490_0 .net *"_ivl_42", 19 0, L_0x6000021bf8e0;  1 drivers
L_0x13809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000022f6520_0 .net *"_ivl_45", 3 0, L_0x13809a650;  1 drivers
L_0x13809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000022f65b0_0 .net/2u *"_ivl_48", 2 0, L_0x13809a698;  1 drivers
v0x6000022f6640_0 .net *"_ivl_52", 19 0, L_0x6000021bfac0;  1 drivers
L_0x13809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000022f66d0_0 .net *"_ivl_55", 3 0, L_0x13809a6e0;  1 drivers
v0x6000022f6760_0 .net *"_ivl_56", 19 0, L_0x6000021bfb60;  1 drivers
L_0x13809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000022f67f0_0 .net *"_ivl_59", 3 0, L_0x13809a728;  1 drivers
L_0x13809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000022f6880_0 .net *"_ivl_63", 127 0, L_0x13809a770;  1 drivers
v0x6000022f6910_0 .net *"_ivl_65", 127 0, L_0x6000021bfd40;  1 drivers
L_0x13809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000022f69a0_0 .net/2u *"_ivl_68", 2 0, L_0x13809a7b8;  1 drivers
v0x6000022f6a30_0 .net *"_ivl_70", 0 0, L_0x6000021bfca0;  1 drivers
L_0x13809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000022f6ac0_0 .net/2u *"_ivl_72", 2 0, L_0x13809a800;  1 drivers
v0x6000022f6b50_0 .net *"_ivl_74", 0 0, L_0x6000021bfe80;  1 drivers
v0x6000022f6be0_0 .net *"_ivl_77", 0 0, L_0x600003ba7330;  1 drivers
v0x6000022f6c70_0 .net *"_ivl_87", 0 0, L_0x600003bac7e0;  1 drivers
v0x6000022f6d00_0 .net *"_ivl_89", 0 0, L_0x6000021bb020;  1 drivers
v0x6000022f6d90_0 .var "act_data_d", 31 0;
v0x6000022f6e20_0 .var "act_valid_d", 0 0;
v0x6000022f6eb0_0 .var "act_valid_d2", 0 0;
v0x6000022f6f40_0 .net "axi_araddr", 39 0, L_0x600003bac460;  alias, 1 drivers
v0x6000022f6fd0_0 .net "axi_arlen", 7 0, L_0x600003bac4d0;  alias, 1 drivers
v0x6000022f7060_0 .net "axi_arready", 0 0, v0x6000022f2ac0_0;  1 drivers
v0x6000022f70f0_0 .net "axi_arvalid", 0 0, L_0x600003bac5b0;  alias, 1 drivers
v0x6000022f7180_0 .net "axi_awaddr", 39 0, L_0x600003bac1c0;  alias, 1 drivers
v0x6000022f7210_0 .net "axi_awlen", 7 0, L_0x600003bac230;  alias, 1 drivers
v0x6000022f72a0_0 .net "axi_awready", 0 0, v0x6000022f2d00_0;  1 drivers
v0x6000022f7330_0 .net "axi_awvalid", 0 0, L_0x600003bac2a0;  alias, 1 drivers
v0x6000022f73c0_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x6000022f7450_0 .net "axi_bresp", 1 0, v0x6000022f2eb0_0;  1 drivers
v0x6000022f74e0_0 .net "axi_bvalid", 0 0, v0x6000022f2f40_0;  1 drivers
v0x6000022f7570_0 .net "axi_rdata", 255 0, v0x6000022f2fd0_0;  1 drivers
v0x6000022f7600_0 .net "axi_rlast", 0 0, v0x6000022f3060_0;  1 drivers
v0x6000022f7690_0 .net "axi_rready", 0 0, L_0x600003bac620;  alias, 1 drivers
v0x6000022f7720_0 .net "axi_rvalid", 0 0, v0x6000022f3180_0;  1 drivers
v0x6000022f77b0_0 .net "axi_wdata", 255 0, L_0x600003bac310;  alias, 1 drivers
v0x6000022f7840_0 .net "axi_wlast", 0 0, L_0x600003bac380;  alias, 1 drivers
v0x6000022f78d0_0 .net "axi_wready", 0 0, v0x6000022f3330_0;  1 drivers
v0x6000022f7960_0 .net "axi_wvalid", 0 0, L_0x600003bac3f0;  alias, 1 drivers
v0x6000022f79f0_0 .net "clk", 0 0, v0x6000022f3450_0;  1 drivers
v0x6000022f7a80_0 .net "dma_lcp_done", 0 0, L_0x600003bba680;  1 drivers
v0x6000022f7b10_0 .net "dma_lcp_ready", 0 0, L_0x6000021ba080;  1 drivers
v0x6000022f7ba0_0 .net "dma_sram_addr", 19 0, v0x600002294ea0_0;  1 drivers
v0x6000022f7c30_0 .net "dma_sram_rdata", 255 0, L_0x600003bac770;  1 drivers
v0x6000022f7cc0_0 .net "dma_sram_re", 0 0, L_0x600003bac150;  1 drivers
v0x6000022f7d50_0 .net "dma_sram_ready", 0 0, L_0x6000021baee0;  1 drivers
v0x6000022f7de0_0 .net "dma_sram_wdata", 255 0, L_0x600003bac070;  1 drivers
v0x6000022f7e70_0 .net "dma_sram_we", 0 0, L_0x600003bac0e0;  1 drivers
v0x6000022f7f00_0 .net "global_sync_in", 0 0, v0x6000022f34e0_0;  1 drivers
v0x6000022f0000 .array "instr_mem", 4095 0, 127 0;
v0x6000022f0090_0 .var "instr_rdata_reg", 127 0;
v0x6000022f0120_0 .var "instr_valid_reg", 0 0;
v0x6000022f01b0_0 .net "lcp_dma_cmd", 127 0, v0x600002296a30_0;  1 drivers
v0x6000022f0240_0 .net "lcp_dma_valid", 0 0, L_0x600003ba05b0;  1 drivers
v0x6000022f02d0_0 .net "lcp_imem_addr", 19 0, L_0x600003ba10a0;  1 drivers
v0x6000022f0360_0 .net "lcp_imem_data", 127 0, v0x6000022f0090_0;  1 drivers
v0x6000022f03f0_0 .net "lcp_imem_re", 0 0, L_0x600003ba1110;  1 drivers
v0x6000022f0480_0 .net "lcp_imem_valid", 0 0, L_0x600003ba12d0;  1 drivers
v0x6000022f0510_0 .net "lcp_mxu_cmd", 127 0, v0x600002297720_0;  1 drivers
v0x6000022f05a0_0 .net "lcp_mxu_valid", 0 0, L_0x600003ba08c0;  1 drivers
v0x6000022f0630_0 .net "lcp_vpu_cmd", 127 0, v0x600002290360_0;  1 drivers
v0x6000022f06c0_0 .net "lcp_vpu_valid", 0 0, L_0x600003ba0690;  1 drivers
v0x6000022f0750_0 .net "mxu_a_addr", 19 0, L_0x6000021bf980;  1 drivers
v0x6000022f07e0_0 .net "mxu_a_rdata", 255 0, L_0x600003bac690;  1 drivers
v0x6000022f0870_0 .net "mxu_a_re", 0 0, L_0x6000021bfa20;  1 drivers
v0x6000022f0900_0 .net "mxu_a_ready", 0 0, L_0x6000021bada0;  1 drivers
v0x6000022f0990_0 .net "mxu_cfg_k", 15 0, L_0x6000021b1900;  1 drivers
v0x6000022f0a20_0 .net "mxu_cfg_m", 15 0, L_0x6000021b17c0;  1 drivers
v0x6000022f0ab0_0 .net "mxu_cfg_n", 15 0, L_0x6000021b1860;  1 drivers
v0x6000022f0b40_0 .var "mxu_col_cnt", 4 0;
v0x6000022f0bd0_0 .var "mxu_cycle_cnt", 15 0;
v0x6000022f0c60_0 .var "mxu_done_reg", 0 0;
v0x6000022f0cf0_0 .net "mxu_dst_addr", 15 0, L_0x6000021b15e0;  1 drivers
v0x6000022f0d80_0 .net "mxu_lcp_done", 0 0, L_0x600003bbb560;  1 drivers
v0x6000022f0e10_0 .net "mxu_lcp_ready", 0 0, L_0x600003bbb9c0;  1 drivers
v0x6000022f0ea0_0 .net "mxu_o_addr", 19 0, L_0x6000021bfc00;  1 drivers
v0x6000022f0f30_0 .net "mxu_o_ready", 0 0, L_0x6000021bae40;  1 drivers
v0x6000022f0fc0_0 .net "mxu_o_wdata", 255 0, L_0x6000021bfde0;  1 drivers
v0x6000022f1050_0 .net "mxu_o_we", 0 0, L_0x600003bbbe20;  1 drivers
v0x6000022f10e0_0 .var "mxu_out_cnt", 15 0;
v0x6000022f1170_0 .var "mxu_ready_reg", 0 0;
v0x6000022f1200_0 .net "mxu_src0_addr", 15 0, L_0x6000021b1680;  1 drivers
v0x6000022f1290_0 .net "mxu_src1_addr", 15 0, L_0x6000021b1720;  1 drivers
v0x6000022f1320_0 .var "mxu_start_array", 0 0;
v0x6000022f13b0_0 .var "mxu_start_array_d", 0 0;
v0x6000022f1440_0 .var "mxu_state", 2 0;
v0x6000022f14d0_0 .net "mxu_subop", 7 0, L_0x6000021b1540;  1 drivers
v0x6000022f1560_0 .net "mxu_w_addr", 19 0, L_0x6000021bf700;  1 drivers
v0x6000022f15f0_0 .net "mxu_w_rdata", 255 0, v0x60000228b9f0_0;  1 drivers
v0x6000022f1680_0 .net "mxu_w_re", 0 0, L_0x6000021bf7a0;  1 drivers
v0x6000022f1710_0 .net "mxu_w_ready", 0 0, L_0x6000021bac60;  1 drivers
v0x6000022f17a0_0 .net "noc_data_write", 0 0, L_0x600003bac850;  1 drivers
v0x6000022f1830_0 .net "noc_rx_addr", 19 0, v0x6000022f3600_0;  1 drivers
v0x6000022f18c0_0 .net "noc_rx_data", 255 0, v0x6000022f3690_0;  1 drivers
v0x6000022f1950_0 .net "noc_rx_is_instr", 0 0, v0x6000022f3720_0;  1 drivers
v0x6000022f19e0_0 .net "noc_rx_ready", 0 0, L_0x6000021baf80;  alias, 1 drivers
v0x6000022f1a70_0 .net "noc_rx_valid", 0 0, v0x6000022f3840_0;  1 drivers
v0x6000022f1b00_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  alias, 1 drivers
v0x6000022f1b90_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  alias, 1 drivers
v0x6000022f1c20_0 .net "noc_tx_ready", 0 0, v0x6000022f39f0_0;  1 drivers
v0x6000022f1cb0_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  alias, 1 drivers
v0x6000022f1d40_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  1 drivers
v0x6000022f1dd0_0 .net "sync_grant", 0 0, v0x6000022f3de0_0;  1 drivers
v0x6000022f1e60_0 .net "sync_request", 0 0, L_0x600003ba0310;  alias, 1 drivers
v0x6000022f1ef0_0 .net "systolic_busy", 0 0, L_0x600003ba6fb0;  1 drivers
v0x6000022f1f80_0 .net "systolic_done", 0 0, L_0x6000021bf0c0;  1 drivers
v0x6000022f2010_0 .net "systolic_result", 127 0, L_0x6000021bec60;  1 drivers
v0x6000022f20a0_0 .net "systolic_result_valid", 0 0, L_0x600003ba6ed0;  1 drivers
v0x6000022f2130_0 .net "tpc_busy", 0 0, L_0x600003ba04d0;  alias, 1 drivers
v0x6000022f21c0_0 .net "tpc_done", 0 0, L_0x600003ba0380;  alias, 1 drivers
v0x6000022f2250_0 .net "tpc_error", 0 0, L_0x600003ba02a0;  alias, 1 drivers
v0x6000022f22e0_0 .net "tpc_start", 0 0, v0x6000022fc120_0;  1 drivers
v0x6000022f2370_0 .net "tpc_start_pc", 19 0, v0x6000022fc1b0_0;  1 drivers
v0x6000022f2400_0 .net "vpu_lcp_done", 0 0, L_0x600003bba840;  1 drivers
v0x6000022f2490_0 .net "vpu_lcp_ready", 0 0, L_0x6000021b9a40;  1 drivers
v0x6000022f2520_0 .net "vpu_sram_addr", 19 0, v0x6000022f5680_0;  1 drivers
v0x6000022f25b0_0 .net "vpu_sram_rdata", 255 0, L_0x600003bac700;  1 drivers
v0x6000022f2640_0 .net "vpu_sram_re", 0 0, L_0x600003bba610;  1 drivers
v0x6000022f26d0_0 .net "vpu_sram_ready", 0 0, L_0x6000021bad00;  1 drivers
v0x6000022f2760_0 .net "vpu_sram_wdata", 255 0, L_0x600003bba760;  1 drivers
v0x6000022f27f0_0 .net "vpu_sram_we", 0 0, L_0x600003bba6f0;  1 drivers
v0x6000022f2880_0 .var "weight_load_col_d", 1 0;
v0x6000022f2910_0 .var "weight_load_en_d", 0 0;
L_0x6000021b1540 .part v0x600002297720_0, 112, 8;
L_0x6000021b15e0 .part v0x600002297720_0, 96, 16;
L_0x6000021b1680 .part v0x600002297720_0, 80, 16;
L_0x6000021b1720 .part v0x600002297720_0, 64, 16;
L_0x6000021b17c0 .part v0x600002297720_0, 48, 16;
L_0x6000021b1860 .part v0x600002297720_0, 32, 16;
L_0x6000021b1900 .part v0x600002297720_0, 16, 16;
L_0x6000021bf520 .part v0x60000228b9f0_0, 0, 32;
L_0x6000021bf5c0 .concat [ 16 4 0 0], L_0x6000021b1720, L_0x13809a530;
L_0x6000021bf660 .concat [ 5 15 0 0], v0x6000022f0b40_0, L_0x13809a578;
L_0x6000021bf700 .arith/sum 20, L_0x6000021bf5c0, L_0x6000021bf660;
L_0x6000021bf7a0 .cmp/eq 3, v0x6000022f1440_0, L_0x13809a5c0;
L_0x6000021bf840 .concat [ 16 4 0 0], L_0x6000021b1680, L_0x13809a608;
L_0x6000021bf8e0 .concat [ 16 4 0 0], v0x6000022f0bd0_0, L_0x13809a650;
L_0x6000021bf980 .arith/sum 20, L_0x6000021bf840, L_0x6000021bf8e0;
L_0x6000021bfa20 .cmp/eq 3, v0x6000022f1440_0, L_0x13809a698;
L_0x6000021bfac0 .concat [ 16 4 0 0], L_0x6000021b15e0, L_0x13809a6e0;
L_0x6000021bfb60 .concat [ 16 4 0 0], v0x6000022f10e0_0, L_0x13809a728;
L_0x6000021bfc00 .arith/sum 20, L_0x6000021bfac0, L_0x6000021bfb60;
L_0x6000021bfd40 .part L_0x6000021bec60, 0, 128;
L_0x6000021bfde0 .concat [ 128 128 0 0], L_0x6000021bfd40, L_0x13809a770;
L_0x6000021bfca0 .cmp/eq 3, v0x6000022f1440_0, L_0x13809a7b8;
L_0x6000021bfe80 .cmp/eq 3, v0x6000022f1440_0, L_0x13809a800;
L_0x6000021baf80 .reduce/nor L_0x600003ba04d0;
L_0x6000021bb020 .reduce/nor v0x6000022f3720_0;
S_0x13166a8e0 .scope module, "dma_inst" "dma_engine" 4 431, 5 16 0, S_0x131694b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x131818000 .param/l "DATA_WIDTH" 0 5 19, +C4<00000000000000000000000100000000>;
P_0x131818040 .param/l "DMA_COPY" 1 5 103, C4<00000011>;
P_0x131818080 .param/l "DMA_LOAD" 1 5 101, C4<00000001>;
P_0x1318180c0 .param/l "DMA_STORE" 1 5 102, C4<00000010>;
P_0x131818100 .param/l "EXT_ADDR_W" 0 5 17, +C4<00000000000000000000000000101000>;
P_0x131818140 .param/l "INT_ADDR_W" 0 5 18, +C4<00000000000000000000000000010100>;
P_0x131818180 .param/l "MAX_BURST" 0 5 20, +C4<00000000000000000000000000010000>;
P_0x1318181c0 .param/l "S_DECODE" 1 5 110, C4<0001>;
P_0x131818200 .param/l "S_DONE" 1 5 119, C4<1010>;
P_0x131818240 .param/l "S_IDLE" 1 5 109, C4<0000>;
P_0x131818280 .param/l "S_LOAD_ADDR" 1 5 111, C4<0010>;
P_0x1318182c0 .param/l "S_LOAD_DATA" 1 5 112, C4<0011>;
P_0x131818300 .param/l "S_LOAD_WRITE" 1 5 113, C4<0100>;
P_0x131818340 .param/l "S_NEXT_ROW" 1 5 118, C4<1001>;
P_0x131818380 .param/l "S_STORE_ADDR" 1 5 115, C4<0110>;
P_0x1318183c0 .param/l "S_STORE_DATA" 1 5 116, C4<0111>;
P_0x131818400 .param/l "S_STORE_READ" 1 5 114, C4<0101>;
P_0x131818440 .param/l "S_STORE_RESP" 1 5 117, C4<1000>;
L_0x600003bba680 .functor BUFZ 1, v0x600002294990_0, C4<0>, C4<0>, C4<0>;
L_0x600003bac070 .functor BUFZ 256, v0x600002295200_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003bac0e0 .functor BUFZ 1, v0x600002295320_0, C4<0>, C4<0>, C4<0>;
L_0x600003bac150 .functor BUFZ 1, v0x600002295050_0, C4<0>, C4<0>, C4<0>;
L_0x600003bac1c0 .functor BUFZ 40, v0x6000022ab690_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003bac230 .functor BUFZ 8, v0x6000022ab7b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003bac2a0 .functor BUFZ 1, v0x6000022ab960_0, C4<0>, C4<0>, C4<0>;
L_0x600003bac310 .functor BUFZ 256, v0x6000022abf00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003bac380 .functor BUFZ 1, v0x6000022ac750_0, C4<0>, C4<0>, C4<0>;
L_0x600003bac3f0 .functor BUFZ 1, v0x600002294120_0, C4<0>, C4<0>, C4<0>;
L_0x600003bac460 .functor BUFZ 40, v0x6000022ab2a0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003bac4d0 .functor BUFZ 8, v0x6000022ab3c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003bac5b0 .functor BUFZ 1, v0x6000022ab570_0, C4<0>, C4<0>, C4<0>;
L_0x600003bac620 .functor BUFZ 1, v0x6000022abd50_0, C4<0>, C4<0>, C4<0>;
L_0x13809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000022ab180_0 .net/2u *"_ivl_18", 3 0, L_0x13809a920;  1 drivers
v0x6000022ab210_0 .net "axi_araddr", 39 0, L_0x600003bac460;  alias, 1 drivers
v0x6000022ab2a0_0 .var "axi_araddr_reg", 39 0;
v0x6000022ab330_0 .net "axi_arlen", 7 0, L_0x600003bac4d0;  alias, 1 drivers
v0x6000022ab3c0_0 .var "axi_arlen_reg", 7 0;
v0x6000022ab450_0 .net "axi_arready", 0 0, v0x6000022f2ac0_0;  alias, 1 drivers
v0x6000022ab4e0_0 .net "axi_arvalid", 0 0, L_0x600003bac5b0;  alias, 1 drivers
v0x6000022ab570_0 .var "axi_arvalid_reg", 0 0;
v0x6000022ab600_0 .net "axi_awaddr", 39 0, L_0x600003bac1c0;  alias, 1 drivers
v0x6000022ab690_0 .var "axi_awaddr_reg", 39 0;
v0x6000022ab720_0 .net "axi_awlen", 7 0, L_0x600003bac230;  alias, 1 drivers
v0x6000022ab7b0_0 .var "axi_awlen_reg", 7 0;
v0x6000022ab840_0 .net "axi_awready", 0 0, v0x6000022f2d00_0;  alias, 1 drivers
v0x6000022ab8d0_0 .net "axi_awvalid", 0 0, L_0x600003bac2a0;  alias, 1 drivers
v0x6000022ab960_0 .var "axi_awvalid_reg", 0 0;
v0x6000022ab9f0_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x6000022aba80_0 .net "axi_bresp", 1 0, v0x6000022f2eb0_0;  alias, 1 drivers
v0x6000022abb10_0 .net "axi_bvalid", 0 0, v0x6000022f2f40_0;  alias, 1 drivers
v0x6000022abba0_0 .net "axi_rdata", 255 0, v0x6000022f2fd0_0;  alias, 1 drivers
v0x6000022abc30_0 .net "axi_rlast", 0 0, v0x6000022f3060_0;  alias, 1 drivers
v0x6000022abcc0_0 .net "axi_rready", 0 0, L_0x600003bac620;  alias, 1 drivers
v0x6000022abd50_0 .var "axi_rready_reg", 0 0;
v0x6000022abde0_0 .net "axi_rvalid", 0 0, v0x6000022f3180_0;  alias, 1 drivers
v0x6000022abe70_0 .net "axi_wdata", 255 0, L_0x600003bac310;  alias, 1 drivers
v0x6000022abf00_0 .var "axi_wdata_reg", 255 0;
v0x6000022ac7e0_0 .net "axi_wlast", 0 0, L_0x600003bac380;  alias, 1 drivers
v0x6000022ac750_0 .var "axi_wlast_reg", 0 0;
v0x600002294000_0 .net "axi_wready", 0 0, v0x6000022f3330_0;  alias, 1 drivers
v0x600002294090_0 .net "axi_wvalid", 0 0, L_0x600003bac3f0;  alias, 1 drivers
v0x600002294120_0 .var "axi_wvalid_reg", 0 0;
v0x6000022941b0_0 .var "burst_count", 7 0;
v0x600002294240_0 .var "burst_len", 7 0;
v0x6000022942d0_0 .net "cfg_cols", 11 0, L_0x6000021b9d60;  1 drivers
v0x600002294360_0 .net "cfg_rows", 11 0, L_0x6000021b9cc0;  1 drivers
v0x6000022943f0_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x600002294480_0 .net "cmd", 127 0, v0x600002296a30_0;  alias, 1 drivers
v0x600002294510_0 .net "cmd_done", 0 0, L_0x600003bba680;  alias, 1 drivers
v0x6000022945a0_0 .net "cmd_ready", 0 0, L_0x6000021ba080;  alias, 1 drivers
v0x600002294630_0 .var "cmd_reg", 127 0;
v0x6000022946c0_0 .net "cmd_valid", 0 0, L_0x600003ba05b0;  alias, 1 drivers
v0x600002294750_0 .var "col_count", 11 0;
v0x6000022947e0_0 .var "data_buf", 255 0;
v0x600002294870_0 .net "do_transpose", 0 0, L_0x6000021b9f40;  1 drivers
v0x600002294900_0 .net "do_zero_pad", 0 0, L_0x6000021b9fe0;  1 drivers
v0x600002294990_0 .var "done_reg", 0 0;
v0x600002294a20_0 .net "dst_stride", 11 0, L_0x6000021b9ea0;  1 drivers
v0x600002294ab0_0 .net "ext_addr", 39 0, L_0x6000021b9b80;  1 drivers
v0x600002294b40_0 .var "ext_ptr", 39 0;
v0x600002294bd0_0 .net "int_addr", 19 0, L_0x6000021b9c20;  1 drivers
v0x600002294c60_0 .var "int_ptr", 19 0;
v0x600002294cf0_0 .var "row_count", 11 0;
v0x600002294d80_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x600002294e10_0 .net "sram_addr", 19 0, v0x600002294ea0_0;  alias, 1 drivers
v0x600002294ea0_0 .var "sram_addr_reg", 19 0;
v0x600002294f30_0 .net "sram_rdata", 255 0, L_0x600003bac770;  alias, 1 drivers
v0x600002294fc0_0 .net "sram_re", 0 0, L_0x600003bac150;  alias, 1 drivers
v0x600002295050_0 .var "sram_re_reg", 0 0;
v0x6000022950e0_0 .net "sram_ready", 0 0, L_0x6000021baee0;  alias, 1 drivers
v0x600002295170_0 .net "sram_wdata", 255 0, L_0x600003bac070;  alias, 1 drivers
v0x600002295200_0 .var "sram_wdata_reg", 255 0;
v0x600002295290_0 .net "sram_we", 0 0, L_0x600003bac0e0;  alias, 1 drivers
v0x600002295320_0 .var "sram_we_reg", 0 0;
v0x6000022953b0_0 .net "src_stride", 11 0, L_0x6000021b9e00;  1 drivers
v0x600002295440_0 .var "state", 3 0;
v0x6000022954d0_0 .net "subop", 7 0, L_0x6000021b9ae0;  1 drivers
E_0x6000005ee2c0/0 .event negedge, v0x600002294d80_0;
E_0x6000005ee2c0/1 .event posedge, v0x6000022943f0_0;
E_0x6000005ee2c0 .event/or E_0x6000005ee2c0/0, E_0x6000005ee2c0/1;
L_0x6000021b9ae0 .part v0x600002296a30_0, 112, 8;
L_0x6000021b9b80 .part v0x600002296a30_0, 72, 40;
L_0x6000021b9c20 .part v0x600002296a30_0, 52, 20;
L_0x6000021b9cc0 .part v0x600002296a30_0, 40, 12;
L_0x6000021b9d60 .part v0x600002296a30_0, 28, 12;
L_0x6000021b9e00 .part v0x600002296a30_0, 16, 12;
L_0x6000021b9ea0 .part v0x600002296a30_0, 4, 12;
L_0x6000021b9f40 .part v0x600002296a30_0, 0, 1;
L_0x6000021b9fe0 .part v0x600002296a30_0, 1, 1;
L_0x6000021ba080 .cmp/eq 4, v0x600002295440_0, L_0x13809a920;
S_0x13166a4a0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x131694b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x131818c00 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x131818c40 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x131818c80 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x131818cc0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x131818d00 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x131818d40 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x131818d80 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x131818dc0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x131818e00 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x131818e40 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x131818e80 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x131818ec0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x131818f00 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x131818f40 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x131818f80 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x131818fc0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x131819000 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x131819040 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x131819080 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1318190c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x131819100 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x131819140 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x131819180 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1318191c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x131819200 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x131819240 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x131819280 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600003ba13b0 .functor AND 1, L_0x6000021b0b40, L_0x6000021b0c80, C4<1>, C4<1>;
L_0x600003ba1030 .functor AND 1, L_0x600003ba13b0, L_0x6000021b0820, C4<1>, C4<1>;
L_0x600003ba10a0 .functor BUFZ 20, v0x600002297060_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600003ba1110 .functor BUFZ 1, v0x600002297210_0, C4<0>, C4<0>, C4<0>;
L_0x600003ba08c0 .functor BUFZ 1, v0x600002297960_0, C4<0>, C4<0>, C4<0>;
L_0x600003ba0690 .functor BUFZ 1, v0x6000022905a0_0, C4<0>, C4<0>, C4<0>;
L_0x600003ba05b0 .functor BUFZ 1, v0x600002296c70_0, C4<0>, C4<0>, C4<0>;
L_0x600003ba0460 .functor AND 1, L_0x6000021b12c0, L_0x6000021b1360, C4<1>, C4<1>;
L_0x600003ba04d0 .functor AND 1, L_0x600003ba0460, L_0x6000021b1400, C4<1>, C4<1>;
L_0x600003ba0380 .functor BUFZ 1, v0x600002296d90_0, C4<0>, C4<0>, C4<0>;
L_0x600003ba02a0 .functor BUFZ 1, v0x600002296eb0_0, C4<0>, C4<0>, C4<0>;
L_0x600003ba0310 .functor BUFZ 1, v0x6000022901b0_0, C4<0>, C4<0>, C4<0>;
L_0x138098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022955f0_0 .net *"_ivl_11", 23 0, L_0x138098010;  1 drivers
L_0x138098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002295680_0 .net/2u *"_ivl_12", 31 0, L_0x138098058;  1 drivers
v0x600002295710_0 .net *"_ivl_14", 0 0, L_0x6000021b0b40;  1 drivers
v0x6000022957a0_0 .net *"_ivl_16", 31 0, L_0x6000021b0be0;  1 drivers
L_0x1380980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002295830_0 .net *"_ivl_19", 23 0, L_0x1380980a0;  1 drivers
L_0x1380980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022958c0_0 .net/2u *"_ivl_20", 31 0, L_0x1380980e8;  1 drivers
v0x600002295950_0 .net *"_ivl_22", 0 0, L_0x6000021b0c80;  1 drivers
v0x6000022959e0_0 .net *"_ivl_25", 0 0, L_0x600003ba13b0;  1 drivers
v0x600002295a70_0 .net *"_ivl_26", 31 0, L_0x6000021b0d20;  1 drivers
L_0x138098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002295b00_0 .net *"_ivl_29", 23 0, L_0x138098130;  1 drivers
L_0x138098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002295b90_0 .net/2u *"_ivl_30", 31 0, L_0x138098178;  1 drivers
v0x600002295c20_0 .net *"_ivl_32", 0 0, L_0x6000021b0820;  1 drivers
v0x600002295cb0_0 .net *"_ivl_36", 31 0, L_0x6000021b0640;  1 drivers
L_0x1380981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002295d40_0 .net *"_ivl_39", 23 0, L_0x1380981c0;  1 drivers
L_0x138098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002295dd0_0 .net/2u *"_ivl_40", 31 0, L_0x138098208;  1 drivers
v0x600002295e60_0 .net *"_ivl_44", 31 0, L_0x6000021b05a0;  1 drivers
L_0x138098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002295ef0_0 .net *"_ivl_47", 23 0, L_0x138098250;  1 drivers
L_0x138098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002295f80_0 .net/2u *"_ivl_48", 31 0, L_0x138098298;  1 drivers
v0x600002296010_0 .net *"_ivl_52", 31 0, L_0x6000021b1180;  1 drivers
L_0x1380982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022960a0_0 .net *"_ivl_55", 23 0, L_0x1380982e0;  1 drivers
L_0x138098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002296130_0 .net/2u *"_ivl_56", 31 0, L_0x138098328;  1 drivers
L_0x138098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000022961c0_0 .net/2u *"_ivl_76", 3 0, L_0x138098370;  1 drivers
v0x600002296250_0 .net *"_ivl_78", 0 0, L_0x6000021b12c0;  1 drivers
v0x6000022962e0_0 .net *"_ivl_8", 31 0, L_0x6000021b0aa0;  1 drivers
L_0x1380983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600002296370_0 .net/2u *"_ivl_80", 3 0, L_0x1380983b8;  1 drivers
v0x600002296400_0 .net *"_ivl_82", 0 0, L_0x6000021b1360;  1 drivers
v0x600002296490_0 .net *"_ivl_85", 0 0, L_0x600003ba0460;  1 drivers
L_0x138098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600002296520_0 .net/2u *"_ivl_86", 3 0, L_0x138098400;  1 drivers
v0x6000022965b0_0 .net *"_ivl_88", 0 0, L_0x6000021b1400;  1 drivers
v0x600002296640_0 .net "all_done", 0 0, L_0x600003ba1030;  1 drivers
v0x6000022966d0_0 .net "busy", 0 0, L_0x600003ba04d0;  alias, 1 drivers
v0x600002296760_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x6000022967f0_0 .var "decoded_opcode", 7 0;
v0x600002296880_0 .var "decoded_subop", 7 0;
v0x600002296910_0 .net "dma_clear", 0 0, L_0x6000021b1220;  1 drivers
v0x6000022969a0_0 .net "dma_cmd", 127 0, v0x600002296a30_0;  alias, 1 drivers
v0x600002296a30_0 .var "dma_cmd_reg", 127 0;
v0x600002296ac0_0 .net "dma_done", 0 0, L_0x600003bba680;  alias, 1 drivers
v0x600002296b50_0 .net "dma_ready", 0 0, L_0x6000021ba080;  alias, 1 drivers
v0x600002296be0_0 .net "dma_valid", 0 0, L_0x600003ba05b0;  alias, 1 drivers
v0x600002296c70_0 .var "dma_valid_reg", 0 0;
v0x600002296d00_0 .net "done", 0 0, L_0x600003ba0380;  alias, 1 drivers
v0x600002296d90_0 .var "done_reg", 0 0;
v0x600002296e20_0 .net "error", 0 0, L_0x600003ba02a0;  alias, 1 drivers
v0x600002296eb0_0 .var "error_reg", 0 0;
v0x600002296f40_0 .net "global_sync_in", 0 0, v0x6000022f34e0_0;  alias, 1 drivers
v0x600002296fd0_0 .net "imem_addr", 19 0, L_0x600003ba10a0;  alias, 1 drivers
v0x600002297060_0 .var "imem_addr_reg", 19 0;
v0x6000022970f0_0 .net "imem_data", 127 0, v0x6000022f0090_0;  alias, 1 drivers
v0x600002297180_0 .net "imem_re", 0 0, L_0x600003ba1110;  alias, 1 drivers
v0x600002297210_0 .var "imem_re_reg", 0 0;
v0x6000022972a0_0 .net "imem_valid", 0 0, L_0x600003ba12d0;  alias, 1 drivers
v0x600002297330_0 .var "instr_reg", 127 0;
v0x6000022973c0_0 .net "loop_count", 15 0, L_0x6000021b0960;  1 drivers
v0x600002297450 .array "loop_counter", 3 0, 15 0;
v0x6000022974e0_0 .var "loop_sp", 1 0;
v0x600002297570 .array "loop_start_addr", 3 0, 19 0;
v0x600002297600_0 .net "mxu_clear", 0 0, L_0x6000021b0500;  1 drivers
v0x600002297690_0 .net "mxu_cmd", 127 0, v0x600002297720_0;  alias, 1 drivers
v0x600002297720_0 .var "mxu_cmd_reg", 127 0;
v0x6000022977b0_0 .net "mxu_done", 0 0, L_0x600003bbb560;  alias, 1 drivers
v0x600002297840_0 .net "mxu_ready", 0 0, L_0x600003bbb9c0;  alias, 1 drivers
v0x6000022978d0_0 .net "mxu_valid", 0 0, L_0x600003ba08c0;  alias, 1 drivers
v0x600002297960_0 .var "mxu_valid_reg", 0 0;
v0x6000022979f0_0 .net "opcode", 7 0, L_0x6000021b0f00;  1 drivers
v0x600002297a80_0 .var "pc", 19 0;
v0x600002297b10_0 .var "pending_dma", 7 0;
v0x600002297ba0_0 .var "pending_mxu", 7 0;
v0x600002297c30_0 .var "pending_vpu", 7 0;
v0x600002297cc0_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x600002297d50_0 .net "start", 0 0, v0x6000022fc120_0;  alias, 1 drivers
v0x600002297de0_0 .net "start_pc", 19 0, v0x6000022fc1b0_0;  alias, 1 drivers
v0x600002297e70_0 .var "state", 3 0;
v0x600002297f00_0 .net "subop", 7 0, L_0x6000021b1040;  1 drivers
v0x600002290000_0 .net "sync_grant", 0 0, v0x6000022f3de0_0;  alias, 1 drivers
v0x600002290090_0 .net "sync_mask", 7 0, L_0x6000021b0a00;  1 drivers
v0x600002290120_0 .net "sync_request", 0 0, L_0x600003ba0310;  alias, 1 drivers
v0x6000022901b0_0 .var "sync_request_reg", 0 0;
v0x600002290240_0 .net "vpu_clear", 0 0, L_0x6000021b10e0;  1 drivers
v0x6000022902d0_0 .net "vpu_cmd", 127 0, v0x600002290360_0;  alias, 1 drivers
v0x600002290360_0 .var "vpu_cmd_reg", 127 0;
v0x6000022903f0_0 .net "vpu_done", 0 0, L_0x600003bba840;  alias, 1 drivers
v0x600002290480_0 .net "vpu_ready", 0 0, L_0x6000021b9a40;  alias, 1 drivers
v0x600002290510_0 .net "vpu_valid", 0 0, L_0x600003ba0690;  alias, 1 drivers
v0x6000022905a0_0 .var "vpu_valid_reg", 0 0;
L_0x6000021b0f00 .part v0x6000022f0090_0, 120, 8;
L_0x6000021b1040 .part v0x6000022f0090_0, 112, 8;
L_0x6000021b0960 .part v0x6000022f0090_0, 32, 16;
L_0x6000021b0a00 .part v0x6000022f0090_0, 104, 8;
L_0x6000021b0aa0 .concat [ 8 24 0 0], v0x600002297ba0_0, L_0x138098010;
L_0x6000021b0b40 .cmp/eq 32, L_0x6000021b0aa0, L_0x138098058;
L_0x6000021b0be0 .concat [ 8 24 0 0], v0x600002297c30_0, L_0x1380980a0;
L_0x6000021b0c80 .cmp/eq 32, L_0x6000021b0be0, L_0x1380980e8;
L_0x6000021b0d20 .concat [ 8 24 0 0], v0x600002297b10_0, L_0x138098130;
L_0x6000021b0820 .cmp/eq 32, L_0x6000021b0d20, L_0x138098178;
L_0x6000021b0640 .concat [ 8 24 0 0], v0x600002297ba0_0, L_0x1380981c0;
L_0x6000021b0500 .cmp/eq 32, L_0x6000021b0640, L_0x138098208;
L_0x6000021b05a0 .concat [ 8 24 0 0], v0x600002297c30_0, L_0x138098250;
L_0x6000021b10e0 .cmp/eq 32, L_0x6000021b05a0, L_0x138098298;
L_0x6000021b1180 .concat [ 8 24 0 0], v0x600002297b10_0, L_0x1380982e0;
L_0x6000021b1220 .cmp/eq 32, L_0x6000021b1180, L_0x138098328;
L_0x6000021b12c0 .cmp/ne 4, v0x600002297e70_0, L_0x138098370;
L_0x6000021b1360 .cmp/ne 4, v0x600002297e70_0, L_0x1380983b8;
L_0x6000021b1400 .cmp/ne 4, v0x600002297e70_0, L_0x138098400;
S_0x131690330 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x13166a4a0;
 .timescale 0 0;
v0x600002295560_0 .var/i "i", 31 0;
S_0x13168dce0 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x131694b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x13168b690 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x13168b6d0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x13168b710 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x13168b750 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x13168b790 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x13168b7d0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x13168b810 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x13168b850 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600003ba5420 .functor OR 1, L_0x6000021bed00, L_0x6000021beda0, C4<0>, C4<0>;
L_0x600003ba4fc0 .functor AND 1, L_0x6000021bee40, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba4b60 .functor AND 1, L_0x600003ba4fc0, L_0x6000021beee0, C4<1>, C4<1>;
L_0x600003ba4700 .functor OR 1, L_0x600003ba5420, L_0x600003ba4b60, C4<0>, C4<0>;
L_0x600003ba42a0 .functor BUFZ 1, L_0x600003ba4700, C4<0>, C4<0>, C4<0>;
L_0x600003ba6fb0 .functor AND 1, L_0x6000021bef80, L_0x6000021bf020, C4<1>, C4<1>;
L_0x600003ba6f40 .functor AND 1, L_0x6000021bf200, L_0x6000021bf2a0, C4<1>, C4<1>;
L_0x600003ba6ed0 .functor AND 1, L_0x600003ba6f40, L_0x6000021bf480, C4<1>, C4<1>;
v0x60000228ee20_0 .net *"_ivl_101", 0 0, L_0x6000021bf480;  1 drivers
L_0x13809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000228eeb0_0 .net/2u *"_ivl_37", 2 0, L_0x13809a188;  1 drivers
v0x60000228ef40_0 .net *"_ivl_39", 0 0, L_0x6000021bed00;  1 drivers
L_0x13809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000228efd0_0 .net/2u *"_ivl_41", 2 0, L_0x13809a1d0;  1 drivers
v0x60000228f060_0 .net *"_ivl_43", 0 0, L_0x6000021beda0;  1 drivers
v0x60000228f0f0_0 .net *"_ivl_46", 0 0, L_0x600003ba5420;  1 drivers
L_0x13809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000228f180_0 .net/2u *"_ivl_47", 2 0, L_0x13809a218;  1 drivers
v0x60000228f210_0 .net *"_ivl_49", 0 0, L_0x6000021bee40;  1 drivers
v0x60000228f2a0_0 .net *"_ivl_52", 0 0, L_0x600003ba4fc0;  1 drivers
v0x60000228f330_0 .net *"_ivl_54", 0 0, L_0x6000021beee0;  1 drivers
v0x60000228f3c0_0 .net *"_ivl_56", 0 0, L_0x600003ba4b60;  1 drivers
L_0x13809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000228f450_0 .net/2u *"_ivl_61", 2 0, L_0x13809a260;  1 drivers
v0x60000228f4e0_0 .net *"_ivl_63", 0 0, L_0x6000021bef80;  1 drivers
L_0x13809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000228f570_0 .net/2u *"_ivl_65", 2 0, L_0x13809a2a8;  1 drivers
v0x60000228f600_0 .net *"_ivl_67", 0 0, L_0x6000021bf020;  1 drivers
L_0x13809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000228f690_0 .net/2u *"_ivl_71", 2 0, L_0x13809a2f0;  1 drivers
L_0x13809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000228f720_0 .net/2u *"_ivl_75", 2 0, L_0x13809a338;  1 drivers
L_0x13809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000228f7b0_0 .net/2u *"_ivl_81", 2 0, L_0x13809a3c8;  1 drivers
v0x60000228f840_0 .net *"_ivl_83", 0 0, L_0x6000021bf200;  1 drivers
v0x60000228f8d0_0 .net *"_ivl_85", 0 0, L_0x6000021bf2a0;  1 drivers
v0x60000228f960_0 .net *"_ivl_88", 0 0, L_0x600003ba6f40;  1 drivers
v0x60000228f9f0_0 .net *"_ivl_89", 31 0, L_0x6000021bf340;  1 drivers
L_0x13809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000228fa80_0 .net *"_ivl_92", 15 0, L_0x13809a410;  1 drivers
L_0x13809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000228fb10_0 .net *"_ivl_93", 31 0, L_0x13809aa88;  1 drivers
L_0x13809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000228fba0_0 .net/2u *"_ivl_97", 31 0, L_0x13809a458;  1 drivers
v0x60000228fc30_0 .net *"_ivl_99", 31 0, L_0x6000021bf3e0;  1 drivers
v0x60000228fcc0_0 .net "act_data", 31 0, v0x6000022f6d90_0;  1 drivers
v0x60000228fd50 .array "act_h", 19 0;
v0x60000228fd50_0 .net v0x60000228fd50 0, 7 0, L_0x600003ba0150; 1 drivers
v0x60000228fd50_1 .net v0x60000228fd50 1, 7 0, v0x600002291710_0; 1 drivers
v0x60000228fd50_2 .net v0x60000228fd50 2, 7 0, v0x600002292c70_0; 1 drivers
v0x60000228fd50_3 .net v0x60000228fd50 3, 7 0, v0x60000229c240_0; 1 drivers
v0x60000228fd50_4 .net v0x60000228fd50 4, 7 0, v0x60000229d7a0_0; 1 drivers
v0x60000228fd50_5 .net v0x60000228fd50 5, 7 0, L_0x600003ba0000; 1 drivers
v0x60000228fd50_6 .net v0x60000228fd50 6, 7 0, v0x60000229ed00_0; 1 drivers
v0x60000228fd50_7 .net v0x60000228fd50 7, 7 0, v0x6000022982d0_0; 1 drivers
v0x60000228fd50_8 .net v0x60000228fd50 8, 7 0, v0x600002299830_0; 1 drivers
v0x60000228fd50_9 .net v0x60000228fd50 9, 7 0, v0x60000229ad90_0; 1 drivers
v0x60000228fd50_10 .net v0x60000228fd50 10, 7 0, L_0x600003ba0070; 1 drivers
v0x60000228fd50_11 .net v0x60000228fd50 11, 7 0, v0x600002284360_0; 1 drivers
v0x60000228fd50_12 .net v0x60000228fd50 12, 7 0, v0x6000022858c0_0; 1 drivers
v0x60000228fd50_13 .net v0x60000228fd50 13, 7 0, v0x600002286e20_0; 1 drivers
v0x60000228fd50_14 .net v0x60000228fd50 14, 7 0, v0x6000022803f0_0; 1 drivers
v0x60000228fd50_15 .net v0x60000228fd50 15, 7 0, L_0x600003ba0e70; 1 drivers
v0x60000228fd50_16 .net v0x60000228fd50 16, 7 0, v0x600002281950_0; 1 drivers
v0x60000228fd50_17 .net v0x60000228fd50 17, 7 0, v0x600002282eb0_0; 1 drivers
v0x60000228fd50_18 .net v0x60000228fd50 18, 7 0, v0x60000228c480_0; 1 drivers
v0x60000228fd50_19 .net v0x60000228fd50 19, 7 0, v0x60000228d9e0_0; 1 drivers
v0x60000228fde0_0 .net "act_ready", 0 0, L_0x6000021bf160;  1 drivers
v0x60000228fe70_0 .net "act_valid", 0 0, v0x6000022f6eb0_0;  1 drivers
v0x60000228ff00_0 .net "busy", 0 0, L_0x600003ba6fb0;  alias, 1 drivers
v0x600002288000_0 .net "cfg_k_tiles", 15 0, L_0x6000021b1900;  alias, 1 drivers
L_0x13809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002288090_0 .net "clear_acc", 0 0, L_0x13809a4a0;  1 drivers
v0x600002288120_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x6000022881b0_0 .var "cycle_count", 15 0;
v0x600002288240_0 .var "cycle_count_next", 15 0;
v0x600002290630_5 .array/port v0x600002290630, 5;
v0x6000022882d0 .array "deskew_output", 3 0;
v0x6000022882d0_0 .net v0x6000022882d0 0, 31 0, v0x600002290630_5; 1 drivers
v0x600002290750_3 .array/port v0x600002290750, 3;
v0x6000022882d0_1 .net v0x6000022882d0 1, 31 0, v0x600002290750_3; 1 drivers
v0x600002290870_1 .array/port v0x600002290870, 1;
v0x6000022882d0_2 .net v0x6000022882d0 2, 31 0, v0x600002290870_1; 1 drivers
v0x6000022882d0_3 .net v0x6000022882d0 3, 31 0, L_0x600003ba6a00; 1 drivers
v0x600002288360_0 .net "done", 0 0, L_0x6000021bf0c0;  alias, 1 drivers
L_0x13809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000022883f0_0 .net "drain_delay", 15 0, L_0x13809a380;  1 drivers
v0x600002288480_0 .net "pe_enable", 0 0, L_0x600003ba4700;  1 drivers
v0x600002288510 .array "psum_bottom", 3 0;
v0x600002288510_0 .net v0x600002288510 0, 31 0, L_0x600003ba7bf0; 1 drivers
v0x600002288510_1 .net v0x600002288510 1, 31 0, L_0x600003ba7b10; 1 drivers
v0x600002288510_2 .net v0x600002288510 2, 31 0, L_0x600003ba7a30; 1 drivers
v0x600002288510_3 .net v0x600002288510 3, 31 0, L_0x600003ba6e60; 1 drivers
L_0x138098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022885a0 .array "psum_v", 19 0;
v0x6000022885a0_0 .net v0x6000022885a0 0, 31 0, L_0x138098568; 1 drivers
L_0x1380985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022885a0_1 .net v0x6000022885a0 1, 31 0, L_0x1380985b0; 1 drivers
L_0x1380985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022885a0_2 .net v0x6000022885a0 2, 31 0, L_0x1380985f8; 1 drivers
L_0x138098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022885a0_3 .net v0x6000022885a0 3, 31 0, L_0x138098640; 1 drivers
v0x6000022885a0_4 .net v0x6000022885a0 4, 31 0, v0x600002291c20_0; 1 drivers
v0x6000022885a0_5 .net v0x6000022885a0 5, 31 0, v0x600002293180_0; 1 drivers
v0x6000022885a0_6 .net v0x6000022885a0 6, 31 0, v0x60000229c750_0; 1 drivers
v0x6000022885a0_7 .net v0x6000022885a0 7, 31 0, v0x60000229dcb0_0; 1 drivers
v0x6000022885a0_8 .net v0x6000022885a0 8, 31 0, v0x60000229f210_0; 1 drivers
v0x6000022885a0_9 .net v0x6000022885a0 9, 31 0, v0x6000022987e0_0; 1 drivers
v0x6000022885a0_10 .net v0x6000022885a0 10, 31 0, v0x600002299d40_0; 1 drivers
v0x6000022885a0_11 .net v0x6000022885a0 11, 31 0, v0x60000229b2a0_0; 1 drivers
v0x6000022885a0_12 .net v0x6000022885a0 12, 31 0, v0x600002284870_0; 1 drivers
v0x6000022885a0_13 .net v0x6000022885a0 13, 31 0, v0x600002285dd0_0; 1 drivers
v0x6000022885a0_14 .net v0x6000022885a0 14, 31 0, v0x600002287330_0; 1 drivers
v0x6000022885a0_15 .net v0x6000022885a0 15, 31 0, v0x600002280900_0; 1 drivers
v0x6000022885a0_16 .net v0x6000022885a0 16, 31 0, v0x600002281e60_0; 1 drivers
v0x6000022885a0_17 .net v0x6000022885a0 17, 31 0, v0x6000022833c0_0; 1 drivers
v0x6000022885a0_18 .net v0x6000022885a0 18, 31 0, v0x60000228c990_0; 1 drivers
v0x6000022885a0_19 .net v0x6000022885a0 19, 31 0, v0x60000228def0_0; 1 drivers
v0x600002288630_0 .net "result_data", 127 0, L_0x6000021bec60;  alias, 1 drivers
L_0x13809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000022886c0_0 .net "result_ready", 0 0, L_0x13809a4e8;  1 drivers
v0x600002288750_0 .net "result_valid", 0 0, L_0x600003ba6ed0;  alias, 1 drivers
v0x6000022887e0_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x600002288870_0 .net "skew_enable", 0 0, L_0x600003ba42a0;  1 drivers
v0x600002288900 .array "skew_input", 3 0;
v0x600002288900_0 .net v0x600002288900 0, 7 0, L_0x6000021b1a40; 1 drivers
v0x600002288900_1 .net v0x600002288900 1, 7 0, L_0x6000021b1b80; 1 drivers
v0x600002288900_2 .net v0x600002288900 2, 7 0, L_0x6000021b1cc0; 1 drivers
v0x600002288900_3 .net v0x600002288900 3, 7 0, L_0x6000021b1e00; 1 drivers
v0x600002288990 .array "skew_output", 3 0;
v0x600002288990_0 .net v0x600002288990 0, 7 0, v0x600002290990_0; 1 drivers
v0x600002288990_1 .net v0x600002288990 1, 7 0, v0x600002290c60_0; 1 drivers
v0x600002288990_2 .net v0x600002288990 2, 7 0, v0x600002290f30_0; 1 drivers
v0x600002288990_3 .net v0x600002288990 3, 7 0, v0x600002291200_0; 1 drivers
v0x600002288a20_0 .net "start", 0 0, v0x6000022f13b0_0;  1 drivers
v0x600002288ab0_0 .var "state", 2 0;
v0x600002288b40_0 .var "state_next", 2 0;
v0x600002288bd0_0 .net "weight_load_col", 1 0, v0x6000022f2880_0;  1 drivers
v0x600002288c60_0 .net "weight_load_data", 31 0, L_0x6000021bf520;  1 drivers
v0x600002288cf0_0 .net "weight_load_en", 0 0, v0x6000022f2910_0;  1 drivers
E_0x6000005eebc0/0 .event anyedge, v0x600002288ab0_0, v0x6000022881b0_0, v0x600002288a20_0, v0x600002288cf0_0;
E_0x6000005eebc0/1 .event anyedge, v0x600002288000_0, v0x6000022883f0_0;
E_0x6000005eebc0 .event/or E_0x6000005eebc0/0, E_0x6000005eebc0/1;
L_0x6000021b19a0 .part v0x6000022f6d90_0, 0, 8;
L_0x138098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000021b1a40 .functor MUXZ 8, L_0x138098448, L_0x6000021b19a0, v0x6000022f6eb0_0, C4<>;
L_0x6000021b1ae0 .part v0x6000022f6d90_0, 8, 8;
L_0x138098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000021b1b80 .functor MUXZ 8, L_0x138098490, L_0x6000021b1ae0, v0x6000022f6eb0_0, C4<>;
L_0x6000021b1c20 .part v0x6000022f6d90_0, 16, 8;
L_0x1380984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000021b1cc0 .functor MUXZ 8, L_0x1380984d8, L_0x6000021b1c20, v0x6000022f6eb0_0, C4<>;
L_0x6000021b1d60 .part v0x6000022f6d90_0, 24, 8;
L_0x138098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000021b1e00 .functor MUXZ 8, L_0x138098520, L_0x6000021b1d60, v0x6000022f6eb0_0, C4<>;
L_0x6000021b1fe0 .part L_0x6000021bf520, 0, 8;
L_0x6000021b2800 .part L_0x6000021bf520, 0, 8;
L_0x6000021b3020 .part L_0x6000021bf520, 0, 8;
L_0x6000021b3840 .part L_0x6000021bf520, 0, 8;
L_0x6000021b7a20 .part L_0x6000021bf520, 8, 8;
L_0x6000021b73e0 .part L_0x6000021bf520, 8, 8;
L_0x6000021b6c60 .part L_0x6000021bf520, 8, 8;
L_0x6000021b5d60 .part L_0x6000021bf520, 8, 8;
L_0x6000021b5680 .part L_0x6000021bf520, 16, 8;
L_0x6000021b4d20 .part L_0x6000021bf520, 16, 8;
L_0x6000021b6300 .part L_0x6000021bf520, 16, 8;
L_0x6000021bc500 .part L_0x6000021bf520, 16, 8;
L_0x6000021bcd20 .part L_0x6000021bf520, 24, 8;
L_0x6000021bd540 .part L_0x6000021bf520, 24, 8;
L_0x6000021bdd60 .part L_0x6000021bf520, 24, 8;
L_0x6000021be580 .part L_0x6000021bf520, 24, 8;
L_0x6000021bec60 .concat8 [ 32 32 32 32], L_0x600003ba65a0, L_0x600003ba6140, L_0x600003ba5ce0, L_0x600003ba5880;
L_0x6000021bed00 .cmp/eq 3, v0x600002288ab0_0, L_0x13809a188;
L_0x6000021beda0 .cmp/eq 3, v0x600002288ab0_0, L_0x13809a1d0;
L_0x6000021bee40 .cmp/eq 3, v0x600002288ab0_0, L_0x13809a218;
L_0x6000021beee0 .reduce/nor v0x6000022f2910_0;
L_0x6000021bef80 .cmp/ne 3, v0x600002288ab0_0, L_0x13809a260;
L_0x6000021bf020 .cmp/ne 3, v0x600002288ab0_0, L_0x13809a2a8;
L_0x6000021bf0c0 .cmp/eq 3, v0x600002288ab0_0, L_0x13809a2f0;
L_0x6000021bf160 .cmp/eq 3, v0x600002288ab0_0, L_0x13809a338;
L_0x6000021bf200 .cmp/eq 3, v0x600002288ab0_0, L_0x13809a3c8;
L_0x6000021bf2a0 .cmp/ge 16, v0x6000022881b0_0, L_0x13809a380;
L_0x6000021bf340 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x13809a410;
L_0x6000021bf3e0 .arith/sum 32, L_0x13809aa88, L_0x13809a458;
L_0x6000021bf480 .cmp/gt 32, L_0x6000021bf3e0, L_0x6000021bf340;
S_0x1316869f0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x13168dce0;
 .timescale 0 0;
P_0x600003ead980 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600003ead9c0 .param/l "col" 1 7 248, +C4<00>;
L_0x600003ba7bf0 .functor BUFZ 32, v0x600002281e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1316843a0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1316869f0;
 .timescale 0 0;
v0x600002290630 .array "delay_stages", 5 0, 31 0;
v0x6000022906c0_0 .var/i "i", 31 0;
S_0x131681d50 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x13168dce0;
 .timescale 0 0;
P_0x600003eada00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600003eada40 .param/l "col" 1 7 248, +C4<01>;
L_0x600003ba7b10 .functor BUFZ 32, v0x6000022833c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13167f700 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x131681d50;
 .timescale 0 0;
v0x600002290750 .array "delay_stages", 3 0, 31 0;
v0x6000022907e0_0 .var/i "i", 31 0;
S_0x13167d0b0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x13168dce0;
 .timescale 0 0;
P_0x600003eada80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600003eadac0 .param/l "col" 1 7 248, +C4<010>;
L_0x600003ba7a30 .functor BUFZ 32, v0x60000228c990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13167aa60 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13167d0b0;
 .timescale 0 0;
v0x600002290870 .array "delay_stages", 1 0, 31 0;
v0x600002290900_0 .var/i "i", 31 0;
S_0x131678410 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x13168dce0;
 .timescale 0 0;
P_0x600003eadb00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600003eadb40 .param/l "col" 1 7 248, +C4<011>;
L_0x600003ba6e60 .functor BUFZ 32, v0x60000228def0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x131675dc0 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x131678410;
 .timescale 0 0;
L_0x600003ba6a00 .functor BUFZ 32, L_0x600003ba6e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x131673770 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005eee40 .param/l "row" 1 7 142, +C4<00>;
v0x600002290a20_0 .net *"_ivl_1", 7 0, L_0x6000021b19a0;  1 drivers
v0x600002290ab0_0 .net/2u *"_ivl_2", 7 0, L_0x138098448;  1 drivers
S_0x131671120 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x131673770;
 .timescale 0 0;
v0x600002290990_0 .var "out_reg", 7 0;
S_0x13166ead0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005eeec0 .param/l "row" 1 7 142, +C4<01>;
v0x600002290cf0_0 .net *"_ivl_1", 7 0, L_0x6000021b1ae0;  1 drivers
v0x600002290d80_0 .net/2u *"_ivl_2", 7 0, L_0x138098490;  1 drivers
S_0x13166c480 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13166ead0;
 .timescale 0 0;
v0x600002290b40 .array "delay_stages", 0 0, 7 0;
v0x600002290bd0_0 .var/i "i", 31 0;
v0x600002290c60_0 .var "out_reg", 7 0;
S_0x13161cf60 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005eef40 .param/l "row" 1 7 142, +C4<010>;
v0x600002290fc0_0 .net *"_ivl_1", 7 0, L_0x6000021b1c20;  1 drivers
v0x600002291050_0 .net/2u *"_ivl_2", 7 0, L_0x1380984d8;  1 drivers
S_0x13161d0d0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13161cf60;
 .timescale 0 0;
v0x600002290e10 .array "delay_stages", 1 0, 7 0;
v0x600002290ea0_0 .var/i "i", 31 0;
v0x600002290f30_0 .var "out_reg", 7 0;
S_0x131620960 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005eefc0 .param/l "row" 1 7 142, +C4<011>;
v0x600002291290_0 .net *"_ivl_1", 7 0, L_0x6000021b1d60;  1 drivers
v0x600002291320_0 .net/2u *"_ivl_2", 7 0, L_0x138098520;  1 drivers
S_0x131620ad0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x131620960;
 .timescale 0 0;
v0x6000022910e0 .array "delay_stages", 2 0, 7 0;
v0x600002291170_0 .var/i "i", 31 0;
v0x600002291200_0 .var "out_reg", 7 0;
S_0x13160baa0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005eee00 .param/l "row" 1 7 213, +C4<00>;
S_0x13160bc10 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13160baa0;
 .timescale 0 0;
P_0x6000005ef080 .param/l "col" 1 7 214, +C4<00>;
L_0x600003ba0af0 .functor AND 1, v0x6000022f2910_0, L_0x6000021b1f40, C4<1>, C4<1>;
L_0x600003ba0a80 .functor AND 1, L_0x6000021b2120, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba0a10 .functor OR 1, L_0x6000021b2080, L_0x600003ba0a80, C4<0>, C4<0>;
L_0x600003ba1420 .functor AND 1, L_0x13809a4a0, L_0x600003ba0a10, C4<1>, C4<1>;
L_0x600003ba1490 .functor AND 1, L_0x600003ba1420, L_0x6000021b2260, C4<1>, C4<1>;
v0x600002291ef0_0 .net *"_ivl_0", 2 0, L_0x6000021b1ea0;  1 drivers
L_0x138098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002291f80_0 .net/2u *"_ivl_11", 2 0, L_0x138098718;  1 drivers
v0x600002292010_0 .net *"_ivl_13", 0 0, L_0x6000021b2080;  1 drivers
L_0x138098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000022920a0_0 .net/2u *"_ivl_15", 2 0, L_0x138098760;  1 drivers
v0x600002292130_0 .net *"_ivl_17", 0 0, L_0x6000021b2120;  1 drivers
v0x6000022921c0_0 .net *"_ivl_20", 0 0, L_0x600003ba0a80;  1 drivers
v0x600002292250_0 .net *"_ivl_22", 0 0, L_0x600003ba0a10;  1 drivers
v0x6000022922e0_0 .net *"_ivl_24", 0 0, L_0x600003ba1420;  1 drivers
v0x600002292370_0 .net *"_ivl_25", 31 0, L_0x6000021b21c0;  1 drivers
L_0x1380987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002292400_0 .net *"_ivl_28", 15 0, L_0x1380987a8;  1 drivers
L_0x1380987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002292490_0 .net/2u *"_ivl_29", 31 0, L_0x1380987f0;  1 drivers
L_0x138098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002292520_0 .net *"_ivl_3", 0 0, L_0x138098688;  1 drivers
v0x6000022925b0_0 .net *"_ivl_31", 0 0, L_0x6000021b2260;  1 drivers
L_0x1380986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002292640_0 .net/2u *"_ivl_4", 2 0, L_0x1380986d0;  1 drivers
v0x6000022926d0_0 .net *"_ivl_6", 0 0, L_0x6000021b1f40;  1 drivers
v0x600002292760_0 .net "do_clear", 0 0, L_0x600003ba1490;  1 drivers
v0x6000022927f0_0 .net "load_weight", 0 0, L_0x600003ba0af0;  1 drivers
v0x600002292880_0 .net "weight_in", 7 0, L_0x6000021b1fe0;  1 drivers
L_0x6000021b1ea0 .concat [ 2 1 0 0], v0x6000022f2880_0, L_0x138098688;
L_0x6000021b1f40 .cmp/eq 3, L_0x6000021b1ea0, L_0x1380986d0;
L_0x6000021b2080 .cmp/eq 3, v0x600002288ab0_0, L_0x138098718;
L_0x6000021b2120 .cmp/eq 3, v0x600002288ab0_0, L_0x138098760;
L_0x6000021b21c0 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x1380987a8;
L_0x6000021b2260 .cmp/eq 32, L_0x6000021b21c0, L_0x1380987f0;
S_0x131619e40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13160bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003eadc00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003eadc40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000022913b0_0 .net *"_ivl_11", 0 0, L_0x6000021b24e0;  1 drivers
v0x600002291440_0 .net *"_ivl_12", 15 0, L_0x6000021b2580;  1 drivers
v0x6000022914d0_0 .net/s *"_ivl_4", 15 0, L_0x6000021b2300;  1 drivers
v0x600002291560_0 .net/s *"_ivl_6", 15 0, L_0x6000021b23a0;  1 drivers
v0x6000022915f0_0 .net/s "a_signed", 7 0, v0x6000022917a0_0;  1 drivers
v0x600002291680_0 .net "act_in", 7 0, L_0x600003ba0150;  alias, 1 drivers
v0x600002291710_0 .var "act_out", 7 0;
v0x6000022917a0_0 .var "act_reg", 7 0;
v0x600002291830_0 .net "clear_acc", 0 0, L_0x600003ba1490;  alias, 1 drivers
v0x6000022918c0_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x600002291950_0 .net "enable", 0 0, L_0x600003ba4700;  alias, 1 drivers
v0x6000022919e0_0 .net "load_weight", 0 0, L_0x600003ba0af0;  alias, 1 drivers
v0x600002291a70_0 .net/s "product", 15 0, L_0x6000021b2440;  1 drivers
v0x600002291b00_0 .net/s "product_ext", 31 0, L_0x6000021b2620;  1 drivers
v0x600002291b90_0 .net "psum_in", 31 0, L_0x138098568;  alias, 1 drivers
v0x600002291c20_0 .var "psum_out", 31 0;
v0x600002291cb0_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x600002291d40_0 .net/s "w_signed", 7 0, v0x600002291e60_0;  1 drivers
v0x600002291dd0_0 .net "weight_in", 7 0, L_0x6000021b1fe0;  alias, 1 drivers
v0x600002291e60_0 .var "weight_reg", 7 0;
L_0x6000021b2300 .extend/s 16, v0x6000022917a0_0;
L_0x6000021b23a0 .extend/s 16, v0x600002291e60_0;
L_0x6000021b2440 .arith/mult 16, L_0x6000021b2300, L_0x6000021b23a0;
L_0x6000021b24e0 .part L_0x6000021b2440, 15, 1;
LS_0x6000021b2580_0_0 .concat [ 1 1 1 1], L_0x6000021b24e0, L_0x6000021b24e0, L_0x6000021b24e0, L_0x6000021b24e0;
LS_0x6000021b2580_0_4 .concat [ 1 1 1 1], L_0x6000021b24e0, L_0x6000021b24e0, L_0x6000021b24e0, L_0x6000021b24e0;
LS_0x6000021b2580_0_8 .concat [ 1 1 1 1], L_0x6000021b24e0, L_0x6000021b24e0, L_0x6000021b24e0, L_0x6000021b24e0;
LS_0x6000021b2580_0_12 .concat [ 1 1 1 1], L_0x6000021b24e0, L_0x6000021b24e0, L_0x6000021b24e0, L_0x6000021b24e0;
L_0x6000021b2580 .concat [ 4 4 4 4], LS_0x6000021b2580_0_0, LS_0x6000021b2580_0_4, LS_0x6000021b2580_0_8, LS_0x6000021b2580_0_12;
L_0x6000021b2620 .concat [ 16 16 0 0], L_0x6000021b2440, L_0x6000021b2580;
S_0x131619fb0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13160baa0;
 .timescale 0 0;
P_0x6000005ef200 .param/l "col" 1 7 214, +C4<01>;
L_0x600003ba15e0 .functor AND 1, v0x6000022f2910_0, L_0x6000021b2760, C4<1>, C4<1>;
L_0x600003ba1650 .functor AND 1, L_0x6000021b2940, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba16c0 .functor OR 1, L_0x6000021b28a0, L_0x600003ba1650, C4<0>, C4<0>;
L_0x600003ba1730 .functor AND 1, L_0x13809a4a0, L_0x600003ba16c0, C4<1>, C4<1>;
L_0x600003ba17a0 .functor AND 1, L_0x600003ba1730, L_0x6000021b2a80, C4<1>, C4<1>;
v0x600002293450_0 .net *"_ivl_0", 2 0, L_0x6000021b26c0;  1 drivers
L_0x1380988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000022934e0_0 .net/2u *"_ivl_11", 2 0, L_0x1380988c8;  1 drivers
v0x600002293570_0 .net *"_ivl_13", 0 0, L_0x6000021b28a0;  1 drivers
L_0x138098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002293600_0 .net/2u *"_ivl_15", 2 0, L_0x138098910;  1 drivers
v0x600002293690_0 .net *"_ivl_17", 0 0, L_0x6000021b2940;  1 drivers
v0x600002293720_0 .net *"_ivl_20", 0 0, L_0x600003ba1650;  1 drivers
v0x6000022937b0_0 .net *"_ivl_22", 0 0, L_0x600003ba16c0;  1 drivers
v0x600002293840_0 .net *"_ivl_24", 0 0, L_0x600003ba1730;  1 drivers
v0x6000022938d0_0 .net *"_ivl_25", 31 0, L_0x6000021b29e0;  1 drivers
L_0x138098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002293960_0 .net *"_ivl_28", 15 0, L_0x138098958;  1 drivers
L_0x1380989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022939f0_0 .net/2u *"_ivl_29", 31 0, L_0x1380989a0;  1 drivers
L_0x138098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002293a80_0 .net *"_ivl_3", 0 0, L_0x138098838;  1 drivers
v0x600002293b10_0 .net *"_ivl_31", 0 0, L_0x6000021b2a80;  1 drivers
L_0x138098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002293ba0_0 .net/2u *"_ivl_4", 2 0, L_0x138098880;  1 drivers
v0x600002293c30_0 .net *"_ivl_6", 0 0, L_0x6000021b2760;  1 drivers
v0x600002293cc0_0 .net "do_clear", 0 0, L_0x600003ba17a0;  1 drivers
v0x600002293d50_0 .net "load_weight", 0 0, L_0x600003ba15e0;  1 drivers
v0x600002293de0_0 .net "weight_in", 7 0, L_0x6000021b2800;  1 drivers
L_0x6000021b26c0 .concat [ 2 1 0 0], v0x6000022f2880_0, L_0x138098838;
L_0x6000021b2760 .cmp/eq 3, L_0x6000021b26c0, L_0x138098880;
L_0x6000021b28a0 .cmp/eq 3, v0x600002288ab0_0, L_0x1380988c8;
L_0x6000021b2940 .cmp/eq 3, v0x600002288ab0_0, L_0x138098910;
L_0x6000021b29e0 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x138098958;
L_0x6000021b2a80 .cmp/eq 32, L_0x6000021b29e0, L_0x1380989a0;
S_0x13161c2a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131619fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003eadc80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003eadcc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002292910_0 .net *"_ivl_11", 0 0, L_0x6000021b2d00;  1 drivers
v0x6000022929a0_0 .net *"_ivl_12", 15 0, L_0x6000021b2da0;  1 drivers
v0x600002292a30_0 .net/s *"_ivl_4", 15 0, L_0x6000021b2b20;  1 drivers
v0x600002292ac0_0 .net/s *"_ivl_6", 15 0, L_0x6000021b2bc0;  1 drivers
v0x600002292b50_0 .net/s "a_signed", 7 0, v0x600002292d00_0;  1 drivers
v0x600002292be0_0 .net "act_in", 7 0, v0x600002291710_0;  alias, 1 drivers
v0x600002292c70_0 .var "act_out", 7 0;
v0x600002292d00_0 .var "act_reg", 7 0;
v0x600002292d90_0 .net "clear_acc", 0 0, L_0x600003ba17a0;  alias, 1 drivers
v0x600002292e20_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x600002292eb0_0 .net "enable", 0 0, L_0x600003ba4700;  alias, 1 drivers
v0x600002292f40_0 .net "load_weight", 0 0, L_0x600003ba15e0;  alias, 1 drivers
v0x600002292fd0_0 .net/s "product", 15 0, L_0x6000021b2c60;  1 drivers
v0x600002293060_0 .net/s "product_ext", 31 0, L_0x6000021b2e40;  1 drivers
v0x6000022930f0_0 .net "psum_in", 31 0, L_0x1380985b0;  alias, 1 drivers
v0x600002293180_0 .var "psum_out", 31 0;
v0x600002293210_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x6000022932a0_0 .net/s "w_signed", 7 0, v0x6000022933c0_0;  1 drivers
v0x600002293330_0 .net "weight_in", 7 0, L_0x6000021b2800;  alias, 1 drivers
v0x6000022933c0_0 .var "weight_reg", 7 0;
L_0x6000021b2b20 .extend/s 16, v0x600002292d00_0;
L_0x6000021b2bc0 .extend/s 16, v0x6000022933c0_0;
L_0x6000021b2c60 .arith/mult 16, L_0x6000021b2b20, L_0x6000021b2bc0;
L_0x6000021b2d00 .part L_0x6000021b2c60, 15, 1;
LS_0x6000021b2da0_0_0 .concat [ 1 1 1 1], L_0x6000021b2d00, L_0x6000021b2d00, L_0x6000021b2d00, L_0x6000021b2d00;
LS_0x6000021b2da0_0_4 .concat [ 1 1 1 1], L_0x6000021b2d00, L_0x6000021b2d00, L_0x6000021b2d00, L_0x6000021b2d00;
LS_0x6000021b2da0_0_8 .concat [ 1 1 1 1], L_0x6000021b2d00, L_0x6000021b2d00, L_0x6000021b2d00, L_0x6000021b2d00;
LS_0x6000021b2da0_0_12 .concat [ 1 1 1 1], L_0x6000021b2d00, L_0x6000021b2d00, L_0x6000021b2d00, L_0x6000021b2d00;
L_0x6000021b2da0 .concat [ 4 4 4 4], LS_0x6000021b2da0_0_0, LS_0x6000021b2da0_0_4, LS_0x6000021b2da0_0_8, LS_0x6000021b2da0_0_12;
L_0x6000021b2e40 .concat [ 16 16 0 0], L_0x6000021b2c60, L_0x6000021b2da0;
S_0x13161c410 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13160baa0;
 .timescale 0 0;
P_0x6000005ef300 .param/l "col" 1 7 214, +C4<010>;
L_0x600003ba18f0 .functor AND 1, v0x6000022f2910_0, L_0x6000021b2f80, C4<1>, C4<1>;
L_0x600003ba1960 .functor AND 1, L_0x6000021b3160, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba19d0 .functor OR 1, L_0x6000021b30c0, L_0x600003ba1960, C4<0>, C4<0>;
L_0x600003ba1a40 .functor AND 1, L_0x13809a4a0, L_0x600003ba19d0, C4<1>, C4<1>;
L_0x600003ba1ab0 .functor AND 1, L_0x600003ba1a40, L_0x6000021b32a0, C4<1>, C4<1>;
v0x60000229ca20_0 .net *"_ivl_0", 3 0, L_0x6000021b2ee0;  1 drivers
L_0x138098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000229cab0_0 .net/2u *"_ivl_11", 2 0, L_0x138098a78;  1 drivers
v0x60000229cb40_0 .net *"_ivl_13", 0 0, L_0x6000021b30c0;  1 drivers
L_0x138098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000229cbd0_0 .net/2u *"_ivl_15", 2 0, L_0x138098ac0;  1 drivers
v0x60000229cc60_0 .net *"_ivl_17", 0 0, L_0x6000021b3160;  1 drivers
v0x60000229ccf0_0 .net *"_ivl_20", 0 0, L_0x600003ba1960;  1 drivers
v0x60000229cd80_0 .net *"_ivl_22", 0 0, L_0x600003ba19d0;  1 drivers
v0x60000229ce10_0 .net *"_ivl_24", 0 0, L_0x600003ba1a40;  1 drivers
v0x60000229cea0_0 .net *"_ivl_25", 31 0, L_0x6000021b3200;  1 drivers
L_0x138098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000229cf30_0 .net *"_ivl_28", 15 0, L_0x138098b08;  1 drivers
L_0x138098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000229cfc0_0 .net/2u *"_ivl_29", 31 0, L_0x138098b50;  1 drivers
L_0x1380989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000229d050_0 .net *"_ivl_3", 1 0, L_0x1380989e8;  1 drivers
v0x60000229d0e0_0 .net *"_ivl_31", 0 0, L_0x6000021b32a0;  1 drivers
L_0x138098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000229d170_0 .net/2u *"_ivl_4", 3 0, L_0x138098a30;  1 drivers
v0x60000229d200_0 .net *"_ivl_6", 0 0, L_0x6000021b2f80;  1 drivers
v0x60000229d290_0 .net "do_clear", 0 0, L_0x600003ba1ab0;  1 drivers
v0x60000229d320_0 .net "load_weight", 0 0, L_0x600003ba18f0;  1 drivers
v0x60000229d3b0_0 .net "weight_in", 7 0, L_0x6000021b3020;  1 drivers
L_0x6000021b2ee0 .concat [ 2 2 0 0], v0x6000022f2880_0, L_0x1380989e8;
L_0x6000021b2f80 .cmp/eq 4, L_0x6000021b2ee0, L_0x138098a30;
L_0x6000021b30c0 .cmp/eq 3, v0x600002288ab0_0, L_0x138098a78;
L_0x6000021b3160 .cmp/eq 3, v0x600002288ab0_0, L_0x138098ac0;
L_0x6000021b3200 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x138098b08;
L_0x6000021b32a0 .cmp/eq 32, L_0x6000021b3200, L_0x138098b50;
S_0x13160ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13161c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003eadd00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003eadd40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002293e70_0 .net *"_ivl_11", 0 0, L_0x6000021b3520;  1 drivers
v0x600002293f00_0 .net *"_ivl_12", 15 0, L_0x6000021b35c0;  1 drivers
v0x60000229c000_0 .net/s *"_ivl_4", 15 0, L_0x6000021b3340;  1 drivers
v0x60000229c090_0 .net/s *"_ivl_6", 15 0, L_0x6000021b33e0;  1 drivers
v0x60000229c120_0 .net/s "a_signed", 7 0, v0x60000229c2d0_0;  1 drivers
v0x60000229c1b0_0 .net "act_in", 7 0, v0x600002292c70_0;  alias, 1 drivers
v0x60000229c240_0 .var "act_out", 7 0;
v0x60000229c2d0_0 .var "act_reg", 7 0;
v0x60000229c360_0 .net "clear_acc", 0 0, L_0x600003ba1ab0;  alias, 1 drivers
v0x60000229c3f0_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x60000229c480_0 .net "enable", 0 0, L_0x600003ba4700;  alias, 1 drivers
v0x60000229c510_0 .net "load_weight", 0 0, L_0x600003ba18f0;  alias, 1 drivers
v0x60000229c5a0_0 .net/s "product", 15 0, L_0x6000021b3480;  1 drivers
v0x60000229c630_0 .net/s "product_ext", 31 0, L_0x6000021b3660;  1 drivers
v0x60000229c6c0_0 .net "psum_in", 31 0, L_0x1380985f8;  alias, 1 drivers
v0x60000229c750_0 .var "psum_out", 31 0;
v0x60000229c7e0_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x60000229c870_0 .net/s "w_signed", 7 0, v0x60000229c990_0;  1 drivers
v0x60000229c900_0 .net "weight_in", 7 0, L_0x6000021b3020;  alias, 1 drivers
v0x60000229c990_0 .var "weight_reg", 7 0;
L_0x6000021b3340 .extend/s 16, v0x60000229c2d0_0;
L_0x6000021b33e0 .extend/s 16, v0x60000229c990_0;
L_0x6000021b3480 .arith/mult 16, L_0x6000021b3340, L_0x6000021b33e0;
L_0x6000021b3520 .part L_0x6000021b3480, 15, 1;
LS_0x6000021b35c0_0_0 .concat [ 1 1 1 1], L_0x6000021b3520, L_0x6000021b3520, L_0x6000021b3520, L_0x6000021b3520;
LS_0x6000021b35c0_0_4 .concat [ 1 1 1 1], L_0x6000021b3520, L_0x6000021b3520, L_0x6000021b3520, L_0x6000021b3520;
LS_0x6000021b35c0_0_8 .concat [ 1 1 1 1], L_0x6000021b3520, L_0x6000021b3520, L_0x6000021b3520, L_0x6000021b3520;
LS_0x6000021b35c0_0_12 .concat [ 1 1 1 1], L_0x6000021b3520, L_0x6000021b3520, L_0x6000021b3520, L_0x6000021b3520;
L_0x6000021b35c0 .concat [ 4 4 4 4], LS_0x6000021b35c0_0_0, LS_0x6000021b35c0_0_4, LS_0x6000021b35c0_0_8, LS_0x6000021b35c0_0_12;
L_0x6000021b3660 .concat [ 16 16 0 0], L_0x6000021b3480, L_0x6000021b35c0;
S_0x1316100b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13160baa0;
 .timescale 0 0;
P_0x6000005ef1c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600003ba1c00 .functor AND 1, v0x6000022f2910_0, L_0x6000021b37a0, C4<1>, C4<1>;
L_0x600003ba1c70 .functor AND 1, L_0x6000021b3980, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba1ce0 .functor OR 1, L_0x6000021b38e0, L_0x600003ba1c70, C4<0>, C4<0>;
L_0x600003ba1d50 .functor AND 1, L_0x13809a4a0, L_0x600003ba1ce0, C4<1>, C4<1>;
L_0x600003ba1dc0 .functor AND 1, L_0x600003ba1d50, L_0x6000021b3ac0, C4<1>, C4<1>;
v0x60000229df80_0 .net *"_ivl_0", 3 0, L_0x6000021b3700;  1 drivers
L_0x138098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000229e010_0 .net/2u *"_ivl_11", 2 0, L_0x138098c28;  1 drivers
v0x60000229e0a0_0 .net *"_ivl_13", 0 0, L_0x6000021b38e0;  1 drivers
L_0x138098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000229e130_0 .net/2u *"_ivl_15", 2 0, L_0x138098c70;  1 drivers
v0x60000229e1c0_0 .net *"_ivl_17", 0 0, L_0x6000021b3980;  1 drivers
v0x60000229e250_0 .net *"_ivl_20", 0 0, L_0x600003ba1c70;  1 drivers
v0x60000229e2e0_0 .net *"_ivl_22", 0 0, L_0x600003ba1ce0;  1 drivers
v0x60000229e370_0 .net *"_ivl_24", 0 0, L_0x600003ba1d50;  1 drivers
v0x60000229e400_0 .net *"_ivl_25", 31 0, L_0x6000021b3a20;  1 drivers
L_0x138098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000229e490_0 .net *"_ivl_28", 15 0, L_0x138098cb8;  1 drivers
L_0x138098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000229e520_0 .net/2u *"_ivl_29", 31 0, L_0x138098d00;  1 drivers
L_0x138098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000229e5b0_0 .net *"_ivl_3", 1 0, L_0x138098b98;  1 drivers
v0x60000229e640_0 .net *"_ivl_31", 0 0, L_0x6000021b3ac0;  1 drivers
L_0x138098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000229e6d0_0 .net/2u *"_ivl_4", 3 0, L_0x138098be0;  1 drivers
v0x60000229e760_0 .net *"_ivl_6", 0 0, L_0x6000021b37a0;  1 drivers
v0x60000229e7f0_0 .net "do_clear", 0 0, L_0x600003ba1dc0;  1 drivers
v0x60000229e880_0 .net "load_weight", 0 0, L_0x600003ba1c00;  1 drivers
v0x60000229e910_0 .net "weight_in", 7 0, L_0x6000021b3840;  1 drivers
L_0x6000021b3700 .concat [ 2 2 0 0], v0x6000022f2880_0, L_0x138098b98;
L_0x6000021b37a0 .cmp/eq 4, L_0x6000021b3700, L_0x138098be0;
L_0x6000021b38e0 .cmp/eq 3, v0x600002288ab0_0, L_0x138098c28;
L_0x6000021b3980 .cmp/eq 3, v0x600002288ab0_0, L_0x138098c70;
L_0x6000021b3a20 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x138098cb8;
L_0x6000021b3ac0 .cmp/eq 32, L_0x6000021b3a20, L_0x138098d00;
S_0x131604b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1316100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003eade80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003eadec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000229d440_0 .net *"_ivl_11", 0 0, L_0x6000021b3d40;  1 drivers
v0x60000229d4d0_0 .net *"_ivl_12", 15 0, L_0x6000021b3de0;  1 drivers
v0x60000229d560_0 .net/s *"_ivl_4", 15 0, L_0x6000021b3b60;  1 drivers
v0x60000229d5f0_0 .net/s *"_ivl_6", 15 0, L_0x6000021b3c00;  1 drivers
v0x60000229d680_0 .net/s "a_signed", 7 0, v0x60000229d830_0;  1 drivers
v0x60000229d710_0 .net "act_in", 7 0, v0x60000229c240_0;  alias, 1 drivers
v0x60000229d7a0_0 .var "act_out", 7 0;
v0x60000229d830_0 .var "act_reg", 7 0;
v0x60000229d8c0_0 .net "clear_acc", 0 0, L_0x600003ba1dc0;  alias, 1 drivers
v0x60000229d950_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x60000229d9e0_0 .net "enable", 0 0, L_0x600003ba4700;  alias, 1 drivers
v0x60000229da70_0 .net "load_weight", 0 0, L_0x600003ba1c00;  alias, 1 drivers
v0x60000229db00_0 .net/s "product", 15 0, L_0x6000021b3ca0;  1 drivers
v0x60000229db90_0 .net/s "product_ext", 31 0, L_0x6000021b3e80;  1 drivers
v0x60000229dc20_0 .net "psum_in", 31 0, L_0x138098640;  alias, 1 drivers
v0x60000229dcb0_0 .var "psum_out", 31 0;
v0x60000229dd40_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x60000229ddd0_0 .net/s "w_signed", 7 0, v0x60000229def0_0;  1 drivers
v0x60000229de60_0 .net "weight_in", 7 0, L_0x6000021b3840;  alias, 1 drivers
v0x60000229def0_0 .var "weight_reg", 7 0;
L_0x6000021b3b60 .extend/s 16, v0x60000229d830_0;
L_0x6000021b3c00 .extend/s 16, v0x60000229def0_0;
L_0x6000021b3ca0 .arith/mult 16, L_0x6000021b3b60, L_0x6000021b3c00;
L_0x6000021b3d40 .part L_0x6000021b3ca0, 15, 1;
LS_0x6000021b3de0_0_0 .concat [ 1 1 1 1], L_0x6000021b3d40, L_0x6000021b3d40, L_0x6000021b3d40, L_0x6000021b3d40;
LS_0x6000021b3de0_0_4 .concat [ 1 1 1 1], L_0x6000021b3d40, L_0x6000021b3d40, L_0x6000021b3d40, L_0x6000021b3d40;
LS_0x6000021b3de0_0_8 .concat [ 1 1 1 1], L_0x6000021b3d40, L_0x6000021b3d40, L_0x6000021b3d40, L_0x6000021b3d40;
LS_0x6000021b3de0_0_12 .concat [ 1 1 1 1], L_0x6000021b3d40, L_0x6000021b3d40, L_0x6000021b3d40, L_0x6000021b3d40;
L_0x6000021b3de0 .concat [ 4 4 4 4], LS_0x6000021b3de0_0_0, LS_0x6000021b3de0_0_4, LS_0x6000021b3de0_0_8, LS_0x6000021b3de0_0_12;
L_0x6000021b3e80 .concat [ 16 16 0 0], L_0x6000021b3ca0, L_0x6000021b3de0;
S_0x131604c80 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005ef4c0 .param/l "row" 1 7 213, +C4<01>;
S_0x131615d20 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x131604c80;
 .timescale 0 0;
P_0x6000005ef540 .param/l "col" 1 7 214, +C4<00>;
L_0x600003ba1f10 .functor AND 1, v0x6000022f2910_0, L_0x6000021b7b60, C4<1>, C4<1>;
L_0x600003ba1ff0 .functor AND 1, L_0x6000021b7e80, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba2060 .functor OR 1, L_0x6000021b77a0, L_0x600003ba1ff0, C4<0>, C4<0>;
L_0x600003ba20d0 .functor AND 1, L_0x13809a4a0, L_0x600003ba2060, C4<1>, C4<1>;
L_0x600003ba2140 .functor AND 1, L_0x600003ba20d0, L_0x6000021b7d40, C4<1>, C4<1>;
v0x60000229f4e0_0 .net *"_ivl_0", 2 0, L_0x6000021b3f20;  1 drivers
L_0x138098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000229f570_0 .net/2u *"_ivl_11", 2 0, L_0x138098dd8;  1 drivers
v0x60000229f600_0 .net *"_ivl_13", 0 0, L_0x6000021b77a0;  1 drivers
L_0x138098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000229f690_0 .net/2u *"_ivl_15", 2 0, L_0x138098e20;  1 drivers
v0x60000229f720_0 .net *"_ivl_17", 0 0, L_0x6000021b7e80;  1 drivers
v0x60000229f7b0_0 .net *"_ivl_20", 0 0, L_0x600003ba1ff0;  1 drivers
v0x60000229f840_0 .net *"_ivl_22", 0 0, L_0x600003ba2060;  1 drivers
v0x60000229f8d0_0 .net *"_ivl_24", 0 0, L_0x600003ba20d0;  1 drivers
v0x60000229f960_0 .net *"_ivl_25", 31 0, L_0x6000021b7660;  1 drivers
L_0x138098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000229f9f0_0 .net *"_ivl_28", 15 0, L_0x138098e68;  1 drivers
L_0x138098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000229fa80_0 .net/2u *"_ivl_29", 31 0, L_0x138098eb0;  1 drivers
L_0x138098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000229fb10_0 .net *"_ivl_3", 0 0, L_0x138098d48;  1 drivers
v0x60000229fba0_0 .net *"_ivl_31", 0 0, L_0x6000021b7d40;  1 drivers
L_0x138098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000229fc30_0 .net/2u *"_ivl_4", 2 0, L_0x138098d90;  1 drivers
v0x60000229fcc0_0 .net *"_ivl_6", 0 0, L_0x6000021b7b60;  1 drivers
v0x60000229fd50_0 .net "do_clear", 0 0, L_0x600003ba2140;  1 drivers
v0x60000229fde0_0 .net "load_weight", 0 0, L_0x600003ba1f10;  1 drivers
v0x60000229fe70_0 .net "weight_in", 7 0, L_0x6000021b7a20;  1 drivers
L_0x6000021b3f20 .concat [ 2 1 0 0], v0x6000022f2880_0, L_0x138098d48;
L_0x6000021b7b60 .cmp/eq 3, L_0x6000021b3f20, L_0x138098d90;
L_0x6000021b77a0 .cmp/eq 3, v0x600002288ab0_0, L_0x138098dd8;
L_0x6000021b7e80 .cmp/eq 3, v0x600002288ab0_0, L_0x138098e20;
L_0x6000021b7660 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x138098e68;
L_0x6000021b7d40 .cmp/eq 32, L_0x6000021b7660, L_0x138098eb0;
S_0x131615e90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131615d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003eadf00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003eadf40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000229e9a0_0 .net *"_ivl_11", 0 0, L_0x6000021b7ac0;  1 drivers
v0x60000229ea30_0 .net *"_ivl_12", 15 0, L_0x6000021b72a0;  1 drivers
v0x60000229eac0_0 .net/s *"_ivl_4", 15 0, L_0x6000021b7520;  1 drivers
v0x60000229eb50_0 .net/s *"_ivl_6", 15 0, L_0x6000021b7c00;  1 drivers
v0x60000229ebe0_0 .net/s "a_signed", 7 0, v0x60000229ed90_0;  1 drivers
v0x60000229ec70_0 .net "act_in", 7 0, L_0x600003ba0000;  alias, 1 drivers
v0x60000229ed00_0 .var "act_out", 7 0;
v0x60000229ed90_0 .var "act_reg", 7 0;
v0x60000229ee20_0 .net "clear_acc", 0 0, L_0x600003ba2140;  alias, 1 drivers
v0x60000229eeb0_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x60000229ef40_0 .net "enable", 0 0, L_0x600003ba4700;  alias, 1 drivers
v0x60000229efd0_0 .net "load_weight", 0 0, L_0x600003ba1f10;  alias, 1 drivers
v0x60000229f060_0 .net/s "product", 15 0, L_0x6000021b7200;  1 drivers
v0x60000229f0f0_0 .net/s "product_ext", 31 0, L_0x6000021b7980;  1 drivers
v0x60000229f180_0 .net "psum_in", 31 0, v0x600002291c20_0;  alias, 1 drivers
v0x60000229f210_0 .var "psum_out", 31 0;
v0x60000229f2a0_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x60000229f330_0 .net/s "w_signed", 7 0, v0x60000229f450_0;  1 drivers
v0x60000229f3c0_0 .net "weight_in", 7 0, L_0x6000021b7a20;  alias, 1 drivers
v0x60000229f450_0 .var "weight_reg", 7 0;
L_0x6000021b7520 .extend/s 16, v0x60000229ed90_0;
L_0x6000021b7c00 .extend/s 16, v0x60000229f450_0;
L_0x6000021b7200 .arith/mult 16, L_0x6000021b7520, L_0x6000021b7c00;
L_0x6000021b7ac0 .part L_0x6000021b7200, 15, 1;
LS_0x6000021b72a0_0_0 .concat [ 1 1 1 1], L_0x6000021b7ac0, L_0x6000021b7ac0, L_0x6000021b7ac0, L_0x6000021b7ac0;
LS_0x6000021b72a0_0_4 .concat [ 1 1 1 1], L_0x6000021b7ac0, L_0x6000021b7ac0, L_0x6000021b7ac0, L_0x6000021b7ac0;
LS_0x6000021b72a0_0_8 .concat [ 1 1 1 1], L_0x6000021b7ac0, L_0x6000021b7ac0, L_0x6000021b7ac0, L_0x6000021b7ac0;
LS_0x6000021b72a0_0_12 .concat [ 1 1 1 1], L_0x6000021b7ac0, L_0x6000021b7ac0, L_0x6000021b7ac0, L_0x6000021b7ac0;
L_0x6000021b72a0 .concat [ 4 4 4 4], LS_0x6000021b72a0_0_0, LS_0x6000021b72a0_0_4, LS_0x6000021b72a0_0_8, LS_0x6000021b72a0_0_12;
L_0x6000021b7980 .concat [ 16 16 0 0], L_0x6000021b7200, L_0x6000021b72a0;
S_0x131696df0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x131604c80;
 .timescale 0 0;
P_0x6000005ef180 .param/l "col" 1 7 214, +C4<01>;
L_0x600003ba2290 .functor AND 1, v0x6000022f2910_0, L_0x6000021b7840, C4<1>, C4<1>;
L_0x600003ba2300 .functor AND 1, L_0x6000021b7480, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba2370 .functor OR 1, L_0x6000021b7700, L_0x600003ba2300, C4<0>, C4<0>;
L_0x600003ba23e0 .functor AND 1, L_0x13809a4a0, L_0x600003ba2370, C4<1>, C4<1>;
L_0x600003ba2450 .functor AND 1, L_0x600003ba23e0, L_0x6000021b70c0, C4<1>, C4<1>;
v0x600002298ab0_0 .net *"_ivl_0", 2 0, L_0x6000021b7340;  1 drivers
L_0x138098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002298b40_0 .net/2u *"_ivl_11", 2 0, L_0x138098f88;  1 drivers
v0x600002298bd0_0 .net *"_ivl_13", 0 0, L_0x6000021b7700;  1 drivers
L_0x138098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002298c60_0 .net/2u *"_ivl_15", 2 0, L_0x138098fd0;  1 drivers
v0x600002298cf0_0 .net *"_ivl_17", 0 0, L_0x6000021b7480;  1 drivers
v0x600002298d80_0 .net *"_ivl_20", 0 0, L_0x600003ba2300;  1 drivers
v0x600002298e10_0 .net *"_ivl_22", 0 0, L_0x600003ba2370;  1 drivers
v0x600002298ea0_0 .net *"_ivl_24", 0 0, L_0x600003ba23e0;  1 drivers
v0x600002298f30_0 .net *"_ivl_25", 31 0, L_0x6000021b75c0;  1 drivers
L_0x138099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002298fc0_0 .net *"_ivl_28", 15 0, L_0x138099018;  1 drivers
L_0x138099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002299050_0 .net/2u *"_ivl_29", 31 0, L_0x138099060;  1 drivers
L_0x138098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000022990e0_0 .net *"_ivl_3", 0 0, L_0x138098ef8;  1 drivers
v0x600002299170_0 .net *"_ivl_31", 0 0, L_0x6000021b70c0;  1 drivers
L_0x138098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002299200_0 .net/2u *"_ivl_4", 2 0, L_0x138098f40;  1 drivers
v0x600002299290_0 .net *"_ivl_6", 0 0, L_0x6000021b7840;  1 drivers
v0x600002299320_0 .net "do_clear", 0 0, L_0x600003ba2450;  1 drivers
v0x6000022993b0_0 .net "load_weight", 0 0, L_0x600003ba2290;  1 drivers
v0x600002299440_0 .net "weight_in", 7 0, L_0x6000021b73e0;  1 drivers
L_0x6000021b7340 .concat [ 2 1 0 0], v0x6000022f2880_0, L_0x138098ef8;
L_0x6000021b7840 .cmp/eq 3, L_0x6000021b7340, L_0x138098f40;
L_0x6000021b7700 .cmp/eq 3, v0x600002288ab0_0, L_0x138098f88;
L_0x6000021b7480 .cmp/eq 3, v0x600002288ab0_0, L_0x138098fd0;
L_0x6000021b75c0 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x138099018;
L_0x6000021b70c0 .cmp/eq 32, L_0x6000021b75c0, L_0x138099060;
S_0x131696f60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131696df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003eadf80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003eadfc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000229ff00_0 .net *"_ivl_11", 0 0, L_0x6000021b6e40;  1 drivers
v0x600002298000_0 .net *"_ivl_12", 15 0, L_0x6000021b6ee0;  1 drivers
v0x600002298090_0 .net/s *"_ivl_4", 15 0, L_0x6000021b7160;  1 drivers
v0x600002298120_0 .net/s *"_ivl_6", 15 0, L_0x6000021b6f80;  1 drivers
v0x6000022981b0_0 .net/s "a_signed", 7 0, v0x600002298360_0;  1 drivers
v0x600002298240_0 .net "act_in", 7 0, v0x60000229ed00_0;  alias, 1 drivers
v0x6000022982d0_0 .var "act_out", 7 0;
v0x600002298360_0 .var "act_reg", 7 0;
v0x6000022983f0_0 .net "clear_acc", 0 0, L_0x600003ba2450;  alias, 1 drivers
v0x600002298480_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x600002298510_0 .net "enable", 0 0, L_0x600003ba4700;  alias, 1 drivers
v0x6000022985a0_0 .net "load_weight", 0 0, L_0x600003ba2290;  alias, 1 drivers
v0x600002298630_0 .net/s "product", 15 0, L_0x6000021b7020;  1 drivers
v0x6000022986c0_0 .net/s "product_ext", 31 0, L_0x6000021b6d00;  1 drivers
v0x600002298750_0 .net "psum_in", 31 0, v0x600002293180_0;  alias, 1 drivers
v0x6000022987e0_0 .var "psum_out", 31 0;
v0x600002298870_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x600002298900_0 .net/s "w_signed", 7 0, v0x600002298a20_0;  1 drivers
v0x600002298990_0 .net "weight_in", 7 0, L_0x6000021b73e0;  alias, 1 drivers
v0x600002298a20_0 .var "weight_reg", 7 0;
L_0x6000021b7160 .extend/s 16, v0x600002298360_0;
L_0x6000021b6f80 .extend/s 16, v0x600002298a20_0;
L_0x6000021b7020 .arith/mult 16, L_0x6000021b7160, L_0x6000021b6f80;
L_0x6000021b6e40 .part L_0x6000021b7020, 15, 1;
LS_0x6000021b6ee0_0_0 .concat [ 1 1 1 1], L_0x6000021b6e40, L_0x6000021b6e40, L_0x6000021b6e40, L_0x6000021b6e40;
LS_0x6000021b6ee0_0_4 .concat [ 1 1 1 1], L_0x6000021b6e40, L_0x6000021b6e40, L_0x6000021b6e40, L_0x6000021b6e40;
LS_0x6000021b6ee0_0_8 .concat [ 1 1 1 1], L_0x6000021b6e40, L_0x6000021b6e40, L_0x6000021b6e40, L_0x6000021b6e40;
LS_0x6000021b6ee0_0_12 .concat [ 1 1 1 1], L_0x6000021b6e40, L_0x6000021b6e40, L_0x6000021b6e40, L_0x6000021b6e40;
L_0x6000021b6ee0 .concat [ 4 4 4 4], LS_0x6000021b6ee0_0_0, LS_0x6000021b6ee0_0_4, LS_0x6000021b6ee0_0_8, LS_0x6000021b6ee0_0_12;
L_0x6000021b6d00 .concat [ 16 16 0 0], L_0x6000021b7020, L_0x6000021b6ee0;
S_0x131691430 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x131604c80;
 .timescale 0 0;
P_0x6000005ef700 .param/l "col" 1 7 214, +C4<010>;
L_0x600003ba25a0 .functor AND 1, v0x6000022f2910_0, L_0x6000021b6bc0, C4<1>, C4<1>;
L_0x600003ba1f80 .functor AND 1, L_0x6000021b6b20, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba2610 .functor OR 1, L_0x6000021b6a80, L_0x600003ba1f80, C4<0>, C4<0>;
L_0x600003ba2680 .functor AND 1, L_0x13809a4a0, L_0x600003ba2610, C4<1>, C4<1>;
L_0x600003ba26f0 .functor AND 1, L_0x600003ba2680, L_0x6000021b69e0, C4<1>, C4<1>;
v0x60000229a010_0 .net *"_ivl_0", 3 0, L_0x6000021b6da0;  1 drivers
L_0x138099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000229a0a0_0 .net/2u *"_ivl_11", 2 0, L_0x138099138;  1 drivers
v0x60000229a130_0 .net *"_ivl_13", 0 0, L_0x6000021b6a80;  1 drivers
L_0x138099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000229a1c0_0 .net/2u *"_ivl_15", 2 0, L_0x138099180;  1 drivers
v0x60000229a250_0 .net *"_ivl_17", 0 0, L_0x6000021b6b20;  1 drivers
v0x60000229a2e0_0 .net *"_ivl_20", 0 0, L_0x600003ba1f80;  1 drivers
v0x60000229a370_0 .net *"_ivl_22", 0 0, L_0x600003ba2610;  1 drivers
v0x60000229a400_0 .net *"_ivl_24", 0 0, L_0x600003ba2680;  1 drivers
v0x60000229a490_0 .net *"_ivl_25", 31 0, L_0x6000021b6940;  1 drivers
L_0x1380991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000229a520_0 .net *"_ivl_28", 15 0, L_0x1380991c8;  1 drivers
L_0x138099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000229a5b0_0 .net/2u *"_ivl_29", 31 0, L_0x138099210;  1 drivers
L_0x1380990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000229a640_0 .net *"_ivl_3", 1 0, L_0x1380990a8;  1 drivers
v0x60000229a6d0_0 .net *"_ivl_31", 0 0, L_0x6000021b69e0;  1 drivers
L_0x1380990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000229a760_0 .net/2u *"_ivl_4", 3 0, L_0x1380990f0;  1 drivers
v0x60000229a7f0_0 .net *"_ivl_6", 0 0, L_0x6000021b6bc0;  1 drivers
v0x60000229a880_0 .net "do_clear", 0 0, L_0x600003ba26f0;  1 drivers
v0x60000229a910_0 .net "load_weight", 0 0, L_0x600003ba25a0;  1 drivers
v0x60000229a9a0_0 .net "weight_in", 7 0, L_0x6000021b6c60;  1 drivers
L_0x6000021b6da0 .concat [ 2 2 0 0], v0x6000022f2880_0, L_0x1380990a8;
L_0x6000021b6bc0 .cmp/eq 4, L_0x6000021b6da0, L_0x1380990f0;
L_0x6000021b6a80 .cmp/eq 3, v0x600002288ab0_0, L_0x138099138;
L_0x6000021b6b20 .cmp/eq 3, v0x600002288ab0_0, L_0x138099180;
L_0x6000021b6940 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x1380991c8;
L_0x6000021b69e0 .cmp/eq 32, L_0x6000021b6940, L_0x138099210;
S_0x1316915a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131691430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003eae080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003eae0c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000022994d0_0 .net *"_ivl_11", 0 0, L_0x6000021b61c0;  1 drivers
v0x600002299560_0 .net *"_ivl_12", 15 0, L_0x6000021b5fe0;  1 drivers
v0x6000022995f0_0 .net/s *"_ivl_4", 15 0, L_0x6000021b6620;  1 drivers
v0x600002299680_0 .net/s *"_ivl_6", 15 0, L_0x6000021b66c0;  1 drivers
v0x600002299710_0 .net/s "a_signed", 7 0, v0x6000022998c0_0;  1 drivers
v0x6000022997a0_0 .net "act_in", 7 0, v0x6000022982d0_0;  alias, 1 drivers
v0x600002299830_0 .var "act_out", 7 0;
v0x6000022998c0_0 .var "act_reg", 7 0;
v0x600002299950_0 .net "clear_acc", 0 0, L_0x600003ba26f0;  alias, 1 drivers
v0x6000022999e0_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x600002299a70_0 .net "enable", 0 0, L_0x600003ba4700;  alias, 1 drivers
v0x600002299b00_0 .net "load_weight", 0 0, L_0x600003ba25a0;  alias, 1 drivers
v0x600002299b90_0 .net/s "product", 15 0, L_0x6000021b6120;  1 drivers
v0x600002299c20_0 .net/s "product_ext", 31 0, L_0x6000021b6080;  1 drivers
v0x600002299cb0_0 .net "psum_in", 31 0, v0x60000229c750_0;  alias, 1 drivers
v0x600002299d40_0 .var "psum_out", 31 0;
v0x600002299dd0_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x600002299e60_0 .net/s "w_signed", 7 0, v0x600002299f80_0;  1 drivers
v0x600002299ef0_0 .net "weight_in", 7 0, L_0x6000021b6c60;  alias, 1 drivers
v0x600002299f80_0 .var "weight_reg", 7 0;
L_0x6000021b6620 .extend/s 16, v0x6000022998c0_0;
L_0x6000021b66c0 .extend/s 16, v0x600002299f80_0;
L_0x6000021b6120 .arith/mult 16, L_0x6000021b6620, L_0x6000021b66c0;
L_0x6000021b61c0 .part L_0x6000021b6120, 15, 1;
LS_0x6000021b5fe0_0_0 .concat [ 1 1 1 1], L_0x6000021b61c0, L_0x6000021b61c0, L_0x6000021b61c0, L_0x6000021b61c0;
LS_0x6000021b5fe0_0_4 .concat [ 1 1 1 1], L_0x6000021b61c0, L_0x6000021b61c0, L_0x6000021b61c0, L_0x6000021b61c0;
LS_0x6000021b5fe0_0_8 .concat [ 1 1 1 1], L_0x6000021b61c0, L_0x6000021b61c0, L_0x6000021b61c0, L_0x6000021b61c0;
LS_0x6000021b5fe0_0_12 .concat [ 1 1 1 1], L_0x6000021b61c0, L_0x6000021b61c0, L_0x6000021b61c0, L_0x6000021b61c0;
L_0x6000021b5fe0 .concat [ 4 4 4 4], LS_0x6000021b5fe0_0_0, LS_0x6000021b5fe0_0_4, LS_0x6000021b5fe0_0_8, LS_0x6000021b5fe0_0_12;
L_0x6000021b6080 .concat [ 16 16 0 0], L_0x6000021b6120, L_0x6000021b5fe0;
S_0x13168ede0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x131604c80;
 .timescale 0 0;
P_0x6000005ef800 .param/l "col" 1 7 214, +C4<011>;
L_0x600003ba2840 .functor AND 1, v0x6000022f2910_0, L_0x6000021b5f40, C4<1>, C4<1>;
L_0x600003ba28b0 .functor AND 1, L_0x6000021b5c20, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba2920 .functor OR 1, L_0x6000021b5e00, L_0x600003ba28b0, C4<0>, C4<0>;
L_0x600003ba2990 .functor AND 1, L_0x13809a4a0, L_0x600003ba2920, C4<1>, C4<1>;
L_0x600003ba2a00 .functor AND 1, L_0x600003ba2990, L_0x6000021b5ae0, C4<1>, C4<1>;
v0x60000229b570_0 .net *"_ivl_0", 3 0, L_0x6000021b5ea0;  1 drivers
L_0x1380992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000229b600_0 .net/2u *"_ivl_11", 2 0, L_0x1380992e8;  1 drivers
v0x60000229b690_0 .net *"_ivl_13", 0 0, L_0x6000021b5e00;  1 drivers
L_0x138099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000229b720_0 .net/2u *"_ivl_15", 2 0, L_0x138099330;  1 drivers
v0x60000229b7b0_0 .net *"_ivl_17", 0 0, L_0x6000021b5c20;  1 drivers
v0x60000229b840_0 .net *"_ivl_20", 0 0, L_0x600003ba28b0;  1 drivers
v0x60000229b8d0_0 .net *"_ivl_22", 0 0, L_0x600003ba2920;  1 drivers
v0x60000229b960_0 .net *"_ivl_24", 0 0, L_0x600003ba2990;  1 drivers
v0x60000229b9f0_0 .net *"_ivl_25", 31 0, L_0x6000021b5cc0;  1 drivers
L_0x138099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000229ba80_0 .net *"_ivl_28", 15 0, L_0x138099378;  1 drivers
L_0x1380993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000229bb10_0 .net/2u *"_ivl_29", 31 0, L_0x1380993c0;  1 drivers
L_0x138099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000229bba0_0 .net *"_ivl_3", 1 0, L_0x138099258;  1 drivers
v0x60000229bc30_0 .net *"_ivl_31", 0 0, L_0x6000021b5ae0;  1 drivers
L_0x1380992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000229bcc0_0 .net/2u *"_ivl_4", 3 0, L_0x1380992a0;  1 drivers
v0x60000229bd50_0 .net *"_ivl_6", 0 0, L_0x6000021b5f40;  1 drivers
v0x60000229bde0_0 .net "do_clear", 0 0, L_0x600003ba2a00;  1 drivers
v0x60000229be70_0 .net "load_weight", 0 0, L_0x600003ba2840;  1 drivers
v0x60000229bf00_0 .net "weight_in", 7 0, L_0x6000021b5d60;  1 drivers
L_0x6000021b5ea0 .concat [ 2 2 0 0], v0x6000022f2880_0, L_0x138099258;
L_0x6000021b5f40 .cmp/eq 4, L_0x6000021b5ea0, L_0x1380992a0;
L_0x6000021b5e00 .cmp/eq 3, v0x600002288ab0_0, L_0x1380992e8;
L_0x6000021b5c20 .cmp/eq 3, v0x600002288ab0_0, L_0x138099330;
L_0x6000021b5cc0 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x138099378;
L_0x6000021b5ae0 .cmp/eq 32, L_0x6000021b5cc0, L_0x1380993c0;
S_0x13168ef50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13168ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003eadd80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003eaddc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000229aa30_0 .net *"_ivl_11", 0 0, L_0x6000021b5860;  1 drivers
v0x60000229aac0_0 .net *"_ivl_12", 15 0, L_0x6000021b5900;  1 drivers
v0x60000229ab50_0 .net/s *"_ivl_4", 15 0, L_0x6000021b5b80;  1 drivers
v0x60000229abe0_0 .net/s *"_ivl_6", 15 0, L_0x6000021b59a0;  1 drivers
v0x60000229ac70_0 .net/s "a_signed", 7 0, v0x60000229ae20_0;  1 drivers
v0x60000229ad00_0 .net "act_in", 7 0, v0x600002299830_0;  alias, 1 drivers
v0x60000229ad90_0 .var "act_out", 7 0;
v0x60000229ae20_0 .var "act_reg", 7 0;
v0x60000229aeb0_0 .net "clear_acc", 0 0, L_0x600003ba2a00;  alias, 1 drivers
v0x60000229af40_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x60000229afd0_0 .net "enable", 0 0, L_0x600003ba4700;  alias, 1 drivers
v0x60000229b060_0 .net "load_weight", 0 0, L_0x600003ba2840;  alias, 1 drivers
v0x60000229b0f0_0 .net/s "product", 15 0, L_0x6000021b5a40;  1 drivers
v0x60000229b180_0 .net/s "product_ext", 31 0, L_0x6000021b5720;  1 drivers
v0x60000229b210_0 .net "psum_in", 31 0, v0x60000229dcb0_0;  alias, 1 drivers
v0x60000229b2a0_0 .var "psum_out", 31 0;
v0x60000229b330_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x60000229b3c0_0 .net/s "w_signed", 7 0, v0x60000229b4e0_0;  1 drivers
v0x60000229b450_0 .net "weight_in", 7 0, L_0x6000021b5d60;  alias, 1 drivers
v0x60000229b4e0_0 .var "weight_reg", 7 0;
L_0x6000021b5b80 .extend/s 16, v0x60000229ae20_0;
L_0x6000021b59a0 .extend/s 16, v0x60000229b4e0_0;
L_0x6000021b5a40 .arith/mult 16, L_0x6000021b5b80, L_0x6000021b59a0;
L_0x6000021b5860 .part L_0x6000021b5a40, 15, 1;
LS_0x6000021b5900_0_0 .concat [ 1 1 1 1], L_0x6000021b5860, L_0x6000021b5860, L_0x6000021b5860, L_0x6000021b5860;
LS_0x6000021b5900_0_4 .concat [ 1 1 1 1], L_0x6000021b5860, L_0x6000021b5860, L_0x6000021b5860, L_0x6000021b5860;
LS_0x6000021b5900_0_8 .concat [ 1 1 1 1], L_0x6000021b5860, L_0x6000021b5860, L_0x6000021b5860, L_0x6000021b5860;
LS_0x6000021b5900_0_12 .concat [ 1 1 1 1], L_0x6000021b5860, L_0x6000021b5860, L_0x6000021b5860, L_0x6000021b5860;
L_0x6000021b5900 .concat [ 4 4 4 4], LS_0x6000021b5900_0_0, LS_0x6000021b5900_0_4, LS_0x6000021b5900_0_8, LS_0x6000021b5900_0_12;
L_0x6000021b5720 .concat [ 16 16 0 0], L_0x6000021b5a40, L_0x6000021b5900;
S_0x13168c790 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005ef900 .param/l "row" 1 7 213, +C4<010>;
S_0x13168c900 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13168c790;
 .timescale 0 0;
P_0x6000005ef980 .param/l "col" 1 7 214, +C4<00>;
L_0x600003ba2b50 .functor AND 1, v0x6000022f2910_0, L_0x6000021b55e0, C4<1>, C4<1>;
L_0x600003ba2bc0 .functor AND 1, L_0x6000021b5540, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba2c30 .functor OR 1, L_0x6000021b54a0, L_0x600003ba2bc0, C4<0>, C4<0>;
L_0x600003ba2ca0 .functor AND 1, L_0x13809a4a0, L_0x600003ba2c30, C4<1>, C4<1>;
L_0x600003ba2d10 .functor AND 1, L_0x600003ba2ca0, L_0x6000021b5400, C4<1>, C4<1>;
v0x600002284b40_0 .net *"_ivl_0", 2 0, L_0x6000021b57c0;  1 drivers
L_0x138099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002284bd0_0 .net/2u *"_ivl_11", 2 0, L_0x138099498;  1 drivers
v0x600002284c60_0 .net *"_ivl_13", 0 0, L_0x6000021b54a0;  1 drivers
L_0x1380994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002284cf0_0 .net/2u *"_ivl_15", 2 0, L_0x1380994e0;  1 drivers
v0x600002284d80_0 .net *"_ivl_17", 0 0, L_0x6000021b5540;  1 drivers
v0x600002284e10_0 .net *"_ivl_20", 0 0, L_0x600003ba2bc0;  1 drivers
v0x600002284ea0_0 .net *"_ivl_22", 0 0, L_0x600003ba2c30;  1 drivers
v0x600002284f30_0 .net *"_ivl_24", 0 0, L_0x600003ba2ca0;  1 drivers
v0x600002284fc0_0 .net *"_ivl_25", 31 0, L_0x6000021b5360;  1 drivers
L_0x138099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002285050_0 .net *"_ivl_28", 15 0, L_0x138099528;  1 drivers
L_0x138099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022850e0_0 .net/2u *"_ivl_29", 31 0, L_0x138099570;  1 drivers
L_0x138099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002285170_0 .net *"_ivl_3", 0 0, L_0x138099408;  1 drivers
v0x600002285200_0 .net *"_ivl_31", 0 0, L_0x6000021b5400;  1 drivers
L_0x138099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002285290_0 .net/2u *"_ivl_4", 2 0, L_0x138099450;  1 drivers
v0x600002285320_0 .net *"_ivl_6", 0 0, L_0x6000021b55e0;  1 drivers
v0x6000022853b0_0 .net "do_clear", 0 0, L_0x600003ba2d10;  1 drivers
v0x600002285440_0 .net "load_weight", 0 0, L_0x600003ba2b50;  1 drivers
v0x6000022854d0_0 .net "weight_in", 7 0, L_0x6000021b5680;  1 drivers
L_0x6000021b57c0 .concat [ 2 1 0 0], v0x6000022f2880_0, L_0x138099408;
L_0x6000021b55e0 .cmp/eq 3, L_0x6000021b57c0, L_0x138099450;
L_0x6000021b54a0 .cmp/eq 3, v0x600002288ab0_0, L_0x138099498;
L_0x6000021b5540 .cmp/eq 3, v0x600002288ab0_0, L_0x1380994e0;
L_0x6000021b5360 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x138099528;
L_0x6000021b5400 .cmp/eq 32, L_0x6000021b5360, L_0x138099570;
S_0x13168a140 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13168c900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003eae100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003eae140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002284000_0 .net *"_ivl_11", 0 0, L_0x6000021b5180;  1 drivers
v0x600002284090_0 .net *"_ivl_12", 15 0, L_0x6000021b4fa0;  1 drivers
v0x600002284120_0 .net/s *"_ivl_4", 15 0, L_0x6000021b5220;  1 drivers
v0x6000022841b0_0 .net/s *"_ivl_6", 15 0, L_0x6000021b52c0;  1 drivers
v0x600002284240_0 .net/s "a_signed", 7 0, v0x6000022843f0_0;  1 drivers
v0x6000022842d0_0 .net "act_in", 7 0, L_0x600003ba0070;  alias, 1 drivers
v0x600002284360_0 .var "act_out", 7 0;
v0x6000022843f0_0 .var "act_reg", 7 0;
v0x600002284480_0 .net "clear_acc", 0 0, L_0x600003ba2d10;  alias, 1 drivers
v0x600002284510_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x6000022845a0_0 .net "enable", 0 0, L_0x600003ba4700;  alias, 1 drivers
v0x600002284630_0 .net "load_weight", 0 0, L_0x600003ba2b50;  alias, 1 drivers
v0x6000022846c0_0 .net/s "product", 15 0, L_0x6000021b50e0;  1 drivers
v0x600002284750_0 .net/s "product_ext", 31 0, L_0x6000021b5040;  1 drivers
v0x6000022847e0_0 .net "psum_in", 31 0, v0x60000229f210_0;  alias, 1 drivers
v0x600002284870_0 .var "psum_out", 31 0;
v0x600002284900_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x600002284990_0 .net/s "w_signed", 7 0, v0x600002284ab0_0;  1 drivers
v0x600002284a20_0 .net "weight_in", 7 0, L_0x6000021b5680;  alias, 1 drivers
v0x600002284ab0_0 .var "weight_reg", 7 0;
L_0x6000021b5220 .extend/s 16, v0x6000022843f0_0;
L_0x6000021b52c0 .extend/s 16, v0x600002284ab0_0;
L_0x6000021b50e0 .arith/mult 16, L_0x6000021b5220, L_0x6000021b52c0;
L_0x6000021b5180 .part L_0x6000021b50e0, 15, 1;
LS_0x6000021b4fa0_0_0 .concat [ 1 1 1 1], L_0x6000021b5180, L_0x6000021b5180, L_0x6000021b5180, L_0x6000021b5180;
LS_0x6000021b4fa0_0_4 .concat [ 1 1 1 1], L_0x6000021b5180, L_0x6000021b5180, L_0x6000021b5180, L_0x6000021b5180;
LS_0x6000021b4fa0_0_8 .concat [ 1 1 1 1], L_0x6000021b5180, L_0x6000021b5180, L_0x6000021b5180, L_0x6000021b5180;
LS_0x6000021b4fa0_0_12 .concat [ 1 1 1 1], L_0x6000021b5180, L_0x6000021b5180, L_0x6000021b5180, L_0x6000021b5180;
L_0x6000021b4fa0 .concat [ 4 4 4 4], LS_0x6000021b4fa0_0_0, LS_0x6000021b4fa0_0_4, LS_0x6000021b4fa0_0_8, LS_0x6000021b4fa0_0_12;
L_0x6000021b5040 .concat [ 16 16 0 0], L_0x6000021b50e0, L_0x6000021b4fa0;
S_0x13168a2b0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13168c790;
 .timescale 0 0;
P_0x6000005efa80 .param/l "col" 1 7 214, +C4<01>;
L_0x600003ba2e60 .functor AND 1, v0x6000022f2910_0, L_0x6000021b4f00, C4<1>, C4<1>;
L_0x600003ba2ed0 .functor AND 1, L_0x6000021b4be0, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba2f40 .functor OR 1, L_0x6000021b4dc0, L_0x600003ba2ed0, C4<0>, C4<0>;
L_0x600003ba2fb0 .functor AND 1, L_0x13809a4a0, L_0x600003ba2f40, C4<1>, C4<1>;
L_0x600003ba3020 .functor AND 1, L_0x600003ba2fb0, L_0x6000021b4aa0, C4<1>, C4<1>;
v0x6000022860a0_0 .net *"_ivl_0", 2 0, L_0x6000021b4e60;  1 drivers
L_0x138099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002286130_0 .net/2u *"_ivl_11", 2 0, L_0x138099648;  1 drivers
v0x6000022861c0_0 .net *"_ivl_13", 0 0, L_0x6000021b4dc0;  1 drivers
L_0x138099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002286250_0 .net/2u *"_ivl_15", 2 0, L_0x138099690;  1 drivers
v0x6000022862e0_0 .net *"_ivl_17", 0 0, L_0x6000021b4be0;  1 drivers
v0x600002286370_0 .net *"_ivl_20", 0 0, L_0x600003ba2ed0;  1 drivers
v0x600002286400_0 .net *"_ivl_22", 0 0, L_0x600003ba2f40;  1 drivers
v0x600002286490_0 .net *"_ivl_24", 0 0, L_0x600003ba2fb0;  1 drivers
v0x600002286520_0 .net *"_ivl_25", 31 0, L_0x6000021b4c80;  1 drivers
L_0x1380996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022865b0_0 .net *"_ivl_28", 15 0, L_0x1380996d8;  1 drivers
L_0x138099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002286640_0 .net/2u *"_ivl_29", 31 0, L_0x138099720;  1 drivers
L_0x1380995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000022866d0_0 .net *"_ivl_3", 0 0, L_0x1380995b8;  1 drivers
v0x600002286760_0 .net *"_ivl_31", 0 0, L_0x6000021b4aa0;  1 drivers
L_0x138099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000022867f0_0 .net/2u *"_ivl_4", 2 0, L_0x138099600;  1 drivers
v0x600002286880_0 .net *"_ivl_6", 0 0, L_0x6000021b4f00;  1 drivers
v0x600002286910_0 .net "do_clear", 0 0, L_0x600003ba3020;  1 drivers
v0x6000022869a0_0 .net "load_weight", 0 0, L_0x600003ba2e60;  1 drivers
v0x600002286a30_0 .net "weight_in", 7 0, L_0x6000021b4d20;  1 drivers
L_0x6000021b4e60 .concat [ 2 1 0 0], v0x6000022f2880_0, L_0x1380995b8;
L_0x6000021b4f00 .cmp/eq 3, L_0x6000021b4e60, L_0x138099600;
L_0x6000021b4dc0 .cmp/eq 3, v0x600002288ab0_0, L_0x138099648;
L_0x6000021b4be0 .cmp/eq 3, v0x600002288ab0_0, L_0x138099690;
L_0x6000021b4c80 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x1380996d8;
L_0x6000021b4aa0 .cmp/eq 32, L_0x6000021b4c80, L_0x138099720;
S_0x131687af0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13168a2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003eade00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003eade40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002285560_0 .net *"_ivl_11", 0 0, L_0x6000021b64e0;  1 drivers
v0x6000022855f0_0 .net *"_ivl_12", 15 0, L_0x6000021b6580;  1 drivers
v0x600002285680_0 .net/s *"_ivl_4", 15 0, L_0x6000021b4b40;  1 drivers
v0x600002285710_0 .net/s *"_ivl_6", 15 0, L_0x6000021b4960;  1 drivers
v0x6000022857a0_0 .net/s "a_signed", 7 0, v0x600002285950_0;  1 drivers
v0x600002285830_0 .net "act_in", 7 0, v0x600002284360_0;  alias, 1 drivers
v0x6000022858c0_0 .var "act_out", 7 0;
v0x600002285950_0 .var "act_reg", 7 0;
v0x6000022859e0_0 .net "clear_acc", 0 0, L_0x600003ba3020;  alias, 1 drivers
v0x600002285a70_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x600002285b00_0 .net "enable", 0 0, L_0x600003ba4700;  alias, 1 drivers
v0x600002285b90_0 .net "load_weight", 0 0, L_0x600003ba2e60;  alias, 1 drivers
v0x600002285c20_0 .net/s "product", 15 0, L_0x6000021b4a00;  1 drivers
v0x600002285cb0_0 .net/s "product_ext", 31 0, L_0x6000021b63a0;  1 drivers
v0x600002285d40_0 .net "psum_in", 31 0, v0x6000022987e0_0;  alias, 1 drivers
v0x600002285dd0_0 .var "psum_out", 31 0;
v0x600002285e60_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x600002285ef0_0 .net/s "w_signed", 7 0, v0x600002286010_0;  1 drivers
v0x600002285f80_0 .net "weight_in", 7 0, L_0x6000021b4d20;  alias, 1 drivers
v0x600002286010_0 .var "weight_reg", 7 0;
L_0x6000021b4b40 .extend/s 16, v0x600002285950_0;
L_0x6000021b4960 .extend/s 16, v0x600002286010_0;
L_0x6000021b4a00 .arith/mult 16, L_0x6000021b4b40, L_0x6000021b4960;
L_0x6000021b64e0 .part L_0x6000021b4a00, 15, 1;
LS_0x6000021b6580_0_0 .concat [ 1 1 1 1], L_0x6000021b64e0, L_0x6000021b64e0, L_0x6000021b64e0, L_0x6000021b64e0;
LS_0x6000021b6580_0_4 .concat [ 1 1 1 1], L_0x6000021b64e0, L_0x6000021b64e0, L_0x6000021b64e0, L_0x6000021b64e0;
LS_0x6000021b6580_0_8 .concat [ 1 1 1 1], L_0x6000021b64e0, L_0x6000021b64e0, L_0x6000021b64e0, L_0x6000021b64e0;
LS_0x6000021b6580_0_12 .concat [ 1 1 1 1], L_0x6000021b64e0, L_0x6000021b64e0, L_0x6000021b64e0, L_0x6000021b64e0;
L_0x6000021b6580 .concat [ 4 4 4 4], LS_0x6000021b6580_0_0, LS_0x6000021b6580_0_4, LS_0x6000021b6580_0_8, LS_0x6000021b6580_0_12;
L_0x6000021b63a0 .concat [ 16 16 0 0], L_0x6000021b4a00, L_0x6000021b6580;
S_0x131687c60 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13168c790;
 .timescale 0 0;
P_0x6000005efb80 .param/l "col" 1 7 214, +C4<010>;
L_0x600003ba3170 .functor AND 1, v0x6000022f2910_0, L_0x6000021b6260, C4<1>, C4<1>;
L_0x600003ba31e0 .functor AND 1, L_0x6000021b4820, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba3250 .functor OR 1, L_0x6000021b46e0, L_0x600003ba31e0, C4<0>, C4<0>;
L_0x600003ba32c0 .functor AND 1, L_0x13809a4a0, L_0x600003ba3250, C4<1>, C4<1>;
L_0x600003ba3330 .functor AND 1, L_0x600003ba32c0, L_0x6000021b78e0, C4<1>, C4<1>;
v0x600002287600_0 .net *"_ivl_0", 3 0, L_0x6000021b6440;  1 drivers
L_0x1380997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002287690_0 .net/2u *"_ivl_11", 2 0, L_0x1380997f8;  1 drivers
v0x600002287720_0 .net *"_ivl_13", 0 0, L_0x6000021b46e0;  1 drivers
L_0x138099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000022877b0_0 .net/2u *"_ivl_15", 2 0, L_0x138099840;  1 drivers
v0x600002287840_0 .net *"_ivl_17", 0 0, L_0x6000021b4820;  1 drivers
v0x6000022878d0_0 .net *"_ivl_20", 0 0, L_0x600003ba31e0;  1 drivers
v0x600002287960_0 .net *"_ivl_22", 0 0, L_0x600003ba3250;  1 drivers
v0x6000022879f0_0 .net *"_ivl_24", 0 0, L_0x600003ba32c0;  1 drivers
v0x600002287a80_0 .net *"_ivl_25", 31 0, L_0x6000021b48c0;  1 drivers
L_0x138099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002287b10_0 .net *"_ivl_28", 15 0, L_0x138099888;  1 drivers
L_0x1380998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002287ba0_0 .net/2u *"_ivl_29", 31 0, L_0x1380998d0;  1 drivers
L_0x138099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002287c30_0 .net *"_ivl_3", 1 0, L_0x138099768;  1 drivers
v0x600002287cc0_0 .net *"_ivl_31", 0 0, L_0x6000021b78e0;  1 drivers
L_0x1380997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002287d50_0 .net/2u *"_ivl_4", 3 0, L_0x1380997b0;  1 drivers
v0x600002287de0_0 .net *"_ivl_6", 0 0, L_0x6000021b6260;  1 drivers
v0x600002287e70_0 .net "do_clear", 0 0, L_0x600003ba3330;  1 drivers
v0x600002287f00_0 .net "load_weight", 0 0, L_0x600003ba3170;  1 drivers
v0x600002280000_0 .net "weight_in", 7 0, L_0x6000021b6300;  1 drivers
L_0x6000021b6440 .concat [ 2 2 0 0], v0x6000022f2880_0, L_0x138099768;
L_0x6000021b6260 .cmp/eq 4, L_0x6000021b6440, L_0x1380997b0;
L_0x6000021b46e0 .cmp/eq 3, v0x600002288ab0_0, L_0x1380997f8;
L_0x6000021b4820 .cmp/eq 3, v0x600002288ab0_0, L_0x138099840;
L_0x6000021b48c0 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x138099888;
L_0x6000021b78e0 .cmp/eq 32, L_0x6000021b48c0, L_0x1380998d0;
S_0x1316854a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131687c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003eae000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003eae040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002286ac0_0 .net *"_ivl_11", 0 0, L_0x6000021bc1e0;  1 drivers
v0x600002286b50_0 .net *"_ivl_12", 15 0, L_0x6000021bc280;  1 drivers
v0x600002286be0_0 .net/s *"_ivl_4", 15 0, L_0x6000021bc000;  1 drivers
v0x600002286c70_0 .net/s *"_ivl_6", 15 0, L_0x6000021bc0a0;  1 drivers
v0x600002286d00_0 .net/s "a_signed", 7 0, v0x600002286eb0_0;  1 drivers
v0x600002286d90_0 .net "act_in", 7 0, v0x6000022858c0_0;  alias, 1 drivers
v0x600002286e20_0 .var "act_out", 7 0;
v0x600002286eb0_0 .var "act_reg", 7 0;
v0x600002286f40_0 .net "clear_acc", 0 0, L_0x600003ba3330;  alias, 1 drivers
v0x600002286fd0_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x600002287060_0 .net "enable", 0 0, L_0x600003ba4700;  alias, 1 drivers
v0x6000022870f0_0 .net "load_weight", 0 0, L_0x600003ba3170;  alias, 1 drivers
v0x600002287180_0 .net/s "product", 15 0, L_0x6000021bc140;  1 drivers
v0x600002287210_0 .net/s "product_ext", 31 0, L_0x6000021bc320;  1 drivers
v0x6000022872a0_0 .net "psum_in", 31 0, v0x600002299d40_0;  alias, 1 drivers
v0x600002287330_0 .var "psum_out", 31 0;
v0x6000022873c0_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x600002287450_0 .net/s "w_signed", 7 0, v0x600002287570_0;  1 drivers
v0x6000022874e0_0 .net "weight_in", 7 0, L_0x6000021b6300;  alias, 1 drivers
v0x600002287570_0 .var "weight_reg", 7 0;
L_0x6000021bc000 .extend/s 16, v0x600002286eb0_0;
L_0x6000021bc0a0 .extend/s 16, v0x600002287570_0;
L_0x6000021bc140 .arith/mult 16, L_0x6000021bc000, L_0x6000021bc0a0;
L_0x6000021bc1e0 .part L_0x6000021bc140, 15, 1;
LS_0x6000021bc280_0_0 .concat [ 1 1 1 1], L_0x6000021bc1e0, L_0x6000021bc1e0, L_0x6000021bc1e0, L_0x6000021bc1e0;
LS_0x6000021bc280_0_4 .concat [ 1 1 1 1], L_0x6000021bc1e0, L_0x6000021bc1e0, L_0x6000021bc1e0, L_0x6000021bc1e0;
LS_0x6000021bc280_0_8 .concat [ 1 1 1 1], L_0x6000021bc1e0, L_0x6000021bc1e0, L_0x6000021bc1e0, L_0x6000021bc1e0;
LS_0x6000021bc280_0_12 .concat [ 1 1 1 1], L_0x6000021bc1e0, L_0x6000021bc1e0, L_0x6000021bc1e0, L_0x6000021bc1e0;
L_0x6000021bc280 .concat [ 4 4 4 4], LS_0x6000021bc280_0_0, LS_0x6000021bc280_0_4, LS_0x6000021bc280_0_8, LS_0x6000021bc280_0_12;
L_0x6000021bc320 .concat [ 16 16 0 0], L_0x6000021bc140, L_0x6000021bc280;
S_0x131685610 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13168c790;
 .timescale 0 0;
P_0x6000005efc80 .param/l "col" 1 7 214, +C4<011>;
L_0x600003ba3480 .functor AND 1, v0x6000022f2910_0, L_0x6000021bc460, C4<1>, C4<1>;
L_0x600003ba34f0 .functor AND 1, L_0x6000021bc640, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba3560 .functor OR 1, L_0x6000021bc5a0, L_0x600003ba34f0, C4<0>, C4<0>;
L_0x600003ba35d0 .functor AND 1, L_0x13809a4a0, L_0x600003ba3560, C4<1>, C4<1>;
L_0x600003ba3640 .functor AND 1, L_0x600003ba35d0, L_0x6000021bc780, C4<1>, C4<1>;
v0x600002280bd0_0 .net *"_ivl_0", 3 0, L_0x6000021bc3c0;  1 drivers
L_0x1380999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002280c60_0 .net/2u *"_ivl_11", 2 0, L_0x1380999a8;  1 drivers
v0x600002280cf0_0 .net *"_ivl_13", 0 0, L_0x6000021bc5a0;  1 drivers
L_0x1380999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002280d80_0 .net/2u *"_ivl_15", 2 0, L_0x1380999f0;  1 drivers
v0x600002280e10_0 .net *"_ivl_17", 0 0, L_0x6000021bc640;  1 drivers
v0x600002280ea0_0 .net *"_ivl_20", 0 0, L_0x600003ba34f0;  1 drivers
v0x600002280f30_0 .net *"_ivl_22", 0 0, L_0x600003ba3560;  1 drivers
v0x600002280fc0_0 .net *"_ivl_24", 0 0, L_0x600003ba35d0;  1 drivers
v0x600002281050_0 .net *"_ivl_25", 31 0, L_0x6000021bc6e0;  1 drivers
L_0x138099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022810e0_0 .net *"_ivl_28", 15 0, L_0x138099a38;  1 drivers
L_0x138099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002281170_0 .net/2u *"_ivl_29", 31 0, L_0x138099a80;  1 drivers
L_0x138099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002281200_0 .net *"_ivl_3", 1 0, L_0x138099918;  1 drivers
v0x600002281290_0 .net *"_ivl_31", 0 0, L_0x6000021bc780;  1 drivers
L_0x138099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002281320_0 .net/2u *"_ivl_4", 3 0, L_0x138099960;  1 drivers
v0x6000022813b0_0 .net *"_ivl_6", 0 0, L_0x6000021bc460;  1 drivers
v0x600002281440_0 .net "do_clear", 0 0, L_0x600003ba3640;  1 drivers
v0x6000022814d0_0 .net "load_weight", 0 0, L_0x600003ba3480;  1 drivers
v0x600002281560_0 .net "weight_in", 7 0, L_0x6000021bc500;  1 drivers
L_0x6000021bc3c0 .concat [ 2 2 0 0], v0x6000022f2880_0, L_0x138099918;
L_0x6000021bc460 .cmp/eq 4, L_0x6000021bc3c0, L_0x138099960;
L_0x6000021bc5a0 .cmp/eq 3, v0x600002288ab0_0, L_0x1380999a8;
L_0x6000021bc640 .cmp/eq 3, v0x600002288ab0_0, L_0x1380999f0;
L_0x6000021bc6e0 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x138099a38;
L_0x6000021bc780 .cmp/eq 32, L_0x6000021bc6e0, L_0x138099a80;
S_0x131682e50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131685610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003eae180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003eae1c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002280090_0 .net *"_ivl_11", 0 0, L_0x6000021bca00;  1 drivers
v0x600002280120_0 .net *"_ivl_12", 15 0, L_0x6000021bcaa0;  1 drivers
v0x6000022801b0_0 .net/s *"_ivl_4", 15 0, L_0x6000021bc820;  1 drivers
v0x600002280240_0 .net/s *"_ivl_6", 15 0, L_0x6000021bc8c0;  1 drivers
v0x6000022802d0_0 .net/s "a_signed", 7 0, v0x600002280480_0;  1 drivers
v0x600002280360_0 .net "act_in", 7 0, v0x600002286e20_0;  alias, 1 drivers
v0x6000022803f0_0 .var "act_out", 7 0;
v0x600002280480_0 .var "act_reg", 7 0;
v0x600002280510_0 .net "clear_acc", 0 0, L_0x600003ba3640;  alias, 1 drivers
v0x6000022805a0_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x600002280630_0 .net "enable", 0 0, L_0x600003ba4700;  alias, 1 drivers
v0x6000022806c0_0 .net "load_weight", 0 0, L_0x600003ba3480;  alias, 1 drivers
v0x600002280750_0 .net/s "product", 15 0, L_0x6000021bc960;  1 drivers
v0x6000022807e0_0 .net/s "product_ext", 31 0, L_0x6000021bcb40;  1 drivers
v0x600002280870_0 .net "psum_in", 31 0, v0x60000229b2a0_0;  alias, 1 drivers
v0x600002280900_0 .var "psum_out", 31 0;
v0x600002280990_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x600002280a20_0 .net/s "w_signed", 7 0, v0x600002280b40_0;  1 drivers
v0x600002280ab0_0 .net "weight_in", 7 0, L_0x6000021bc500;  alias, 1 drivers
v0x600002280b40_0 .var "weight_reg", 7 0;
L_0x6000021bc820 .extend/s 16, v0x600002280480_0;
L_0x6000021bc8c0 .extend/s 16, v0x600002280b40_0;
L_0x6000021bc960 .arith/mult 16, L_0x6000021bc820, L_0x6000021bc8c0;
L_0x6000021bca00 .part L_0x6000021bc960, 15, 1;
LS_0x6000021bcaa0_0_0 .concat [ 1 1 1 1], L_0x6000021bca00, L_0x6000021bca00, L_0x6000021bca00, L_0x6000021bca00;
LS_0x6000021bcaa0_0_4 .concat [ 1 1 1 1], L_0x6000021bca00, L_0x6000021bca00, L_0x6000021bca00, L_0x6000021bca00;
LS_0x6000021bcaa0_0_8 .concat [ 1 1 1 1], L_0x6000021bca00, L_0x6000021bca00, L_0x6000021bca00, L_0x6000021bca00;
LS_0x6000021bcaa0_0_12 .concat [ 1 1 1 1], L_0x6000021bca00, L_0x6000021bca00, L_0x6000021bca00, L_0x6000021bca00;
L_0x6000021bcaa0 .concat [ 4 4 4 4], LS_0x6000021bcaa0_0_0, LS_0x6000021bcaa0_0_4, LS_0x6000021bcaa0_0_8, LS_0x6000021bcaa0_0_12;
L_0x6000021bcb40 .concat [ 16 16 0 0], L_0x6000021bc960, L_0x6000021bcaa0;
S_0x131682fc0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005efd80 .param/l "row" 1 7 213, +C4<011>;
S_0x131680800 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x131682fc0;
 .timescale 0 0;
P_0x6000005efe00 .param/l "col" 1 7 214, +C4<00>;
L_0x600003ba3790 .functor AND 1, v0x6000022f2910_0, L_0x6000021bcc80, C4<1>, C4<1>;
L_0x600003ba3800 .functor AND 1, L_0x6000021bce60, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba3870 .functor OR 1, L_0x6000021bcdc0, L_0x600003ba3800, C4<0>, C4<0>;
L_0x600003ba38e0 .functor AND 1, L_0x13809a4a0, L_0x600003ba3870, C4<1>, C4<1>;
L_0x600003ba3950 .functor AND 1, L_0x600003ba38e0, L_0x6000021bcfa0, C4<1>, C4<1>;
v0x600002282130_0 .net *"_ivl_0", 2 0, L_0x6000021bcbe0;  1 drivers
L_0x138099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000022821c0_0 .net/2u *"_ivl_11", 2 0, L_0x138099b58;  1 drivers
v0x600002282250_0 .net *"_ivl_13", 0 0, L_0x6000021bcdc0;  1 drivers
L_0x138099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000022822e0_0 .net/2u *"_ivl_15", 2 0, L_0x138099ba0;  1 drivers
v0x600002282370_0 .net *"_ivl_17", 0 0, L_0x6000021bce60;  1 drivers
v0x600002282400_0 .net *"_ivl_20", 0 0, L_0x600003ba3800;  1 drivers
v0x600002282490_0 .net *"_ivl_22", 0 0, L_0x600003ba3870;  1 drivers
v0x600002282520_0 .net *"_ivl_24", 0 0, L_0x600003ba38e0;  1 drivers
v0x6000022825b0_0 .net *"_ivl_25", 31 0, L_0x6000021bcf00;  1 drivers
L_0x138099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002282640_0 .net *"_ivl_28", 15 0, L_0x138099be8;  1 drivers
L_0x138099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000022826d0_0 .net/2u *"_ivl_29", 31 0, L_0x138099c30;  1 drivers
L_0x138099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002282760_0 .net *"_ivl_3", 0 0, L_0x138099ac8;  1 drivers
v0x6000022827f0_0 .net *"_ivl_31", 0 0, L_0x6000021bcfa0;  1 drivers
L_0x138099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002282880_0 .net/2u *"_ivl_4", 2 0, L_0x138099b10;  1 drivers
v0x600002282910_0 .net *"_ivl_6", 0 0, L_0x6000021bcc80;  1 drivers
v0x6000022829a0_0 .net "do_clear", 0 0, L_0x600003ba3950;  1 drivers
v0x600002282a30_0 .net "load_weight", 0 0, L_0x600003ba3790;  1 drivers
v0x600002282ac0_0 .net "weight_in", 7 0, L_0x6000021bcd20;  1 drivers
L_0x6000021bcbe0 .concat [ 2 1 0 0], v0x6000022f2880_0, L_0x138099ac8;
L_0x6000021bcc80 .cmp/eq 3, L_0x6000021bcbe0, L_0x138099b10;
L_0x6000021bcdc0 .cmp/eq 3, v0x600002288ab0_0, L_0x138099b58;
L_0x6000021bce60 .cmp/eq 3, v0x600002288ab0_0, L_0x138099ba0;
L_0x6000021bcf00 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x138099be8;
L_0x6000021bcfa0 .cmp/eq 32, L_0x6000021bcf00, L_0x138099c30;
S_0x131680970 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131680800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003eae200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003eae240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000022815f0_0 .net *"_ivl_11", 0 0, L_0x6000021bd220;  1 drivers
v0x600002281680_0 .net *"_ivl_12", 15 0, L_0x6000021bd2c0;  1 drivers
v0x600002281710_0 .net/s *"_ivl_4", 15 0, L_0x6000021bd040;  1 drivers
v0x6000022817a0_0 .net/s *"_ivl_6", 15 0, L_0x6000021bd0e0;  1 drivers
v0x600002281830_0 .net/s "a_signed", 7 0, v0x6000022819e0_0;  1 drivers
v0x6000022818c0_0 .net "act_in", 7 0, L_0x600003ba0e70;  alias, 1 drivers
v0x600002281950_0 .var "act_out", 7 0;
v0x6000022819e0_0 .var "act_reg", 7 0;
v0x600002281a70_0 .net "clear_acc", 0 0, L_0x600003ba3950;  alias, 1 drivers
v0x600002281b00_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x600002281b90_0 .net "enable", 0 0, L_0x600003ba4700;  alias, 1 drivers
v0x600002281c20_0 .net "load_weight", 0 0, L_0x600003ba3790;  alias, 1 drivers
v0x600002281cb0_0 .net/s "product", 15 0, L_0x6000021bd180;  1 drivers
v0x600002281d40_0 .net/s "product_ext", 31 0, L_0x6000021bd360;  1 drivers
v0x600002281dd0_0 .net "psum_in", 31 0, v0x600002284870_0;  alias, 1 drivers
v0x600002281e60_0 .var "psum_out", 31 0;
v0x600002281ef0_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x600002281f80_0 .net/s "w_signed", 7 0, v0x6000022820a0_0;  1 drivers
v0x600002282010_0 .net "weight_in", 7 0, L_0x6000021bcd20;  alias, 1 drivers
v0x6000022820a0_0 .var "weight_reg", 7 0;
L_0x6000021bd040 .extend/s 16, v0x6000022819e0_0;
L_0x6000021bd0e0 .extend/s 16, v0x6000022820a0_0;
L_0x6000021bd180 .arith/mult 16, L_0x6000021bd040, L_0x6000021bd0e0;
L_0x6000021bd220 .part L_0x6000021bd180, 15, 1;
LS_0x6000021bd2c0_0_0 .concat [ 1 1 1 1], L_0x6000021bd220, L_0x6000021bd220, L_0x6000021bd220, L_0x6000021bd220;
LS_0x6000021bd2c0_0_4 .concat [ 1 1 1 1], L_0x6000021bd220, L_0x6000021bd220, L_0x6000021bd220, L_0x6000021bd220;
LS_0x6000021bd2c0_0_8 .concat [ 1 1 1 1], L_0x6000021bd220, L_0x6000021bd220, L_0x6000021bd220, L_0x6000021bd220;
LS_0x6000021bd2c0_0_12 .concat [ 1 1 1 1], L_0x6000021bd220, L_0x6000021bd220, L_0x6000021bd220, L_0x6000021bd220;
L_0x6000021bd2c0 .concat [ 4 4 4 4], LS_0x6000021bd2c0_0_0, LS_0x6000021bd2c0_0_4, LS_0x6000021bd2c0_0_8, LS_0x6000021bd2c0_0_12;
L_0x6000021bd360 .concat [ 16 16 0 0], L_0x6000021bd180, L_0x6000021bd2c0;
S_0x13167e1b0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x131682fc0;
 .timescale 0 0;
P_0x6000005eff00 .param/l "col" 1 7 214, +C4<01>;
L_0x600003ba3aa0 .functor AND 1, v0x6000022f2910_0, L_0x6000021bd4a0, C4<1>, C4<1>;
L_0x600003ba3b10 .functor AND 1, L_0x6000021bd680, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba3b80 .functor OR 1, L_0x6000021bd5e0, L_0x600003ba3b10, C4<0>, C4<0>;
L_0x600003ba3bf0 .functor AND 1, L_0x13809a4a0, L_0x600003ba3b80, C4<1>, C4<1>;
L_0x600003ba3c60 .functor AND 1, L_0x600003ba3bf0, L_0x6000021bd7c0, C4<1>, C4<1>;
v0x600002283690_0 .net *"_ivl_0", 2 0, L_0x6000021bd400;  1 drivers
L_0x138099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002283720_0 .net/2u *"_ivl_11", 2 0, L_0x138099d08;  1 drivers
v0x6000022837b0_0 .net *"_ivl_13", 0 0, L_0x6000021bd5e0;  1 drivers
L_0x138099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002283840_0 .net/2u *"_ivl_15", 2 0, L_0x138099d50;  1 drivers
v0x6000022838d0_0 .net *"_ivl_17", 0 0, L_0x6000021bd680;  1 drivers
v0x600002283960_0 .net *"_ivl_20", 0 0, L_0x600003ba3b10;  1 drivers
v0x6000022839f0_0 .net *"_ivl_22", 0 0, L_0x600003ba3b80;  1 drivers
v0x600002283a80_0 .net *"_ivl_24", 0 0, L_0x600003ba3bf0;  1 drivers
v0x600002283b10_0 .net *"_ivl_25", 31 0, L_0x6000021bd720;  1 drivers
L_0x138099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002283ba0_0 .net *"_ivl_28", 15 0, L_0x138099d98;  1 drivers
L_0x138099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002283c30_0 .net/2u *"_ivl_29", 31 0, L_0x138099de0;  1 drivers
L_0x138099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002283cc0_0 .net *"_ivl_3", 0 0, L_0x138099c78;  1 drivers
v0x600002283d50_0 .net *"_ivl_31", 0 0, L_0x6000021bd7c0;  1 drivers
L_0x138099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002283de0_0 .net/2u *"_ivl_4", 2 0, L_0x138099cc0;  1 drivers
v0x600002283e70_0 .net *"_ivl_6", 0 0, L_0x6000021bd4a0;  1 drivers
v0x600002283f00_0 .net "do_clear", 0 0, L_0x600003ba3c60;  1 drivers
v0x60000228c000_0 .net "load_weight", 0 0, L_0x600003ba3aa0;  1 drivers
v0x60000228c090_0 .net "weight_in", 7 0, L_0x6000021bd540;  1 drivers
L_0x6000021bd400 .concat [ 2 1 0 0], v0x6000022f2880_0, L_0x138099c78;
L_0x6000021bd4a0 .cmp/eq 3, L_0x6000021bd400, L_0x138099cc0;
L_0x6000021bd5e0 .cmp/eq 3, v0x600002288ab0_0, L_0x138099d08;
L_0x6000021bd680 .cmp/eq 3, v0x600002288ab0_0, L_0x138099d50;
L_0x6000021bd720 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x138099d98;
L_0x6000021bd7c0 .cmp/eq 32, L_0x6000021bd720, L_0x138099de0;
S_0x13167e320 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13167e1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003eae280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003eae2c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002282b50_0 .net *"_ivl_11", 0 0, L_0x6000021bda40;  1 drivers
v0x600002282be0_0 .net *"_ivl_12", 15 0, L_0x6000021bdae0;  1 drivers
v0x600002282c70_0 .net/s *"_ivl_4", 15 0, L_0x6000021bd860;  1 drivers
v0x600002282d00_0 .net/s *"_ivl_6", 15 0, L_0x6000021bd900;  1 drivers
v0x600002282d90_0 .net/s "a_signed", 7 0, v0x600002282f40_0;  1 drivers
v0x600002282e20_0 .net "act_in", 7 0, v0x600002281950_0;  alias, 1 drivers
v0x600002282eb0_0 .var "act_out", 7 0;
v0x600002282f40_0 .var "act_reg", 7 0;
v0x600002282fd0_0 .net "clear_acc", 0 0, L_0x600003ba3c60;  alias, 1 drivers
v0x600002283060_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x6000022830f0_0 .net "enable", 0 0, L_0x600003ba4700;  alias, 1 drivers
v0x600002283180_0 .net "load_weight", 0 0, L_0x600003ba3aa0;  alias, 1 drivers
v0x600002283210_0 .net/s "product", 15 0, L_0x6000021bd9a0;  1 drivers
v0x6000022832a0_0 .net/s "product_ext", 31 0, L_0x6000021bdb80;  1 drivers
v0x600002283330_0 .net "psum_in", 31 0, v0x600002285dd0_0;  alias, 1 drivers
v0x6000022833c0_0 .var "psum_out", 31 0;
v0x600002283450_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x6000022834e0_0 .net/s "w_signed", 7 0, v0x600002283600_0;  1 drivers
v0x600002283570_0 .net "weight_in", 7 0, L_0x6000021bd540;  alias, 1 drivers
v0x600002283600_0 .var "weight_reg", 7 0;
L_0x6000021bd860 .extend/s 16, v0x600002282f40_0;
L_0x6000021bd900 .extend/s 16, v0x600002283600_0;
L_0x6000021bd9a0 .arith/mult 16, L_0x6000021bd860, L_0x6000021bd900;
L_0x6000021bda40 .part L_0x6000021bd9a0, 15, 1;
LS_0x6000021bdae0_0_0 .concat [ 1 1 1 1], L_0x6000021bda40, L_0x6000021bda40, L_0x6000021bda40, L_0x6000021bda40;
LS_0x6000021bdae0_0_4 .concat [ 1 1 1 1], L_0x6000021bda40, L_0x6000021bda40, L_0x6000021bda40, L_0x6000021bda40;
LS_0x6000021bdae0_0_8 .concat [ 1 1 1 1], L_0x6000021bda40, L_0x6000021bda40, L_0x6000021bda40, L_0x6000021bda40;
LS_0x6000021bdae0_0_12 .concat [ 1 1 1 1], L_0x6000021bda40, L_0x6000021bda40, L_0x6000021bda40, L_0x6000021bda40;
L_0x6000021bdae0 .concat [ 4 4 4 4], LS_0x6000021bdae0_0_0, LS_0x6000021bdae0_0_4, LS_0x6000021bdae0_0_8, LS_0x6000021bdae0_0_12;
L_0x6000021bdb80 .concat [ 16 16 0 0], L_0x6000021bd9a0, L_0x6000021bdae0;
S_0x13167bb60 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x131682fc0;
 .timescale 0 0;
P_0x6000005e3fc0 .param/l "col" 1 7 214, +C4<010>;
L_0x600003ba3db0 .functor AND 1, v0x6000022f2910_0, L_0x6000021bdcc0, C4<1>, C4<1>;
L_0x600003ba3e20 .functor AND 1, L_0x6000021bdea0, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba3e90 .functor OR 1, L_0x6000021bde00, L_0x600003ba3e20, C4<0>, C4<0>;
L_0x600003ba3f00 .functor AND 1, L_0x13809a4a0, L_0x600003ba3e90, C4<1>, C4<1>;
L_0x600003ba3f70 .functor AND 1, L_0x600003ba3f00, L_0x6000021bdfe0, C4<1>, C4<1>;
v0x60000228cc60_0 .net *"_ivl_0", 3 0, L_0x6000021bdc20;  1 drivers
L_0x138099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000228ccf0_0 .net/2u *"_ivl_11", 2 0, L_0x138099eb8;  1 drivers
v0x60000228cd80_0 .net *"_ivl_13", 0 0, L_0x6000021bde00;  1 drivers
L_0x138099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000228ce10_0 .net/2u *"_ivl_15", 2 0, L_0x138099f00;  1 drivers
v0x60000228cea0_0 .net *"_ivl_17", 0 0, L_0x6000021bdea0;  1 drivers
v0x60000228cf30_0 .net *"_ivl_20", 0 0, L_0x600003ba3e20;  1 drivers
v0x60000228cfc0_0 .net *"_ivl_22", 0 0, L_0x600003ba3e90;  1 drivers
v0x60000228d050_0 .net *"_ivl_24", 0 0, L_0x600003ba3f00;  1 drivers
v0x60000228d0e0_0 .net *"_ivl_25", 31 0, L_0x6000021bdf40;  1 drivers
L_0x138099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000228d170_0 .net *"_ivl_28", 15 0, L_0x138099f48;  1 drivers
L_0x138099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000228d200_0 .net/2u *"_ivl_29", 31 0, L_0x138099f90;  1 drivers
L_0x138099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000228d290_0 .net *"_ivl_3", 1 0, L_0x138099e28;  1 drivers
v0x60000228d320_0 .net *"_ivl_31", 0 0, L_0x6000021bdfe0;  1 drivers
L_0x138099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000228d3b0_0 .net/2u *"_ivl_4", 3 0, L_0x138099e70;  1 drivers
v0x60000228d440_0 .net *"_ivl_6", 0 0, L_0x6000021bdcc0;  1 drivers
v0x60000228d4d0_0 .net "do_clear", 0 0, L_0x600003ba3f70;  1 drivers
v0x60000228d560_0 .net "load_weight", 0 0, L_0x600003ba3db0;  1 drivers
v0x60000228d5f0_0 .net "weight_in", 7 0, L_0x6000021bdd60;  1 drivers
L_0x6000021bdc20 .concat [ 2 2 0 0], v0x6000022f2880_0, L_0x138099e28;
L_0x6000021bdcc0 .cmp/eq 4, L_0x6000021bdc20, L_0x138099e70;
L_0x6000021bde00 .cmp/eq 3, v0x600002288ab0_0, L_0x138099eb8;
L_0x6000021bdea0 .cmp/eq 3, v0x600002288ab0_0, L_0x138099f00;
L_0x6000021bdf40 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x138099f48;
L_0x6000021bdfe0 .cmp/eq 32, L_0x6000021bdf40, L_0x138099f90;
S_0x13167bcd0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13167bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003eae300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003eae340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000228c120_0 .net *"_ivl_11", 0 0, L_0x6000021be260;  1 drivers
v0x60000228c1b0_0 .net *"_ivl_12", 15 0, L_0x6000021be300;  1 drivers
v0x60000228c240_0 .net/s *"_ivl_4", 15 0, L_0x6000021be080;  1 drivers
v0x60000228c2d0_0 .net/s *"_ivl_6", 15 0, L_0x6000021be120;  1 drivers
v0x60000228c360_0 .net/s "a_signed", 7 0, v0x60000228c510_0;  1 drivers
v0x60000228c3f0_0 .net "act_in", 7 0, v0x600002282eb0_0;  alias, 1 drivers
v0x60000228c480_0 .var "act_out", 7 0;
v0x60000228c510_0 .var "act_reg", 7 0;
v0x60000228c5a0_0 .net "clear_acc", 0 0, L_0x600003ba3f70;  alias, 1 drivers
v0x60000228c630_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x60000228c6c0_0 .net "enable", 0 0, L_0x600003ba4700;  alias, 1 drivers
v0x60000228c750_0 .net "load_weight", 0 0, L_0x600003ba3db0;  alias, 1 drivers
v0x60000228c7e0_0 .net/s "product", 15 0, L_0x6000021be1c0;  1 drivers
v0x60000228c870_0 .net/s "product_ext", 31 0, L_0x6000021be3a0;  1 drivers
v0x60000228c900_0 .net "psum_in", 31 0, v0x600002287330_0;  alias, 1 drivers
v0x60000228c990_0 .var "psum_out", 31 0;
v0x60000228ca20_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x60000228cab0_0 .net/s "w_signed", 7 0, v0x60000228cbd0_0;  1 drivers
v0x60000228cb40_0 .net "weight_in", 7 0, L_0x6000021bdd60;  alias, 1 drivers
v0x60000228cbd0_0 .var "weight_reg", 7 0;
L_0x6000021be080 .extend/s 16, v0x60000228c510_0;
L_0x6000021be120 .extend/s 16, v0x60000228cbd0_0;
L_0x6000021be1c0 .arith/mult 16, L_0x6000021be080, L_0x6000021be120;
L_0x6000021be260 .part L_0x6000021be1c0, 15, 1;
LS_0x6000021be300_0_0 .concat [ 1 1 1 1], L_0x6000021be260, L_0x6000021be260, L_0x6000021be260, L_0x6000021be260;
LS_0x6000021be300_0_4 .concat [ 1 1 1 1], L_0x6000021be260, L_0x6000021be260, L_0x6000021be260, L_0x6000021be260;
LS_0x6000021be300_0_8 .concat [ 1 1 1 1], L_0x6000021be260, L_0x6000021be260, L_0x6000021be260, L_0x6000021be260;
LS_0x6000021be300_0_12 .concat [ 1 1 1 1], L_0x6000021be260, L_0x6000021be260, L_0x6000021be260, L_0x6000021be260;
L_0x6000021be300 .concat [ 4 4 4 4], LS_0x6000021be300_0_0, LS_0x6000021be300_0_4, LS_0x6000021be300_0_8, LS_0x6000021be300_0_12;
L_0x6000021be3a0 .concat [ 16 16 0 0], L_0x6000021be1c0, L_0x6000021be300;
S_0x131674870 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x131682fc0;
 .timescale 0 0;
P_0x6000005e8080 .param/l "col" 1 7 214, +C4<011>;
L_0x600003ba7e20 .functor AND 1, v0x6000022f2910_0, L_0x6000021be4e0, C4<1>, C4<1>;
L_0x600003ba7e90 .functor AND 1, L_0x6000021be6c0, v0x6000022f13b0_0, C4<1>, C4<1>;
L_0x600003ba7d40 .functor OR 1, L_0x6000021be620, L_0x600003ba7e90, C4<0>, C4<0>;
L_0x600003ba7db0 .functor AND 1, L_0x13809a4a0, L_0x600003ba7d40, C4<1>, C4<1>;
L_0x600003ba7c60 .functor AND 1, L_0x600003ba7db0, L_0x6000021be800, C4<1>, C4<1>;
v0x60000228e1c0_0 .net *"_ivl_0", 3 0, L_0x6000021be440;  1 drivers
L_0x13809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000228e250_0 .net/2u *"_ivl_11", 2 0, L_0x13809a068;  1 drivers
v0x60000228e2e0_0 .net *"_ivl_13", 0 0, L_0x6000021be620;  1 drivers
L_0x13809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000228e370_0 .net/2u *"_ivl_15", 2 0, L_0x13809a0b0;  1 drivers
v0x60000228e400_0 .net *"_ivl_17", 0 0, L_0x6000021be6c0;  1 drivers
v0x60000228e490_0 .net *"_ivl_20", 0 0, L_0x600003ba7e90;  1 drivers
v0x60000228e520_0 .net *"_ivl_22", 0 0, L_0x600003ba7d40;  1 drivers
v0x60000228e5b0_0 .net *"_ivl_24", 0 0, L_0x600003ba7db0;  1 drivers
v0x60000228e640_0 .net *"_ivl_25", 31 0, L_0x6000021be760;  1 drivers
L_0x13809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000228e6d0_0 .net *"_ivl_28", 15 0, L_0x13809a0f8;  1 drivers
L_0x13809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000228e760_0 .net/2u *"_ivl_29", 31 0, L_0x13809a140;  1 drivers
L_0x138099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000228e7f0_0 .net *"_ivl_3", 1 0, L_0x138099fd8;  1 drivers
v0x60000228e880_0 .net *"_ivl_31", 0 0, L_0x6000021be800;  1 drivers
L_0x13809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000228e910_0 .net/2u *"_ivl_4", 3 0, L_0x13809a020;  1 drivers
v0x60000228e9a0_0 .net *"_ivl_6", 0 0, L_0x6000021be4e0;  1 drivers
v0x60000228ea30_0 .net "do_clear", 0 0, L_0x600003ba7c60;  1 drivers
v0x60000228eac0_0 .net "load_weight", 0 0, L_0x600003ba7e20;  1 drivers
v0x60000228eb50_0 .net "weight_in", 7 0, L_0x6000021be580;  1 drivers
L_0x6000021be440 .concat [ 2 2 0 0], v0x6000022f2880_0, L_0x138099fd8;
L_0x6000021be4e0 .cmp/eq 4, L_0x6000021be440, L_0x13809a020;
L_0x6000021be620 .cmp/eq 3, v0x600002288ab0_0, L_0x13809a068;
L_0x6000021be6c0 .cmp/eq 3, v0x600002288ab0_0, L_0x13809a0b0;
L_0x6000021be760 .concat [ 16 16 0 0], v0x6000022881b0_0, L_0x13809a0f8;
L_0x6000021be800 .cmp/eq 32, L_0x6000021be760, L_0x13809a140;
S_0x1316749e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x131674870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003eae380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003eae3c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000228d680_0 .net *"_ivl_11", 0 0, L_0x6000021bea80;  1 drivers
v0x60000228d710_0 .net *"_ivl_12", 15 0, L_0x6000021beb20;  1 drivers
v0x60000228d7a0_0 .net/s *"_ivl_4", 15 0, L_0x6000021be8a0;  1 drivers
v0x60000228d830_0 .net/s *"_ivl_6", 15 0, L_0x6000021be940;  1 drivers
v0x60000228d8c0_0 .net/s "a_signed", 7 0, v0x60000228da70_0;  1 drivers
v0x60000228d950_0 .net "act_in", 7 0, v0x60000228c480_0;  alias, 1 drivers
v0x60000228d9e0_0 .var "act_out", 7 0;
v0x60000228da70_0 .var "act_reg", 7 0;
v0x60000228db00_0 .net "clear_acc", 0 0, L_0x600003ba7c60;  alias, 1 drivers
v0x60000228db90_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x60000228dc20_0 .net "enable", 0 0, L_0x600003ba4700;  alias, 1 drivers
v0x60000228dcb0_0 .net "load_weight", 0 0, L_0x600003ba7e20;  alias, 1 drivers
v0x60000228dd40_0 .net/s "product", 15 0, L_0x6000021be9e0;  1 drivers
v0x60000228ddd0_0 .net/s "product_ext", 31 0, L_0x6000021bebc0;  1 drivers
v0x60000228de60_0 .net "psum_in", 31 0, v0x600002280900_0;  alias, 1 drivers
v0x60000228def0_0 .var "psum_out", 31 0;
v0x60000228df80_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x60000228e010_0 .net/s "w_signed", 7 0, v0x60000228e130_0;  1 drivers
v0x60000228e0a0_0 .net "weight_in", 7 0, L_0x6000021be580;  alias, 1 drivers
v0x60000228e130_0 .var "weight_reg", 7 0;
L_0x6000021be8a0 .extend/s 16, v0x60000228da70_0;
L_0x6000021be940 .extend/s 16, v0x60000228e130_0;
L_0x6000021be9e0 .arith/mult 16, L_0x6000021be8a0, L_0x6000021be940;
L_0x6000021bea80 .part L_0x6000021be9e0, 15, 1;
LS_0x6000021beb20_0_0 .concat [ 1 1 1 1], L_0x6000021bea80, L_0x6000021bea80, L_0x6000021bea80, L_0x6000021bea80;
LS_0x6000021beb20_0_4 .concat [ 1 1 1 1], L_0x6000021bea80, L_0x6000021bea80, L_0x6000021bea80, L_0x6000021bea80;
LS_0x6000021beb20_0_8 .concat [ 1 1 1 1], L_0x6000021bea80, L_0x6000021bea80, L_0x6000021bea80, L_0x6000021bea80;
LS_0x6000021beb20_0_12 .concat [ 1 1 1 1], L_0x6000021bea80, L_0x6000021bea80, L_0x6000021bea80, L_0x6000021bea80;
L_0x6000021beb20 .concat [ 4 4 4 4], LS_0x6000021beb20_0_0, LS_0x6000021beb20_0_4, LS_0x6000021beb20_0_8, LS_0x6000021beb20_0_12;
L_0x6000021bebc0 .concat [ 16 16 0 0], L_0x6000021be9e0, L_0x6000021beb20;
S_0x131672220 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005e8180 .param/l "row" 1 7 198, +C4<00>;
L_0x600003ba0150 .functor BUFZ 8, v0x600002290990_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x131672390 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005e8200 .param/l "row" 1 7 198, +C4<01>;
L_0x600003ba0000 .functor BUFZ 8, v0x600002290c60_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13166fbd0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005e8280 .param/l "row" 1 7 198, +C4<010>;
L_0x600003ba0070 .functor BUFZ 8, v0x600002290f30_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13166fd40 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005e8300 .param/l "row" 1 7 198, +C4<011>;
L_0x600003ba0e70 .functor BUFZ 8, v0x600002291200_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13166d580 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005e8380 .param/l "col" 1 7 279, +C4<00>;
L_0x600003ba65a0 .functor BUFZ 32, v0x600002290630_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000228ebe0_0 .net *"_ivl_2", 31 0, L_0x600003ba65a0;  1 drivers
S_0x13166d6f0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005e8400 .param/l "col" 1 7 279, +C4<01>;
L_0x600003ba6140 .functor BUFZ 32, v0x600002290750_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000228ec70_0 .net *"_ivl_2", 31 0, L_0x600003ba6140;  1 drivers
S_0x1316a7be0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005e8480 .param/l "col" 1 7 279, +C4<010>;
L_0x600003ba5ce0 .functor BUFZ 32, v0x600002290870_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000228ed00_0 .net *"_ivl_2", 31 0, L_0x600003ba5ce0;  1 drivers
S_0x1316a7d50 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005e8500 .param/l "col" 1 7 279, +C4<011>;
L_0x600003ba5880 .functor BUFZ 32, L_0x600003ba6a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000228ed90_0 .net *"_ivl_2", 31 0, L_0x600003ba5880;  1 drivers
S_0x1316a6530 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005e8580 .param/l "col" 1 7 206, +C4<00>;
S_0x1316a66a0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005e8600 .param/l "col" 1 7 206, +C4<01>;
S_0x131699500 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005e8680 .param/l "col" 1 7 206, +C4<010>;
S_0x131699670 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x13168dce0;
 .timescale 0 0;
P_0x6000005e8700 .param/l "col" 1 7 206, +C4<011>;
S_0x1316999e0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x131694b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x131668c60 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x131668ca0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x131668ce0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x131668d20 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x131668d60 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x131668da0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600003bac690 .functor BUFZ 256, v0x60000228b4e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003bac700 .functor BUFZ 256, v0x6000022f4090_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003bac770 .functor BUFZ 256, v0x60000228ae20_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x60000228a400_0 .var/i "b", 31 0;
v0x60000228a490 .array "bank_addr", 3 0, 7 0;
v0x60000228a520_0 .net "bank_dma", 1 0, L_0x6000021ba8a0;  1 drivers
v0x60000228a5b0_0 .var "bank_dma_d", 1 0;
v0x60000228a640_0 .net "bank_mxu_a", 1 0, L_0x6000021ba6c0;  1 drivers
v0x60000228a6d0_0 .var "bank_mxu_a_d", 1 0;
v0x60000228a760_0 .net "bank_mxu_o", 1 0, L_0x6000021ba760;  1 drivers
v0x60000228a7f0_0 .net "bank_mxu_w", 1 0, L_0x6000021ba620;  1 drivers
v0x60000228a880_0 .var "bank_mxu_w_d", 1 0;
v0x60000228a910 .array "bank_rdata", 3 0;
v0x60000228a910_0 .net v0x60000228a910 0, 255 0, v0x600002289050_0; 1 drivers
v0x60000228a910_1 .net v0x60000228a910 1, 255 0, v0x600002289560_0; 1 drivers
v0x60000228a910_2 .net v0x60000228a910 2, 255 0, v0x600002289a70_0; 1 drivers
v0x60000228a910_3 .net v0x60000228a910 3, 255 0, v0x600002289f80_0; 1 drivers
v0x60000228a9a0_0 .var "bank_re", 3 0;
v0x60000228aa30_0 .net "bank_vpu", 1 0, L_0x6000021ba800;  1 drivers
v0x60000228aac0_0 .var "bank_vpu_d", 1 0;
v0x60000228ab50 .array "bank_wdata", 3 0, 255 0;
v0x60000228abe0_0 .var "bank_we", 3 0;
v0x60000228ac70_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x60000228ad00_0 .net "dma_addr", 19 0, v0x600002294ea0_0;  alias, 1 drivers
v0x60000228ad90_0 .net "dma_rdata", 255 0, L_0x600003bac770;  alias, 1 drivers
v0x60000228ae20_0 .var "dma_rdata_reg", 255 0;
v0x60000228aeb0_0 .net "dma_re", 0 0, L_0x600003bac150;  alias, 1 drivers
v0x60000228af40_0 .net "dma_ready", 0 0, L_0x6000021baee0;  alias, 1 drivers
v0x60000228afd0_0 .net "dma_wdata", 255 0, L_0x600003bac070;  alias, 1 drivers
v0x60000228b060_0 .net "dma_we", 0 0, L_0x600003bac0e0;  alias, 1 drivers
v0x60000228b0f0_0 .var "grant_dma", 3 0;
v0x60000228b180_0 .var "grant_mxu_a", 3 0;
v0x60000228b210_0 .var "grant_mxu_o", 3 0;
v0x60000228b2a0_0 .var "grant_mxu_w", 3 0;
v0x60000228b330_0 .var "grant_vpu", 3 0;
v0x60000228b3c0_0 .net "mxu_a_addr", 19 0, L_0x6000021bf980;  alias, 1 drivers
v0x60000228b450_0 .net "mxu_a_rdata", 255 0, L_0x600003bac690;  alias, 1 drivers
v0x60000228b4e0_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000228b570_0 .net "mxu_a_re", 0 0, L_0x6000021bfa20;  alias, 1 drivers
v0x60000228b600_0 .net "mxu_a_ready", 0 0, L_0x6000021bada0;  alias, 1 drivers
v0x60000228b690_0 .net "mxu_o_addr", 19 0, L_0x6000021bfc00;  alias, 1 drivers
v0x60000228b720_0 .net "mxu_o_ready", 0 0, L_0x6000021bae40;  alias, 1 drivers
v0x60000228b7b0_0 .net "mxu_o_wdata", 255 0, L_0x6000021bfde0;  alias, 1 drivers
v0x60000228b840_0 .net "mxu_o_we", 0 0, L_0x600003bbbe20;  alias, 1 drivers
v0x60000228b8d0_0 .net "mxu_w_addr", 19 0, L_0x6000021bf700;  alias, 1 drivers
v0x60000228b960_0 .net "mxu_w_rdata", 255 0, v0x60000228b9f0_0;  alias, 1 drivers
v0x60000228b9f0_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000228ba80_0 .net "mxu_w_re", 0 0, L_0x6000021bf7a0;  alias, 1 drivers
v0x60000228bb10_0 .net "mxu_w_ready", 0 0, L_0x6000021bac60;  alias, 1 drivers
v0x60000228bba0_0 .var "req_dma", 3 0;
v0x60000228bc30_0 .var "req_mxu_a", 3 0;
v0x60000228bcc0_0 .var "req_mxu_o", 3 0;
v0x60000228bd50_0 .var "req_mxu_w", 3 0;
v0x60000228bde0_0 .var "req_vpu", 3 0;
v0x60000228be70_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x60000228bf00_0 .net "vpu_addr", 19 0, v0x6000022f5680_0;  alias, 1 drivers
v0x6000022f4000_0 .net "vpu_rdata", 255 0, L_0x600003bac700;  alias, 1 drivers
v0x6000022f4090_0 .var "vpu_rdata_reg", 255 0;
v0x6000022f4120_0 .net "vpu_re", 0 0, L_0x600003bba610;  alias, 1 drivers
v0x6000022f41b0_0 .net "vpu_ready", 0 0, L_0x6000021bad00;  alias, 1 drivers
v0x6000022f4240_0 .net "vpu_wdata", 255 0, L_0x600003bba760;  alias, 1 drivers
v0x6000022f42d0_0 .net "vpu_we", 0 0, L_0x600003bba6f0;  alias, 1 drivers
v0x6000022f4360_0 .net "word_dma", 7 0, L_0x6000021babc0;  1 drivers
v0x6000022f43f0_0 .net "word_mxu_a", 7 0, L_0x6000021ba9e0;  1 drivers
v0x6000022f4480_0 .net "word_mxu_o", 7 0, L_0x6000021baa80;  1 drivers
v0x6000022f4510_0 .net "word_mxu_w", 7 0, L_0x6000021ba940;  1 drivers
v0x6000022f45a0_0 .net "word_vpu", 7 0, L_0x6000021bab20;  1 drivers
E_0x6000005e8f00/0 .event anyedge, v0x60000228a880_0, v0x600002289050_0, v0x600002289560_0, v0x600002289a70_0;
E_0x6000005e8f00/1 .event anyedge, v0x600002289f80_0, v0x60000228a6d0_0, v0x60000228aac0_0, v0x60000228a5b0_0;
E_0x6000005e8f00 .event/or E_0x6000005e8f00/0, E_0x6000005e8f00/1;
E_0x6000005e8f80/0 .event anyedge, v0x60000228bd50_0, v0x60000228bc30_0, v0x60000228bcc0_0, v0x60000228bde0_0;
E_0x6000005e8f80/1 .event anyedge, v0x60000228bba0_0, v0x60000228b2a0_0, v0x6000022f4510_0, v0x60000228b180_0;
E_0x6000005e8f80/2 .event anyedge, v0x6000022f43f0_0, v0x60000228b210_0, v0x6000022f4480_0, v0x60000228b7b0_0;
E_0x6000005e8f80/3 .event anyedge, v0x60000228b330_0, v0x6000022f45a0_0, v0x6000022f4240_0, v0x6000022f42d0_0;
E_0x6000005e8f80/4 .event anyedge, v0x6000022f4120_0, v0x60000228b0f0_0, v0x6000022f4360_0, v0x600002295170_0;
E_0x6000005e8f80/5 .event anyedge, v0x600002295290_0, v0x600002294fc0_0;
E_0x6000005e8f80 .event/or E_0x6000005e8f80/0, E_0x6000005e8f80/1, E_0x6000005e8f80/2, E_0x6000005e8f80/3, E_0x6000005e8f80/4, E_0x6000005e8f80/5;
E_0x6000005e8fc0/0 .event anyedge, v0x60000228ba80_0, v0x60000228a7f0_0, v0x60000228b570_0, v0x60000228a640_0;
E_0x6000005e8fc0/1 .event anyedge, v0x60000228b840_0, v0x60000228a760_0, v0x6000022f42d0_0, v0x6000022f4120_0;
E_0x6000005e8fc0/2 .event anyedge, v0x60000228aa30_0, v0x600002295290_0, v0x600002294fc0_0, v0x60000228a520_0;
E_0x6000005e8fc0 .event/or E_0x6000005e8fc0/0, E_0x6000005e8fc0/1, E_0x6000005e8fc0/2;
L_0x6000021ba120 .part v0x60000228abe0_0, 0, 1;
L_0x6000021ba1c0 .part v0x60000228a9a0_0, 0, 1;
L_0x6000021ba260 .part v0x60000228abe0_0, 1, 1;
L_0x6000021ba300 .part v0x60000228a9a0_0, 1, 1;
L_0x6000021ba3a0 .part v0x60000228abe0_0, 2, 1;
L_0x6000021ba440 .part v0x60000228a9a0_0, 2, 1;
L_0x6000021ba4e0 .part v0x60000228abe0_0, 3, 1;
L_0x6000021ba580 .part v0x60000228a9a0_0, 3, 1;
L_0x6000021ba620 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x6000021bf700 (v0x60000228a1c0_0) S_0x13169a2e0;
L_0x6000021ba6c0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x6000021bf980 (v0x60000228a1c0_0) S_0x13169a2e0;
L_0x6000021ba760 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x6000021bfc00 (v0x60000228a1c0_0) S_0x13169a2e0;
L_0x6000021ba800 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, v0x6000022f5680_0 (v0x60000228a1c0_0) S_0x13169a2e0;
L_0x6000021ba8a0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, v0x600002294ea0_0 (v0x60000228a1c0_0) S_0x13169a2e0;
L_0x6000021ba940 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x6000021bf700 (v0x60000228a2e0_0) S_0x13169a450;
L_0x6000021ba9e0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x6000021bf980 (v0x60000228a2e0_0) S_0x13169a450;
L_0x6000021baa80 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x6000021bfc00 (v0x60000228a2e0_0) S_0x13169a450;
L_0x6000021bab20 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, v0x6000022f5680_0 (v0x60000228a2e0_0) S_0x13169a450;
L_0x6000021babc0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, v0x600002294ea0_0 (v0x60000228a2e0_0) S_0x13169a450;
L_0x6000021bac60 .part/v v0x60000228b2a0_0, L_0x6000021ba620, 1;
L_0x6000021bada0 .part/v v0x60000228b180_0, L_0x6000021ba6c0, 1;
L_0x6000021bae40 .part/v v0x60000228b210_0, L_0x6000021ba760, 1;
L_0x6000021bad00 .part/v v0x60000228b330_0, L_0x6000021ba800, 1;
L_0x6000021baee0 .part/v v0x60000228b0f0_0, L_0x6000021ba8a0, 1;
S_0x131669b10 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x1316999e0;
 .timescale 0 0;
P_0x6000005e9000 .param/l "i" 1 9 184, +C4<00>;
S_0x131669c80 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x131669b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003ead880 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003ead8c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000228a490_0 .array/port v0x60000228a490, 0;
v0x600002288e10_0 .net "addr", 7 0, v0x60000228a490_0;  1 drivers
v0x600002288ea0_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x600002288f30_0 .var/i "i", 31 0;
v0x600002288fc0 .array "mem", 255 0, 255 0;
v0x600002289050_0 .var "rdata", 255 0;
v0x6000022890e0_0 .net "re", 0 0, L_0x6000021ba1c0;  1 drivers
v0x60000228ab50_0 .array/port v0x60000228ab50, 0;
v0x600002289170_0 .net "wdata", 255 0, v0x60000228ab50_0;  1 drivers
v0x600002289200_0 .net "we", 0 0, L_0x6000021ba120;  1 drivers
E_0x6000005e9100 .event posedge, v0x6000022943f0_0;
S_0x131669df0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x1316999e0;
 .timescale 0 0;
P_0x6000005e9180 .param/l "i" 1 9 184, +C4<01>;
S_0x131669f60 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x131669df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003eae400 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003eae440 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000228a490_1 .array/port v0x60000228a490, 1;
v0x600002289320_0 .net "addr", 7 0, v0x60000228a490_1;  1 drivers
v0x6000022893b0_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x600002289440_0 .var/i "i", 31 0;
v0x6000022894d0 .array "mem", 255 0, 255 0;
v0x600002289560_0 .var "rdata", 255 0;
v0x6000022895f0_0 .net "re", 0 0, L_0x6000021ba300;  1 drivers
v0x60000228ab50_1 .array/port v0x60000228ab50, 1;
v0x600002289680_0 .net "wdata", 255 0, v0x60000228ab50_1;  1 drivers
v0x600002289710_0 .net "we", 0 0, L_0x6000021ba260;  1 drivers
S_0x13169ff70 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x1316999e0;
 .timescale 0 0;
P_0x6000005e92c0 .param/l "i" 1 9 184, +C4<010>;
S_0x1316a00e0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13169ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003eae480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003eae4c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000228a490_2 .array/port v0x60000228a490, 2;
v0x600002289830_0 .net "addr", 7 0, v0x60000228a490_2;  1 drivers
v0x6000022898c0_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x600002289950_0 .var/i "i", 31 0;
v0x6000022899e0 .array "mem", 255 0, 255 0;
v0x600002289a70_0 .var "rdata", 255 0;
v0x600002289b00_0 .net "re", 0 0, L_0x6000021ba440;  1 drivers
v0x60000228ab50_2 .array/port v0x60000228ab50, 2;
v0x600002289b90_0 .net "wdata", 255 0, v0x60000228ab50_2;  1 drivers
v0x600002289c20_0 .net "we", 0 0, L_0x6000021ba3a0;  1 drivers
S_0x1316a0250 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x1316999e0;
 .timescale 0 0;
P_0x6000005e9400 .param/l "i" 1 9 184, +C4<011>;
S_0x13169a170 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1316a0250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003eae500 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003eae540 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000228a490_3 .array/port v0x60000228a490, 3;
v0x600002289d40_0 .net "addr", 7 0, v0x60000228a490_3;  1 drivers
v0x600002289dd0_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x600002289e60_0 .var/i "i", 31 0;
v0x600002289ef0 .array "mem", 255 0, 255 0;
v0x600002289f80_0 .var "rdata", 255 0;
v0x60000228a010_0 .net "re", 0 0, L_0x6000021ba580;  1 drivers
v0x60000228ab50_3 .array/port v0x60000228ab50, 3;
v0x60000228a0a0_0 .net "wdata", 255 0, v0x60000228ab50_3;  1 drivers
v0x60000228a130_0 .net "we", 0 0, L_0x6000021ba4e0;  1 drivers
S_0x13169a2e0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x1316999e0;
 .timescale 0 0;
v0x60000228a1c0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x13169a2e0
TD_tb_e2e_simple.dut.sram_inst.get_bank ;
    %load/vec4 v0x60000228a1c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x60000228a1c0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x13169a450 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x1316999e0;
 .timescale 0 0;
v0x60000228a2e0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x13169a450
TD_tb_e2e_simple.dut.sram_inst.get_word ;
    %load/vec4 v0x60000228a2e0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x13169a7c0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x131694b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x13180f800 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x13180f840 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x13180f880 .param/l "REDUCE_STAGES" 1 10 181, +C4<00000000000000000000000000000100>;
P_0x13180f8c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x13180f900 .param/l "S_DECODE" 1 10 92, C4<001>;
P_0x13180f940 .param/l "S_DONE" 1 10 97, C4<110>;
P_0x13180f980 .param/l "S_EXECUTE" 1 10 93, C4<010>;
P_0x13180f9c0 .param/l "S_IDLE" 1 10 91, C4<000>;
P_0x13180fa00 .param/l "S_MEM_WAIT" 1 10 94, C4<011>;
P_0x13180fa40 .param/l "S_REDUCE" 1 10 95, C4<100>;
P_0x13180fa80 .param/l "S_WRITEBACK" 1 10 96, C4<101>;
P_0x13180fac0 .param/l "VOP_ADD" 1 10 59, C4<00000001>;
P_0x13180fb00 .param/l "VOP_BCAST" 1 10 73, C4<00110010>;
P_0x13180fb40 .param/l "VOP_GELU" 1 10 64, C4<00010001>;
P_0x13180fb80 .param/l "VOP_LOAD" 1 10 71, C4<00110000>;
P_0x13180fbc0 .param/l "VOP_MADD" 1 10 62, C4<00000100>;
P_0x13180fc00 .param/l "VOP_MAX" 1 10 69, C4<00100001>;
P_0x13180fc40 .param/l "VOP_MIN" 1 10 70, C4<00100010>;
P_0x13180fc80 .param/l "VOP_MOV" 1 10 74, C4<00110011>;
P_0x13180fcc0 .param/l "VOP_MUL" 1 10 61, C4<00000011>;
P_0x13180fd00 .param/l "VOP_RELU" 1 10 63, C4<00010000>;
P_0x13180fd40 .param/l "VOP_SIGMOID" 1 10 66, C4<00010011>;
P_0x13180fd80 .param/l "VOP_SILU" 1 10 65, C4<00010010>;
P_0x13180fdc0 .param/l "VOP_STORE" 1 10 72, C4<00110001>;
P_0x13180fe00 .param/l "VOP_SUB" 1 10 60, C4<00000010>;
P_0x13180fe40 .param/l "VOP_SUM" 1 10 68, C4<00100000>;
P_0x13180fe80 .param/l "VOP_TANH" 1 10 67, C4<00010100>;
P_0x13180fec0 .param/l "VOP_ZERO" 1 10 75, C4<00110100>;
P_0x13180ff00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600003bbb100 .functor BUFZ 256, L_0x6000021b97c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003bbaca0 .functor BUFZ 256, L_0x6000021b9900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003bba840 .functor BUFZ 1, v0x6000022f4f30_0, C4<0>, C4<0>, C4<0>;
L_0x600003bba760 .functor BUFZ 256, v0x6000022f59e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003bba6f0 .functor BUFZ 1, v0x6000022f5b00_0, C4<0>, C4<0>, C4<0>;
L_0x600003bba610 .functor BUFZ 1, v0x6000022f5830_0, C4<0>, C4<0>, C4<0>;
v0x6000022f4630_0 .net *"_ivl_48", 255 0, L_0x6000021b97c0;  1 drivers
v0x6000022f46c0_0 .net *"_ivl_50", 6 0, L_0x6000021b9860;  1 drivers
L_0x13809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000022f4750_0 .net *"_ivl_53", 1 0, L_0x13809a848;  1 drivers
v0x6000022f47e0_0 .net *"_ivl_56", 255 0, L_0x6000021b9900;  1 drivers
v0x6000022f4870_0 .net *"_ivl_58", 6 0, L_0x6000021b99a0;  1 drivers
L_0x13809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000022f4900_0 .net *"_ivl_61", 1 0, L_0x13809a890;  1 drivers
L_0x13809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000022f4990_0 .net/2u *"_ivl_64", 2 0, L_0x13809a8d8;  1 drivers
v0x6000022f4a20_0 .var "addr_reg", 19 0;
v0x6000022f4ab0_0 .var "alu_result", 255 0;
v0x6000022f4b40_0 .net "clk", 0 0, v0x6000022f3450_0;  alias, 1 drivers
v0x6000022f4bd0_0 .net "cmd", 127 0, v0x600002290360_0;  alias, 1 drivers
v0x6000022f4c60_0 .net "cmd_done", 0 0, L_0x600003bba840;  alias, 1 drivers
v0x6000022f4cf0_0 .net "cmd_ready", 0 0, L_0x6000021b9a40;  alias, 1 drivers
v0x6000022f4d80_0 .var "cmd_reg", 127 0;
v0x6000022f4e10_0 .net "cmd_valid", 0 0, L_0x600003ba0690;  alias, 1 drivers
v0x6000022f4ea0_0 .net "count", 15 0, L_0x6000021b9720;  1 drivers
v0x6000022f4f30_0 .var "done_reg", 0 0;
v0x6000022f4fc0_0 .var "elem_count", 15 0;
v0x6000022f5050_0 .net "imm", 15 0, L_0x6000021b95e0;  1 drivers
v0x6000022f50e0_0 .var/i "lane", 31 0;
v0x6000022f5170 .array "lane_a", 15 0;
v0x6000022f5170_0 .net v0x6000022f5170 0, 15 0, L_0x6000021bff20; 1 drivers
v0x6000022f5170_1 .net v0x6000022f5170 1, 15 0, L_0x6000021b8000; 1 drivers
v0x6000022f5170_2 .net v0x6000022f5170 2, 15 0, L_0x6000021b8140; 1 drivers
v0x6000022f5170_3 .net v0x6000022f5170 3, 15 0, L_0x6000021b8280; 1 drivers
v0x6000022f5170_4 .net v0x6000022f5170 4, 15 0, L_0x6000021b83c0; 1 drivers
v0x6000022f5170_5 .net v0x6000022f5170 5, 15 0, L_0x6000021b8500; 1 drivers
v0x6000022f5170_6 .net v0x6000022f5170 6, 15 0, L_0x6000021b8640; 1 drivers
v0x6000022f5170_7 .net v0x6000022f5170 7, 15 0, L_0x6000021b8780; 1 drivers
v0x6000022f5170_8 .net v0x6000022f5170 8, 15 0, L_0x6000021b88c0; 1 drivers
v0x6000022f5170_9 .net v0x6000022f5170 9, 15 0, L_0x6000021b8a00; 1 drivers
v0x6000022f5170_10 .net v0x6000022f5170 10, 15 0, L_0x6000021b8be0; 1 drivers
v0x6000022f5170_11 .net v0x6000022f5170 11, 15 0, L_0x6000021b8c80; 1 drivers
v0x6000022f5170_12 .net v0x6000022f5170 12, 15 0, L_0x6000021b8dc0; 1 drivers
v0x6000022f5170_13 .net v0x6000022f5170 13, 15 0, L_0x6000021b8f00; 1 drivers
v0x6000022f5170_14 .net v0x6000022f5170 14, 15 0, L_0x6000021b9040; 1 drivers
v0x6000022f5170_15 .net v0x6000022f5170 15, 15 0, L_0x6000021b9180; 1 drivers
v0x6000022f5200 .array "lane_b", 15 0;
v0x6000022f5200_0 .net v0x6000022f5200 0, 15 0, L_0x6000021b4640; 1 drivers
v0x6000022f5200_1 .net v0x6000022f5200 1, 15 0, L_0x6000021b80a0; 1 drivers
v0x6000022f5200_2 .net v0x6000022f5200 2, 15 0, L_0x6000021b81e0; 1 drivers
v0x6000022f5200_3 .net v0x6000022f5200 3, 15 0, L_0x6000021b8320; 1 drivers
v0x6000022f5200_4 .net v0x6000022f5200 4, 15 0, L_0x6000021b8460; 1 drivers
v0x6000022f5200_5 .net v0x6000022f5200 5, 15 0, L_0x6000021b85a0; 1 drivers
v0x6000022f5200_6 .net v0x6000022f5200 6, 15 0, L_0x6000021b86e0; 1 drivers
v0x6000022f5200_7 .net v0x6000022f5200 7, 15 0, L_0x6000021b8820; 1 drivers
v0x6000022f5200_8 .net v0x6000022f5200 8, 15 0, L_0x6000021b8960; 1 drivers
v0x6000022f5200_9 .net v0x6000022f5200 9, 15 0, L_0x6000021b8b40; 1 drivers
v0x6000022f5200_10 .net v0x6000022f5200 10, 15 0, L_0x6000021b8aa0; 1 drivers
v0x6000022f5200_11 .net v0x6000022f5200 11, 15 0, L_0x6000021b8d20; 1 drivers
v0x6000022f5200_12 .net v0x6000022f5200 12, 15 0, L_0x6000021b8e60; 1 drivers
v0x6000022f5200_13 .net v0x6000022f5200 13, 15 0, L_0x6000021b8fa0; 1 drivers
v0x6000022f5200_14 .net v0x6000022f5200 14, 15 0, L_0x6000021b90e0; 1 drivers
v0x6000022f5200_15 .net v0x6000022f5200 15, 15 0, L_0x6000021b9220; 1 drivers
v0x6000022f5290 .array "lane_result", 15 0, 15 0;
v0x6000022f5320_0 .net "mem_addr", 19 0, L_0x6000021b9680;  1 drivers
v0x6000022f53b0_0 .net "opcode", 7 0, L_0x6000021b92c0;  1 drivers
v0x6000022f5440_0 .var "reduce_result", 15 0;
v0x6000022f54d0 .array "reduce_tree", 79 0, 15 0;
v0x6000022f5560_0 .net "rst_n", 0 0, v0x6000022f3d50_0;  alias, 1 drivers
v0x6000022f55f0_0 .net "sram_addr", 19 0, v0x6000022f5680_0;  alias, 1 drivers
v0x6000022f5680_0 .var "sram_addr_reg", 19 0;
v0x6000022f5710_0 .net "sram_rdata", 255 0, L_0x600003bac700;  alias, 1 drivers
v0x6000022f57a0_0 .net "sram_re", 0 0, L_0x600003bba610;  alias, 1 drivers
v0x6000022f5830_0 .var "sram_re_reg", 0 0;
v0x6000022f58c0_0 .net "sram_ready", 0 0, L_0x6000021bad00;  alias, 1 drivers
v0x6000022f5950_0 .net "sram_wdata", 255 0, L_0x600003bba760;  alias, 1 drivers
v0x6000022f59e0_0 .var "sram_wdata_reg", 255 0;
v0x6000022f5a70_0 .net "sram_we", 0 0, L_0x600003bba6f0;  alias, 1 drivers
v0x6000022f5b00_0 .var "sram_we_reg", 0 0;
v0x6000022f5b90_0 .var/i "stage", 31 0;
v0x6000022f5c20_0 .var "state", 2 0;
v0x6000022f5cb0_0 .net "subop", 7 0, L_0x6000021b9360;  1 drivers
v0x6000022f5d40_0 .net "vd", 4 0, L_0x6000021b9400;  1 drivers
v0x6000022f5dd0 .array "vrf", 31 0, 255 0;
v0x6000022f5e60_0 .net "vs1", 4 0, L_0x6000021b94a0;  1 drivers
v0x6000022f5ef0_0 .net "vs1_data", 255 0, L_0x600003bbb100;  1 drivers
v0x6000022f5f80_0 .net "vs2", 4 0, L_0x6000021b9540;  1 drivers
v0x6000022f6010_0 .net "vs2_data", 255 0, L_0x600003bbaca0;  1 drivers
E_0x6000005e9d00/0 .event anyedge, v0x6000022f5170_0, v0x6000022f5170_1, v0x6000022f5170_2, v0x6000022f5170_3;
E_0x6000005e9d00/1 .event anyedge, v0x6000022f5170_4, v0x6000022f5170_5, v0x6000022f5170_6, v0x6000022f5170_7;
E_0x6000005e9d00/2 .event anyedge, v0x6000022f5170_8, v0x6000022f5170_9, v0x6000022f5170_10, v0x6000022f5170_11;
E_0x6000005e9d00/3 .event anyedge, v0x6000022f5170_12, v0x6000022f5170_13, v0x6000022f5170_14, v0x6000022f5170_15;
v0x6000022f54d0_0 .array/port v0x6000022f54d0, 0;
v0x6000022f54d0_1 .array/port v0x6000022f54d0, 1;
v0x6000022f54d0_2 .array/port v0x6000022f54d0, 2;
E_0x6000005e9d00/4 .event anyedge, v0x6000022f5cb0_0, v0x6000022f54d0_0, v0x6000022f54d0_1, v0x6000022f54d0_2;
v0x6000022f54d0_3 .array/port v0x6000022f54d0, 3;
v0x6000022f54d0_4 .array/port v0x6000022f54d0, 4;
v0x6000022f54d0_5 .array/port v0x6000022f54d0, 5;
v0x6000022f54d0_6 .array/port v0x6000022f54d0, 6;
E_0x6000005e9d00/5 .event anyedge, v0x6000022f54d0_3, v0x6000022f54d0_4, v0x6000022f54d0_5, v0x6000022f54d0_6;
v0x6000022f54d0_7 .array/port v0x6000022f54d0, 7;
v0x6000022f54d0_8 .array/port v0x6000022f54d0, 8;
v0x6000022f54d0_9 .array/port v0x6000022f54d0, 9;
v0x6000022f54d0_10 .array/port v0x6000022f54d0, 10;
E_0x6000005e9d00/6 .event anyedge, v0x6000022f54d0_7, v0x6000022f54d0_8, v0x6000022f54d0_9, v0x6000022f54d0_10;
v0x6000022f54d0_11 .array/port v0x6000022f54d0, 11;
v0x6000022f54d0_12 .array/port v0x6000022f54d0, 12;
v0x6000022f54d0_13 .array/port v0x6000022f54d0, 13;
v0x6000022f54d0_14 .array/port v0x6000022f54d0, 14;
E_0x6000005e9d00/7 .event anyedge, v0x6000022f54d0_11, v0x6000022f54d0_12, v0x6000022f54d0_13, v0x6000022f54d0_14;
v0x6000022f54d0_15 .array/port v0x6000022f54d0, 15;
v0x6000022f54d0_16 .array/port v0x6000022f54d0, 16;
v0x6000022f54d0_17 .array/port v0x6000022f54d0, 17;
v0x6000022f54d0_18 .array/port v0x6000022f54d0, 18;
E_0x6000005e9d00/8 .event anyedge, v0x6000022f54d0_15, v0x6000022f54d0_16, v0x6000022f54d0_17, v0x6000022f54d0_18;
v0x6000022f54d0_19 .array/port v0x6000022f54d0, 19;
v0x6000022f54d0_20 .array/port v0x6000022f54d0, 20;
v0x6000022f54d0_21 .array/port v0x6000022f54d0, 21;
v0x6000022f54d0_22 .array/port v0x6000022f54d0, 22;
E_0x6000005e9d00/9 .event anyedge, v0x6000022f54d0_19, v0x6000022f54d0_20, v0x6000022f54d0_21, v0x6000022f54d0_22;
v0x6000022f54d0_23 .array/port v0x6000022f54d0, 23;
v0x6000022f54d0_24 .array/port v0x6000022f54d0, 24;
v0x6000022f54d0_25 .array/port v0x6000022f54d0, 25;
v0x6000022f54d0_26 .array/port v0x6000022f54d0, 26;
E_0x6000005e9d00/10 .event anyedge, v0x6000022f54d0_23, v0x6000022f54d0_24, v0x6000022f54d0_25, v0x6000022f54d0_26;
v0x6000022f54d0_27 .array/port v0x6000022f54d0, 27;
v0x6000022f54d0_28 .array/port v0x6000022f54d0, 28;
v0x6000022f54d0_29 .array/port v0x6000022f54d0, 29;
v0x6000022f54d0_30 .array/port v0x6000022f54d0, 30;
E_0x6000005e9d00/11 .event anyedge, v0x6000022f54d0_27, v0x6000022f54d0_28, v0x6000022f54d0_29, v0x6000022f54d0_30;
v0x6000022f54d0_31 .array/port v0x6000022f54d0, 31;
v0x6000022f54d0_32 .array/port v0x6000022f54d0, 32;
v0x6000022f54d0_33 .array/port v0x6000022f54d0, 33;
v0x6000022f54d0_34 .array/port v0x6000022f54d0, 34;
E_0x6000005e9d00/12 .event anyedge, v0x6000022f54d0_31, v0x6000022f54d0_32, v0x6000022f54d0_33, v0x6000022f54d0_34;
v0x6000022f54d0_35 .array/port v0x6000022f54d0, 35;
v0x6000022f54d0_36 .array/port v0x6000022f54d0, 36;
v0x6000022f54d0_37 .array/port v0x6000022f54d0, 37;
v0x6000022f54d0_38 .array/port v0x6000022f54d0, 38;
E_0x6000005e9d00/13 .event anyedge, v0x6000022f54d0_35, v0x6000022f54d0_36, v0x6000022f54d0_37, v0x6000022f54d0_38;
v0x6000022f54d0_39 .array/port v0x6000022f54d0, 39;
v0x6000022f54d0_40 .array/port v0x6000022f54d0, 40;
v0x6000022f54d0_41 .array/port v0x6000022f54d0, 41;
v0x6000022f54d0_42 .array/port v0x6000022f54d0, 42;
E_0x6000005e9d00/14 .event anyedge, v0x6000022f54d0_39, v0x6000022f54d0_40, v0x6000022f54d0_41, v0x6000022f54d0_42;
v0x6000022f54d0_43 .array/port v0x6000022f54d0, 43;
v0x6000022f54d0_44 .array/port v0x6000022f54d0, 44;
v0x6000022f54d0_45 .array/port v0x6000022f54d0, 45;
v0x6000022f54d0_46 .array/port v0x6000022f54d0, 46;
E_0x6000005e9d00/15 .event anyedge, v0x6000022f54d0_43, v0x6000022f54d0_44, v0x6000022f54d0_45, v0x6000022f54d0_46;
v0x6000022f54d0_47 .array/port v0x6000022f54d0, 47;
v0x6000022f54d0_48 .array/port v0x6000022f54d0, 48;
v0x6000022f54d0_49 .array/port v0x6000022f54d0, 49;
v0x6000022f54d0_50 .array/port v0x6000022f54d0, 50;
E_0x6000005e9d00/16 .event anyedge, v0x6000022f54d0_47, v0x6000022f54d0_48, v0x6000022f54d0_49, v0x6000022f54d0_50;
v0x6000022f54d0_51 .array/port v0x6000022f54d0, 51;
v0x6000022f54d0_52 .array/port v0x6000022f54d0, 52;
v0x6000022f54d0_53 .array/port v0x6000022f54d0, 53;
v0x6000022f54d0_54 .array/port v0x6000022f54d0, 54;
E_0x6000005e9d00/17 .event anyedge, v0x6000022f54d0_51, v0x6000022f54d0_52, v0x6000022f54d0_53, v0x6000022f54d0_54;
v0x6000022f54d0_55 .array/port v0x6000022f54d0, 55;
v0x6000022f54d0_56 .array/port v0x6000022f54d0, 56;
v0x6000022f54d0_57 .array/port v0x6000022f54d0, 57;
v0x6000022f54d0_58 .array/port v0x6000022f54d0, 58;
E_0x6000005e9d00/18 .event anyedge, v0x6000022f54d0_55, v0x6000022f54d0_56, v0x6000022f54d0_57, v0x6000022f54d0_58;
v0x6000022f54d0_59 .array/port v0x6000022f54d0, 59;
v0x6000022f54d0_60 .array/port v0x6000022f54d0, 60;
v0x6000022f54d0_61 .array/port v0x6000022f54d0, 61;
v0x6000022f54d0_62 .array/port v0x6000022f54d0, 62;
E_0x6000005e9d00/19 .event anyedge, v0x6000022f54d0_59, v0x6000022f54d0_60, v0x6000022f54d0_61, v0x6000022f54d0_62;
v0x6000022f54d0_63 .array/port v0x6000022f54d0, 63;
v0x6000022f54d0_64 .array/port v0x6000022f54d0, 64;
v0x6000022f54d0_65 .array/port v0x6000022f54d0, 65;
v0x6000022f54d0_66 .array/port v0x6000022f54d0, 66;
E_0x6000005e9d00/20 .event anyedge, v0x6000022f54d0_63, v0x6000022f54d0_64, v0x6000022f54d0_65, v0x6000022f54d0_66;
v0x6000022f54d0_67 .array/port v0x6000022f54d0, 67;
v0x6000022f54d0_68 .array/port v0x6000022f54d0, 68;
v0x6000022f54d0_69 .array/port v0x6000022f54d0, 69;
v0x6000022f54d0_70 .array/port v0x6000022f54d0, 70;
E_0x6000005e9d00/21 .event anyedge, v0x6000022f54d0_67, v0x6000022f54d0_68, v0x6000022f54d0_69, v0x6000022f54d0_70;
v0x6000022f54d0_71 .array/port v0x6000022f54d0, 71;
v0x6000022f54d0_72 .array/port v0x6000022f54d0, 72;
v0x6000022f54d0_73 .array/port v0x6000022f54d0, 73;
v0x6000022f54d0_74 .array/port v0x6000022f54d0, 74;
E_0x6000005e9d00/22 .event anyedge, v0x6000022f54d0_71, v0x6000022f54d0_72, v0x6000022f54d0_73, v0x6000022f54d0_74;
v0x6000022f54d0_75 .array/port v0x6000022f54d0, 75;
v0x6000022f54d0_76 .array/port v0x6000022f54d0, 76;
v0x6000022f54d0_77 .array/port v0x6000022f54d0, 77;
v0x6000022f54d0_78 .array/port v0x6000022f54d0, 78;
E_0x6000005e9d00/23 .event anyedge, v0x6000022f54d0_75, v0x6000022f54d0_76, v0x6000022f54d0_77, v0x6000022f54d0_78;
v0x6000022f54d0_79 .array/port v0x6000022f54d0, 79;
E_0x6000005e9d00/24 .event anyedge, v0x6000022f54d0_79;
E_0x6000005e9d00 .event/or E_0x6000005e9d00/0, E_0x6000005e9d00/1, E_0x6000005e9d00/2, E_0x6000005e9d00/3, E_0x6000005e9d00/4, E_0x6000005e9d00/5, E_0x6000005e9d00/6, E_0x6000005e9d00/7, E_0x6000005e9d00/8, E_0x6000005e9d00/9, E_0x6000005e9d00/10, E_0x6000005e9d00/11, E_0x6000005e9d00/12, E_0x6000005e9d00/13, E_0x6000005e9d00/14, E_0x6000005e9d00/15, E_0x6000005e9d00/16, E_0x6000005e9d00/17, E_0x6000005e9d00/18, E_0x6000005e9d00/19, E_0x6000005e9d00/20, E_0x6000005e9d00/21, E_0x6000005e9d00/22, E_0x6000005e9d00/23, E_0x6000005e9d00/24;
L_0x6000021bff20 .part L_0x600003bbb100, 0, 16;
L_0x6000021b4640 .part L_0x600003bbaca0, 0, 16;
L_0x6000021b8000 .part L_0x600003bbb100, 16, 16;
L_0x6000021b80a0 .part L_0x600003bbaca0, 16, 16;
L_0x6000021b8140 .part L_0x600003bbb100, 32, 16;
L_0x6000021b81e0 .part L_0x600003bbaca0, 32, 16;
L_0x6000021b8280 .part L_0x600003bbb100, 48, 16;
L_0x6000021b8320 .part L_0x600003bbaca0, 48, 16;
L_0x6000021b83c0 .part L_0x600003bbb100, 64, 16;
L_0x6000021b8460 .part L_0x600003bbaca0, 64, 16;
L_0x6000021b8500 .part L_0x600003bbb100, 80, 16;
L_0x6000021b85a0 .part L_0x600003bbaca0, 80, 16;
L_0x6000021b8640 .part L_0x600003bbb100, 96, 16;
L_0x6000021b86e0 .part L_0x600003bbaca0, 96, 16;
L_0x6000021b8780 .part L_0x600003bbb100, 112, 16;
L_0x6000021b8820 .part L_0x600003bbaca0, 112, 16;
L_0x6000021b88c0 .part L_0x600003bbb100, 128, 16;
L_0x6000021b8960 .part L_0x600003bbaca0, 128, 16;
L_0x6000021b8a00 .part L_0x600003bbb100, 144, 16;
L_0x6000021b8b40 .part L_0x600003bbaca0, 144, 16;
L_0x6000021b8be0 .part L_0x600003bbb100, 160, 16;
L_0x6000021b8aa0 .part L_0x600003bbaca0, 160, 16;
L_0x6000021b8c80 .part L_0x600003bbb100, 176, 16;
L_0x6000021b8d20 .part L_0x600003bbaca0, 176, 16;
L_0x6000021b8dc0 .part L_0x600003bbb100, 192, 16;
L_0x6000021b8e60 .part L_0x600003bbaca0, 192, 16;
L_0x6000021b8f00 .part L_0x600003bbb100, 208, 16;
L_0x6000021b8fa0 .part L_0x600003bbaca0, 208, 16;
L_0x6000021b9040 .part L_0x600003bbb100, 224, 16;
L_0x6000021b90e0 .part L_0x600003bbaca0, 224, 16;
L_0x6000021b9180 .part L_0x600003bbb100, 240, 16;
L_0x6000021b9220 .part L_0x600003bbaca0, 240, 16;
L_0x6000021b92c0 .part v0x600002290360_0, 120, 8;
L_0x6000021b9360 .part v0x600002290360_0, 112, 8;
L_0x6000021b9400 .part v0x600002290360_0, 112, 5;
L_0x6000021b94a0 .part v0x600002290360_0, 107, 5;
L_0x6000021b9540 .part v0x600002290360_0, 102, 5;
L_0x6000021b95e0 .part v0x600002290360_0, 32, 16;
L_0x6000021b9680 .part v0x600002290360_0, 76, 20;
L_0x6000021b9720 .part v0x600002290360_0, 48, 16;
L_0x6000021b97c0 .array/port v0x6000022f5dd0, L_0x6000021b9860;
L_0x6000021b9860 .concat [ 5 2 0 0], L_0x6000021b94a0, L_0x13809a848;
L_0x6000021b9900 .array/port v0x6000022f5dd0, L_0x6000021b99a0;
L_0x6000021b99a0 .concat [ 5 2 0 0], L_0x6000021b9540, L_0x13809a890;
L_0x6000021b9a40 .cmp/eq 3, v0x6000022f5c20_0, L_0x13809a8d8;
S_0x13169ac40 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 117, 10 117 0, S_0x13169a7c0;
 .timescale 0 0;
P_0x6000005e9d40 .param/l "i" 1 10 117, +C4<00>;
v0x6000022f5290_0 .array/port v0x6000022f5290, 0;
v0x6000022f5290_1 .array/port v0x6000022f5290, 1;
v0x6000022f5290_2 .array/port v0x6000022f5290, 2;
v0x6000022f5290_3 .array/port v0x6000022f5290, 3;
E_0x6000005e9dc0/0 .event anyedge, v0x6000022f5290_0, v0x6000022f5290_1, v0x6000022f5290_2, v0x6000022f5290_3;
v0x6000022f5290_4 .array/port v0x6000022f5290, 4;
v0x6000022f5290_5 .array/port v0x6000022f5290, 5;
v0x6000022f5290_6 .array/port v0x6000022f5290, 6;
v0x6000022f5290_7 .array/port v0x6000022f5290, 7;
E_0x6000005e9dc0/1 .event anyedge, v0x6000022f5290_4, v0x6000022f5290_5, v0x6000022f5290_6, v0x6000022f5290_7;
v0x6000022f5290_8 .array/port v0x6000022f5290, 8;
v0x6000022f5290_9 .array/port v0x6000022f5290, 9;
v0x6000022f5290_10 .array/port v0x6000022f5290, 10;
v0x6000022f5290_11 .array/port v0x6000022f5290, 11;
E_0x6000005e9dc0/2 .event anyedge, v0x6000022f5290_8, v0x6000022f5290_9, v0x6000022f5290_10, v0x6000022f5290_11;
v0x6000022f5290_12 .array/port v0x6000022f5290, 12;
v0x6000022f5290_13 .array/port v0x6000022f5290, 13;
v0x6000022f5290_14 .array/port v0x6000022f5290, 14;
v0x6000022f5290_15 .array/port v0x6000022f5290, 15;
E_0x6000005e9dc0/3 .event anyedge, v0x6000022f5290_12, v0x6000022f5290_13, v0x6000022f5290_14, v0x6000022f5290_15;
E_0x6000005e9dc0 .event/or E_0x6000005e9dc0/0, E_0x6000005e9dc0/1, E_0x6000005e9dc0/2, E_0x6000005e9dc0/3;
E_0x6000005e9e00/0 .event anyedge, v0x6000022f5cb0_0, v0x6000022f5170_0, v0x6000022f5170_1, v0x6000022f5170_2;
E_0x6000005e9e00/1 .event anyedge, v0x6000022f5170_3, v0x6000022f5170_4, v0x6000022f5170_5, v0x6000022f5170_6;
E_0x6000005e9e00/2 .event anyedge, v0x6000022f5170_7, v0x6000022f5170_8, v0x6000022f5170_9, v0x6000022f5170_10;
E_0x6000005e9e00/3 .event anyedge, v0x6000022f5170_11, v0x6000022f5170_12, v0x6000022f5170_13, v0x6000022f5170_14;
E_0x6000005e9e00/4 .event anyedge, v0x6000022f5170_15, v0x6000022f5200_0, v0x6000022f5200_1, v0x6000022f5200_2;
E_0x6000005e9e00/5 .event anyedge, v0x6000022f5200_3, v0x6000022f5200_4, v0x6000022f5200_5, v0x6000022f5200_6;
E_0x6000005e9e00/6 .event anyedge, v0x6000022f5200_7, v0x6000022f5200_8, v0x6000022f5200_9, v0x6000022f5200_10;
E_0x6000005e9e00/7 .event anyedge, v0x6000022f5200_11, v0x6000022f5200_12, v0x6000022f5200_13, v0x6000022f5200_14;
E_0x6000005e9e00/8 .event anyedge, v0x6000022f5200_15, v0x6000022f5050_0;
E_0x6000005e9e00 .event/or E_0x6000005e9e00/0, E_0x6000005e9e00/1, E_0x6000005e9e00/2, E_0x6000005e9e00/3, E_0x6000005e9e00/4, E_0x6000005e9e00/5, E_0x6000005e9e00/6, E_0x6000005e9e00/7, E_0x6000005e9e00/8;
S_0x13169adb0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 117, 10 117 0, S_0x13169a7c0;
 .timescale 0 0;
P_0x6000005e9e40 .param/l "i" 1 10 117, +C4<01>;
S_0x13169af20 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 117, 10 117 0, S_0x13169a7c0;
 .timescale 0 0;
P_0x6000005e9ec0 .param/l "i" 1 10 117, +C4<010>;
S_0x13169b090 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 117, 10 117 0, S_0x13169a7c0;
 .timescale 0 0;
P_0x6000005e9f40 .param/l "i" 1 10 117, +C4<011>;
S_0x13169b200 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 117, 10 117 0, S_0x13169a7c0;
 .timescale 0 0;
P_0x6000005ea000 .param/l "i" 1 10 117, +C4<0100>;
S_0x13169b370 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 117, 10 117 0, S_0x13169a7c0;
 .timescale 0 0;
P_0x6000005ea080 .param/l "i" 1 10 117, +C4<0101>;
S_0x13169b4e0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 117, 10 117 0, S_0x13169a7c0;
 .timescale 0 0;
P_0x6000005ea100 .param/l "i" 1 10 117, +C4<0110>;
S_0x13169b650 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 117, 10 117 0, S_0x13169a7c0;
 .timescale 0 0;
P_0x6000005ea180 .param/l "i" 1 10 117, +C4<0111>;
S_0x13169b7c0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 117, 10 117 0, S_0x13169a7c0;
 .timescale 0 0;
P_0x6000005e9fc0 .param/l "i" 1 10 117, +C4<01000>;
S_0x13169b930 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 117, 10 117 0, S_0x13169a7c0;
 .timescale 0 0;
P_0x6000005ea240 .param/l "i" 1 10 117, +C4<01001>;
S_0x13169baa0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 117, 10 117 0, S_0x13169a7c0;
 .timescale 0 0;
P_0x6000005ea2c0 .param/l "i" 1 10 117, +C4<01010>;
S_0x13169bc10 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 117, 10 117 0, S_0x13169a7c0;
 .timescale 0 0;
P_0x6000005ea340 .param/l "i" 1 10 117, +C4<01011>;
S_0x13169bd80 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 117, 10 117 0, S_0x13169a7c0;
 .timescale 0 0;
P_0x6000005ea3c0 .param/l "i" 1 10 117, +C4<01100>;
S_0x13169bef0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 117, 10 117 0, S_0x13169a7c0;
 .timescale 0 0;
P_0x6000005ea440 .param/l "i" 1 10 117, +C4<01101>;
S_0x13169c060 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 117, 10 117 0, S_0x13169a7c0;
 .timescale 0 0;
P_0x6000005ea4c0 .param/l "i" 1 10 117, +C4<01110>;
S_0x13169c1d0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 117, 10 117 0, S_0x13169a7c0;
 .timescale 0 0;
P_0x6000005ea540 .param/l "i" 1 10 117, +C4<01111>;
    .scope S_0x13166a4a0;
T_2 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x600002297cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002297ba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002297c30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002297b10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000022977b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002297ba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600002297ba0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002297ba0_0, 0;
T_2.2 ;
    %load/vec4 v0x6000022903f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002297c30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600002297c30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002297c30_0, 0;
T_2.5 ;
    %load/vec4 v0x600002296ac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002297b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600002297b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002297b10_0, 0;
T_2.8 ;
    %load/vec4 v0x600002297960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600002297840_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600002297ba0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002297ba0_0, 0;
T_2.11 ;
    %load/vec4 v0x6000022905a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600002290480_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600002297c30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002297c30_0, 0;
T_2.14 ;
    %load/vec4 v0x600002296c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600002296b50_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600002297b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002297b10_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13166a4a0;
T_3 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x600002297cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002297a80_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002297330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000022974e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002297060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002297210_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002297720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002297960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002290360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022905a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002296a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002296c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002296d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002296eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022901b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022967f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002296880_0, 0;
    %fork t_1, S_0x131690330;
    %jmp t_0;
    .scope S_0x131690330;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002295560_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600002295560_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002295560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002297570, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002295560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002297450, 0, 4;
    %load/vec4 v0x600002295560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002295560_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x13166a4a0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600002297960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600002297840_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002297960_0, 0;
T_3.4 ;
    %load/vec4 v0x6000022905a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600002290480_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022905a0_0, 0;
T_3.7 ;
    %load/vec4 v0x600002296c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600002296b50_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002296c70_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002296d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002297210_0, 0;
    %load/vec4 v0x600002297e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600002297d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600002297de0_0;
    %assign/vec4 v0x600002297a80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000022974e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002296eb0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600002297a80_0;
    %assign/vec4 v0x600002297060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002297210_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x6000022972a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x6000022970f0_0;
    %assign/vec4 v0x600002297330_0, 0;
    %load/vec4 v0x6000022970f0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000022967f0_0, 0;
    %load/vec4 v0x6000022970f0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600002296880_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000022967f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002296eb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600002297a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002297a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000022974e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600002297a80_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000022974e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002297570, 0, 4;
    %load/vec4 v0x600002297330_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000022974e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002297450, 0, 4;
    %load/vec4 v0x6000022974e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000022974e0_0, 0;
    %load/vec4 v0x600002297a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002297a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002296eb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000022974e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000022974e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002297450, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000022974e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002297450, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000022974e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002297450, 0, 4;
    %load/vec4 v0x6000022974e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002297570, 4;
    %assign/vec4 v0x600002297a80_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000022974e0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000022974e0_0, 0;
    %load/vec4 v0x600002297a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002297a80_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002296eb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022901b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600002296640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002296d90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600002296640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000022967f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600002297a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002297a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600002297330_0;
    %assign/vec4 v0x600002297720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002297960_0, 0;
    %load/vec4 v0x600002297840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600002297a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002297a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600002297330_0;
    %assign/vec4 v0x600002290360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022905a0_0, 0;
    %load/vec4 v0x600002290480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600002297a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002297a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600002297330_0;
    %assign/vec4 v0x600002296a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002296c70_0, 0;
    %load/vec4 v0x600002296b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600002297a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002297a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600002296880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600002297a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002297a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600002297600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600002297a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002297a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600002290240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600002297a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002297a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600002296910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600002297a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002297a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600002296640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600002297a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002297a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600002290000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022901b0_0, 0;
    %load/vec4 v0x600002297a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002297a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600002297d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600002297de0_0;
    %assign/vec4 v0x600002297a80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000022974e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002296d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600002297d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002296eb0_0, 0;
    %load/vec4 v0x600002297de0_0;
    %assign/vec4 v0x600002297a80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000022974e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002297e70_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x131671120;
T_4 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x6000022887e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002290990_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002288870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002288900, 4;
    %assign/vec4 v0x600002290990_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13166c480;
T_5 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x6000022887e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002290bd0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600002290bd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002290bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002290b40, 0, 4;
    %load/vec4 v0x600002290bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002290bd0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002290c60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002288870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002288900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002290b40, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002290bd0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600002290bd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600002290bd0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002290b40, 4;
    %ix/getv/s 3, v0x600002290bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002290b40, 0, 4;
    %load/vec4 v0x600002290bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002290bd0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002290b40, 4;
    %assign/vec4 v0x600002290c60_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13161d0d0;
T_6 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x6000022887e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002290ea0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600002290ea0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002290ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002290e10, 0, 4;
    %load/vec4 v0x600002290ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002290ea0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002290f30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002288870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002288900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002290e10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002290ea0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600002290ea0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600002290ea0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002290e10, 4;
    %ix/getv/s 3, v0x600002290ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002290e10, 0, 4;
    %load/vec4 v0x600002290ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002290ea0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002290e10, 4;
    %assign/vec4 v0x600002290f30_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x131620ad0;
T_7 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x6000022887e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002291170_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600002291170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002291170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022910e0, 0, 4;
    %load/vec4 v0x600002291170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002291170_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002291200_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002288870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002288900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022910e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002291170_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600002291170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600002291170_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000022910e0, 4;
    %ix/getv/s 3, v0x600002291170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022910e0, 0, 4;
    %load/vec4 v0x600002291170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002291170_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022910e0, 4;
    %assign/vec4 v0x600002291200_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x131619e40;
T_8 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x600002291cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002291e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022917a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002291710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002291c20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000022919e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600002291dd0_0;
    %assign/vec4 v0x600002291e60_0, 0;
T_8.2 ;
    %load/vec4 v0x600002291950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600002291680_0;
    %assign/vec4 v0x6000022917a0_0, 0;
    %load/vec4 v0x6000022917a0_0;
    %assign/vec4 v0x600002291710_0, 0;
    %load/vec4 v0x600002291830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600002291b00_0;
    %assign/vec4 v0x600002291c20_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600002291b90_0;
    %load/vec4 v0x600002291b00_0;
    %add;
    %assign/vec4 v0x600002291c20_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13161c2a0;
T_9 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x600002293210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022933c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002292d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002292c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002293180_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600002292f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600002293330_0;
    %assign/vec4 v0x6000022933c0_0, 0;
T_9.2 ;
    %load/vec4 v0x600002292eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600002292be0_0;
    %assign/vec4 v0x600002292d00_0, 0;
    %load/vec4 v0x600002292d00_0;
    %assign/vec4 v0x600002292c70_0, 0;
    %load/vec4 v0x600002292d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600002293060_0;
    %assign/vec4 v0x600002293180_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x6000022930f0_0;
    %load/vec4 v0x600002293060_0;
    %add;
    %assign/vec4 v0x600002293180_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13160ff40;
T_10 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x60000229c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000229c990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000229c2d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000229c240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000229c750_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x60000229c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x60000229c900_0;
    %assign/vec4 v0x60000229c990_0, 0;
T_10.2 ;
    %load/vec4 v0x60000229c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x60000229c1b0_0;
    %assign/vec4 v0x60000229c2d0_0, 0;
    %load/vec4 v0x60000229c2d0_0;
    %assign/vec4 v0x60000229c240_0, 0;
    %load/vec4 v0x60000229c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x60000229c630_0;
    %assign/vec4 v0x60000229c750_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x60000229c6c0_0;
    %load/vec4 v0x60000229c630_0;
    %add;
    %assign/vec4 v0x60000229c750_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x131604b10;
T_11 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x60000229dd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000229def0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000229d830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000229d7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000229dcb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x60000229da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x60000229de60_0;
    %assign/vec4 v0x60000229def0_0, 0;
T_11.2 ;
    %load/vec4 v0x60000229d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x60000229d710_0;
    %assign/vec4 v0x60000229d830_0, 0;
    %load/vec4 v0x60000229d830_0;
    %assign/vec4 v0x60000229d7a0_0, 0;
    %load/vec4 v0x60000229d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x60000229db90_0;
    %assign/vec4 v0x60000229dcb0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x60000229dc20_0;
    %load/vec4 v0x60000229db90_0;
    %add;
    %assign/vec4 v0x60000229dcb0_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x131615e90;
T_12 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x60000229f2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000229f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000229ed90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000229ed00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000229f210_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x60000229efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x60000229f3c0_0;
    %assign/vec4 v0x60000229f450_0, 0;
T_12.2 ;
    %load/vec4 v0x60000229ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x60000229ec70_0;
    %assign/vec4 v0x60000229ed90_0, 0;
    %load/vec4 v0x60000229ed90_0;
    %assign/vec4 v0x60000229ed00_0, 0;
    %load/vec4 v0x60000229ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x60000229f0f0_0;
    %assign/vec4 v0x60000229f210_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x60000229f180_0;
    %load/vec4 v0x60000229f0f0_0;
    %add;
    %assign/vec4 v0x60000229f210_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x131696f60;
T_13 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x600002298870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002298a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002298360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022982d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022987e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000022985a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600002298990_0;
    %assign/vec4 v0x600002298a20_0, 0;
T_13.2 ;
    %load/vec4 v0x600002298510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600002298240_0;
    %assign/vec4 v0x600002298360_0, 0;
    %load/vec4 v0x600002298360_0;
    %assign/vec4 v0x6000022982d0_0, 0;
    %load/vec4 v0x6000022983f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000022986c0_0;
    %assign/vec4 v0x6000022987e0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600002298750_0;
    %load/vec4 v0x6000022986c0_0;
    %add;
    %assign/vec4 v0x6000022987e0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1316915a0;
T_14 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x600002299dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002299f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022998c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002299830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002299d40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002299b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600002299ef0_0;
    %assign/vec4 v0x600002299f80_0, 0;
T_14.2 ;
    %load/vec4 v0x600002299a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000022997a0_0;
    %assign/vec4 v0x6000022998c0_0, 0;
    %load/vec4 v0x6000022998c0_0;
    %assign/vec4 v0x600002299830_0, 0;
    %load/vec4 v0x600002299950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600002299c20_0;
    %assign/vec4 v0x600002299d40_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600002299cb0_0;
    %load/vec4 v0x600002299c20_0;
    %add;
    %assign/vec4 v0x600002299d40_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13168ef50;
T_15 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x60000229b330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000229b4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000229ae20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000229ad90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000229b2a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x60000229b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x60000229b450_0;
    %assign/vec4 v0x60000229b4e0_0, 0;
T_15.2 ;
    %load/vec4 v0x60000229afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x60000229ad00_0;
    %assign/vec4 v0x60000229ae20_0, 0;
    %load/vec4 v0x60000229ae20_0;
    %assign/vec4 v0x60000229ad90_0, 0;
    %load/vec4 v0x60000229aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x60000229b180_0;
    %assign/vec4 v0x60000229b2a0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x60000229b210_0;
    %load/vec4 v0x60000229b180_0;
    %add;
    %assign/vec4 v0x60000229b2a0_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13168a140;
T_16 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x600002284900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002284ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022843f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002284360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002284870_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002284630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002284a20_0;
    %assign/vec4 v0x600002284ab0_0, 0;
T_16.2 ;
    %load/vec4 v0x6000022845a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000022842d0_0;
    %assign/vec4 v0x6000022843f0_0, 0;
    %load/vec4 v0x6000022843f0_0;
    %assign/vec4 v0x600002284360_0, 0;
    %load/vec4 v0x600002284480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002284750_0;
    %assign/vec4 v0x600002284870_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000022847e0_0;
    %load/vec4 v0x600002284750_0;
    %add;
    %assign/vec4 v0x600002284870_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x131687af0;
T_17 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x600002285e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002286010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002285950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022858c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002285dd0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002285b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600002285f80_0;
    %assign/vec4 v0x600002286010_0, 0;
T_17.2 ;
    %load/vec4 v0x600002285b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600002285830_0;
    %assign/vec4 v0x600002285950_0, 0;
    %load/vec4 v0x600002285950_0;
    %assign/vec4 v0x6000022858c0_0, 0;
    %load/vec4 v0x6000022859e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600002285cb0_0;
    %assign/vec4 v0x600002285dd0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600002285d40_0;
    %load/vec4 v0x600002285cb0_0;
    %add;
    %assign/vec4 v0x600002285dd0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1316854a0;
T_18 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x6000022873c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002287570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002286eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002286e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002287330_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000022870f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000022874e0_0;
    %assign/vec4 v0x600002287570_0, 0;
T_18.2 ;
    %load/vec4 v0x600002287060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600002286d90_0;
    %assign/vec4 v0x600002286eb0_0, 0;
    %load/vec4 v0x600002286eb0_0;
    %assign/vec4 v0x600002286e20_0, 0;
    %load/vec4 v0x600002286f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600002287210_0;
    %assign/vec4 v0x600002287330_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000022872a0_0;
    %load/vec4 v0x600002287210_0;
    %add;
    %assign/vec4 v0x600002287330_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x131682e50;
T_19 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x600002280990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002280b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002280480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022803f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002280900_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000022806c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600002280ab0_0;
    %assign/vec4 v0x600002280b40_0, 0;
T_19.2 ;
    %load/vec4 v0x600002280630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600002280360_0;
    %assign/vec4 v0x600002280480_0, 0;
    %load/vec4 v0x600002280480_0;
    %assign/vec4 v0x6000022803f0_0, 0;
    %load/vec4 v0x600002280510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000022807e0_0;
    %assign/vec4 v0x600002280900_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600002280870_0;
    %load/vec4 v0x6000022807e0_0;
    %add;
    %assign/vec4 v0x600002280900_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x131680970;
T_20 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x600002281ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022820a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022819e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002281950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002281e60_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600002281c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600002282010_0;
    %assign/vec4 v0x6000022820a0_0, 0;
T_20.2 ;
    %load/vec4 v0x600002281b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000022818c0_0;
    %assign/vec4 v0x6000022819e0_0, 0;
    %load/vec4 v0x6000022819e0_0;
    %assign/vec4 v0x600002281950_0, 0;
    %load/vec4 v0x600002281a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600002281d40_0;
    %assign/vec4 v0x600002281e60_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600002281dd0_0;
    %load/vec4 v0x600002281d40_0;
    %add;
    %assign/vec4 v0x600002281e60_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13167e320;
T_21 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x600002283450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002283600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002282f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002282eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022833c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600002283180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600002283570_0;
    %assign/vec4 v0x600002283600_0, 0;
T_21.2 ;
    %load/vec4 v0x6000022830f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600002282e20_0;
    %assign/vec4 v0x600002282f40_0, 0;
    %load/vec4 v0x600002282f40_0;
    %assign/vec4 v0x600002282eb0_0, 0;
    %load/vec4 v0x600002282fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x6000022832a0_0;
    %assign/vec4 v0x6000022833c0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600002283330_0;
    %load/vec4 v0x6000022832a0_0;
    %add;
    %assign/vec4 v0x6000022833c0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13167bcd0;
T_22 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x60000228ca20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000228cbd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000228c510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000228c480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000228c990_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x60000228c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x60000228cb40_0;
    %assign/vec4 v0x60000228cbd0_0, 0;
T_22.2 ;
    %load/vec4 v0x60000228c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x60000228c3f0_0;
    %assign/vec4 v0x60000228c510_0, 0;
    %load/vec4 v0x60000228c510_0;
    %assign/vec4 v0x60000228c480_0, 0;
    %load/vec4 v0x60000228c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x60000228c870_0;
    %assign/vec4 v0x60000228c990_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x60000228c900_0;
    %load/vec4 v0x60000228c870_0;
    %add;
    %assign/vec4 v0x60000228c990_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1316749e0;
T_23 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x60000228df80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000228e130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000228da70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000228d9e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000228def0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x60000228dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x60000228e0a0_0;
    %assign/vec4 v0x60000228e130_0, 0;
T_23.2 ;
    %load/vec4 v0x60000228dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x60000228d950_0;
    %assign/vec4 v0x60000228da70_0, 0;
    %load/vec4 v0x60000228da70_0;
    %assign/vec4 v0x60000228d9e0_0, 0;
    %load/vec4 v0x60000228db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x60000228ddd0_0;
    %assign/vec4 v0x60000228def0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x60000228de60_0;
    %load/vec4 v0x60000228ddd0_0;
    %add;
    %assign/vec4 v0x60000228def0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1316843a0;
T_24 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x6000022887e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000022906c0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000022906c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000022906c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002290630, 0, 4;
    %load/vec4 v0x6000022906c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000022906c0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002288480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002288510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002290630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000022906c0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000022906c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000022906c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002290630, 4;
    %ix/getv/s 3, v0x6000022906c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002290630, 0, 4;
    %load/vec4 v0x6000022906c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000022906c0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x13167f700;
T_25 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x6000022887e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000022907e0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000022907e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000022907e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002290750, 0, 4;
    %load/vec4 v0x6000022907e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000022907e0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002288480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002288510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002290750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000022907e0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000022907e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000022907e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002290750, 4;
    %ix/getv/s 3, v0x6000022907e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002290750, 0, 4;
    %load/vec4 v0x6000022907e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000022907e0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x13167aa60;
T_26 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x6000022887e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002290900_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600002290900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002290900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002290870, 0, 4;
    %load/vec4 v0x600002290900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002290900_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002288480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002288510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002290870, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002290900_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600002290900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600002290900_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002290870, 4;
    %ix/getv/s 3, v0x600002290900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002290870, 0, 4;
    %load/vec4 v0x600002290900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002290900_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x13168dce0;
T_27 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x6000022887e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002288ab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000022881b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002288b40_0;
    %assign/vec4 v0x600002288ab0_0, 0;
    %load/vec4 v0x600002288240_0;
    %assign/vec4 v0x6000022881b0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x13168dce0;
T_28 ;
    %wait E_0x6000005eebc0;
    %load/vec4 v0x600002288ab0_0;
    %store/vec4 v0x600002288b40_0, 0, 3;
    %load/vec4 v0x6000022881b0_0;
    %store/vec4 v0x600002288240_0, 0, 16;
    %load/vec4 v0x600002288ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600002288a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600002288cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600002288b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002288240_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600002288cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002288b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002288240_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x6000022881b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002288240_0, 0, 16;
    %load/vec4 v0x600002288000_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000022881b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002288b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002288240_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x6000022881b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002288240_0, 0, 16;
    %load/vec4 v0x6000022883f0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000022881b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002288b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002288240_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002288b40_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x13169ac40;
T_29 ;
    %wait E_0x6000005e9e00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000022f5050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x13169ac40;
T_30 ;
    %wait E_0x6000005e9dc0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000022f4ab0_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x13169adb0;
T_31 ;
    %wait E_0x6000005e9e00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000022f5050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x13169adb0;
T_32 ;
    %wait E_0x6000005e9dc0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000022f4ab0_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x13169af20;
T_33 ;
    %wait E_0x6000005e9e00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000022f5050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x13169af20;
T_34 ;
    %wait E_0x6000005e9dc0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000022f4ab0_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x13169b090;
T_35 ;
    %wait E_0x6000005e9e00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000022f5050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x13169b090;
T_36 ;
    %wait E_0x6000005e9dc0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000022f4ab0_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x13169b200;
T_37 ;
    %wait E_0x6000005e9e00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000022f5050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x13169b200;
T_38 ;
    %wait E_0x6000005e9dc0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000022f4ab0_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x13169b370;
T_39 ;
    %wait E_0x6000005e9e00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000022f5050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x13169b370;
T_40 ;
    %wait E_0x6000005e9dc0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000022f4ab0_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x13169b4e0;
T_41 ;
    %wait E_0x6000005e9e00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000022f5050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x13169b4e0;
T_42 ;
    %wait E_0x6000005e9dc0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000022f4ab0_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x13169b650;
T_43 ;
    %wait E_0x6000005e9e00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000022f5050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x13169b650;
T_44 ;
    %wait E_0x6000005e9dc0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000022f4ab0_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x13169b7c0;
T_45 ;
    %wait E_0x6000005e9e00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000022f5050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x13169b7c0;
T_46 ;
    %wait E_0x6000005e9dc0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000022f4ab0_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x13169b930;
T_47 ;
    %wait E_0x6000005e9e00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000022f5050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x13169b930;
T_48 ;
    %wait E_0x6000005e9dc0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000022f4ab0_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x13169baa0;
T_49 ;
    %wait E_0x6000005e9e00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000022f5050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x13169baa0;
T_50 ;
    %wait E_0x6000005e9dc0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000022f4ab0_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x13169bc10;
T_51 ;
    %wait E_0x6000005e9e00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000022f5050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x13169bc10;
T_52 ;
    %wait E_0x6000005e9dc0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000022f4ab0_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x13169bd80;
T_53 ;
    %wait E_0x6000005e9e00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000022f5050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x13169bd80;
T_54 ;
    %wait E_0x6000005e9dc0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000022f4ab0_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x13169bef0;
T_55 ;
    %wait E_0x6000005e9e00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000022f5050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x13169bef0;
T_56 ;
    %wait E_0x6000005e9dc0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000022f4ab0_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x13169c060;
T_57 ;
    %wait E_0x6000005e9e00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000022f5050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x13169c060;
T_58 ;
    %wait E_0x6000005e9dc0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000022f4ab0_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x13169c1d0;
T_59 ;
    %wait E_0x6000005e9e00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000022f5050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f5290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x13169c1d0;
T_60 ;
    %wait E_0x6000005e9dc0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f5290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000022f4ab0_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x13169a7c0;
T_61 ;
    %wait E_0x6000005e9d00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000022f50e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000022f50e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000022f50e0_0;
    %load/vec4a v0x6000022f5170, 4;
    %ix/getv/s 4, v0x6000022f50e0_0;
    %store/vec4a v0x6000022f54d0, 4, 0;
    %load/vec4 v0x6000022f50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000022f50e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000022f5b90_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x6000022f5b90_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000022f50e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000022f50e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000022f5b90_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x6000022f5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000022f50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000022f54d0, 4;
    %load/vec4 v0x6000022f5b90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000022f50e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000022f54d0, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x6000022f5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000022f50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000022f54d0, 4;
    %load/vec4 v0x6000022f5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000022f50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000022f54d0, 4;
    %add;
    %load/vec4 v0x6000022f5b90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000022f50e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000022f54d0, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x6000022f5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000022f50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000022f54d0, 4;
    %load/vec4 v0x6000022f5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000022f50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000022f54d0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x6000022f5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000022f50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000022f54d0, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x6000022f5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000022f50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000022f54d0, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x6000022f5b90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000022f50e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000022f54d0, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x6000022f5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000022f50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000022f54d0, 4;
    %load/vec4 v0x6000022f5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000022f50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000022f54d0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x6000022f5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000022f50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000022f54d0, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x6000022f5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000022f50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000022f54d0, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x6000022f5b90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000022f50e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000022f54d0, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000022f50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000022f50e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x6000022f5b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000022f5b90_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022f54d0, 4;
    %store/vec4 v0x6000022f5440_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x13169a7c0;
T_62 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x6000022f5560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000022f5c20_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000022f4d80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000022f4fc0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000022f4a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022f5b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022f5830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022f4f30_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022f5b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022f5830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022f4f30_0, 0;
    %load/vec4 v0x6000022f5c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000022f5c20_0, 0;
    %jmp T_62.9;
T_62.2 ;
    %load/vec4 v0x6000022f4e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %load/vec4 v0x6000022f4bd0_0;
    %assign/vec4 v0x6000022f4d80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000022f5c20_0, 0;
T_62.10 ;
    %jmp T_62.9;
T_62.3 ;
    %load/vec4 v0x6000022f4ea0_0;
    %assign/vec4 v0x6000022f4fc0_0, 0;
    %load/vec4 v0x6000022f5320_0;
    %assign/vec4 v0x6000022f4a20_0, 0;
    %load/vec4 v0x6000022f5cb0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000022f5c20_0, 0;
    %jmp T_62.18;
T_62.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022f5830_0, 0;
    %load/vec4 v0x6000022f5320_0;
    %assign/vec4 v0x6000022f5680_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000022f5c20_0, 0;
    %jmp T_62.18;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022f5b00_0, 0;
    %load/vec4 v0x6000022f5320_0;
    %assign/vec4 v0x6000022f5680_0, 0;
    %load/vec4 v0x6000022f5ef0_0;
    %assign/vec4 v0x6000022f59e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000022f5c20_0, 0;
    %jmp T_62.18;
T_62.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000022f5c20_0, 0;
    %jmp T_62.18;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000022f5c20_0, 0;
    %jmp T_62.18;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000022f5c20_0, 0;
    %jmp T_62.18;
T_62.18 ;
    %pop/vec4 1;
    %jmp T_62.9;
T_62.4 ;
    %load/vec4 v0x6000022f4ab0_0;
    %load/vec4 v0x6000022f5d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022f5dd0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000022f5c20_0, 0;
    %jmp T_62.9;
T_62.5 ;
    %load/vec4 v0x6000022f58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.19, 8;
    %load/vec4 v0x6000022f5cb0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.21, 4;
    %load/vec4 v0x6000022f5710_0;
    %load/vec4 v0x6000022f5d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022f5dd0, 0, 4;
T_62.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000022f5c20_0, 0;
T_62.19 ;
    %jmp T_62.9;
T_62.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000022f5440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000022f5d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022f5dd0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000022f5c20_0, 0;
    %jmp T_62.9;
T_62.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022f4f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000022f5c20_0, 0;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x13166a8e0;
T_63 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x600002294d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002294630_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002294cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002294750_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002294b40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002294c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022941b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002294240_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002294ea0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002295200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002295320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002295050_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000022ab690_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000022ab2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022ab7b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022ab3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022ab960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022ab570_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000022abf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022ac750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002294120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022abd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002294990_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002295320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002295050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002294990_0, 0;
    %load/vec4 v0x600002295440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
    %jmp T_63.14;
T_63.2 ;
    %load/vec4 v0x6000022946c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.15, 8;
    %load/vec4 v0x600002294480_0;
    %assign/vec4 v0x600002294630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
T_63.15 ;
    %jmp T_63.14;
T_63.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002294cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002294750_0, 0;
    %load/vec4 v0x600002294ab0_0;
    %assign/vec4 v0x600002294b40_0, 0;
    %load/vec4 v0x600002294bd0_0;
    %assign/vec4 v0x600002294c60_0, 0;
    %load/vec4 v0x6000022942d0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_63.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_63.18, 8;
T_63.17 ; End of true expr.
    %load/vec4 v0x6000022942d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_63.18, 8;
 ; End of false expr.
    %blend;
T_63.18;
    %pad/u 8;
    %assign/vec4 v0x600002294240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022941b0_0, 0;
    %load/vec4 v0x6000022954d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
    %jmp T_63.22;
T_63.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
    %jmp T_63.22;
T_63.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
    %jmp T_63.22;
T_63.22 ;
    %pop/vec4 1;
    %jmp T_63.14;
T_63.4 ;
    %load/vec4 v0x600002294b40_0;
    %assign/vec4 v0x6000022ab2a0_0, 0;
    %load/vec4 v0x600002294240_0;
    %assign/vec4 v0x6000022ab3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022ab570_0, 0;
    %load/vec4 v0x6000022ab450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.25, 9;
    %load/vec4 v0x6000022ab570_0;
    %and;
T_63.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022ab570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022abd50_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
T_63.23 ;
    %jmp T_63.14;
T_63.5 ;
    %load/vec4 v0x6000022abde0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.28, 9;
    %load/vec4 v0x6000022abd50_0;
    %and;
T_63.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.26, 8;
    %load/vec4 v0x6000022abba0_0;
    %assign/vec4 v0x6000022947e0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
T_63.26 ;
    %jmp T_63.14;
T_63.6 ;
    %load/vec4 v0x600002294c60_0;
    %assign/vec4 v0x600002294ea0_0, 0;
    %load/vec4 v0x6000022947e0_0;
    %assign/vec4 v0x600002295200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002295320_0, 0;
    %load/vec4 v0x6000022950e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.29, 8;
    %load/vec4 v0x600002294c60_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002294c60_0, 0;
    %load/vec4 v0x600002294750_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002294750_0, 0;
    %load/vec4 v0x6000022941b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000022941b0_0, 0;
    %load/vec4 v0x600002294240_0;
    %load/vec4 v0x6000022941b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022abd50_0, 0;
    %load/vec4 v0x6000022942d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002294750_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
    %jmp T_63.34;
T_63.33 ;
    %load/vec4 v0x600002294b40_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002294b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022941b0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
T_63.34 ;
    %jmp T_63.32;
T_63.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
T_63.32 ;
T_63.29 ;
    %jmp T_63.14;
T_63.7 ;
    %load/vec4 v0x600002294c60_0;
    %assign/vec4 v0x600002294ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002295050_0, 0;
    %load/vec4 v0x6000022950e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.35, 8;
    %load/vec4 v0x600002294f30_0;
    %assign/vec4 v0x6000022947e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
T_63.35 ;
    %jmp T_63.14;
T_63.8 ;
    %load/vec4 v0x600002294b40_0;
    %assign/vec4 v0x6000022ab690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000022ab7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022ab960_0, 0;
    %load/vec4 v0x6000022ab840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000022ab960_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022ab960_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
T_63.37 ;
    %jmp T_63.14;
T_63.9 ;
    %load/vec4 v0x6000022947e0_0;
    %assign/vec4 v0x6000022abf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022ac750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002294120_0, 0;
    %load/vec4 v0x600002294000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.42, 9;
    %load/vec4 v0x600002294120_0;
    %and;
T_63.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002294120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022ac750_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
T_63.40 ;
    %jmp T_63.14;
T_63.10 ;
    %load/vec4 v0x6000022abb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.43, 8;
    %load/vec4 v0x600002294b40_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002294b40_0, 0;
    %load/vec4 v0x600002294c60_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002294c60_0, 0;
    %load/vec4 v0x600002294750_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002294750_0, 0;
    %load/vec4 v0x6000022942d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002294750_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
    %jmp T_63.46;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
T_63.46 ;
T_63.43 ;
    %jmp T_63.14;
T_63.11 ;
    %load/vec4 v0x600002294cf0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002294cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002294750_0, 0;
    %load/vec4 v0x600002294360_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002294cf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
    %jmp T_63.48;
T_63.47 ;
    %load/vec4 v0x600002294ab0_0;
    %load/vec4 v0x600002294cf0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000022953b0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600002294b40_0, 0;
    %load/vec4 v0x600002294bd0_0;
    %load/vec4 v0x600002294cf0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002294a20_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002294c60_0, 0;
    %load/vec4 v0x6000022954d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
    %jmp T_63.52;
T_63.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
    %jmp T_63.52;
T_63.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
    %jmp T_63.52;
T_63.52 ;
    %pop/vec4 1;
T_63.48 ;
    %jmp T_63.14;
T_63.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002294990_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002295440_0, 0;
    %jmp T_63.14;
T_63.14 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x131669c80;
T_64 ;
    %wait E_0x6000005e9100;
    %load/vec4 v0x600002289200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600002289170_0;
    %load/vec4 v0x600002288e10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002288fc0, 0, 4;
T_64.0 ;
    %load/vec4 v0x6000022890e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600002288e10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002288fc0, 4;
    %assign/vec4 v0x600002289050_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x131669c80;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002288f30_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600002288f30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002288f30_0;
    %store/vec4a v0x600002288fc0, 4, 0;
    %load/vec4 v0x600002288f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002288f30_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x131669f60;
T_66 ;
    %wait E_0x6000005e9100;
    %load/vec4 v0x600002289710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600002289680_0;
    %load/vec4 v0x600002289320_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022894d0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000022895f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600002289320_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000022894d0, 4;
    %assign/vec4 v0x600002289560_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x131669f60;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002289440_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600002289440_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002289440_0;
    %store/vec4a v0x6000022894d0, 4, 0;
    %load/vec4 v0x600002289440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002289440_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x1316a00e0;
T_68 ;
    %wait E_0x6000005e9100;
    %load/vec4 v0x600002289c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600002289b90_0;
    %load/vec4 v0x600002289830_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022899e0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600002289b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600002289830_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000022899e0, 4;
    %assign/vec4 v0x600002289a70_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x1316a00e0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002289950_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600002289950_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002289950_0;
    %store/vec4a v0x6000022899e0, 4, 0;
    %load/vec4 v0x600002289950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002289950_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x13169a170;
T_70 ;
    %wait E_0x6000005e9100;
    %load/vec4 v0x60000228a130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x60000228a0a0_0;
    %load/vec4 v0x600002289d40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002289ef0, 0, 4;
T_70.0 ;
    %load/vec4 v0x60000228a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600002289d40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002289ef0, 4;
    %assign/vec4 v0x600002289f80_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x13169a170;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002289e60_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600002289e60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002289e60_0;
    %store/vec4a v0x600002289ef0, 4, 0;
    %load/vec4 v0x600002289e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002289e60_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x1316999e0;
T_72 ;
    %wait E_0x6000005e8fc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000228a400_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x60000228a400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x60000228ba80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x60000228a7f0_0;
    %pad/u 32;
    %load/vec4 v0x60000228a400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228bd50_0, 4, 1;
    %load/vec4 v0x60000228b570_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x60000228a640_0;
    %pad/u 32;
    %load/vec4 v0x60000228a400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228bc30_0, 4, 1;
    %load/vec4 v0x60000228b840_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x60000228a760_0;
    %pad/u 32;
    %load/vec4 v0x60000228a400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228bcc0_0, 4, 1;
    %load/vec4 v0x6000022f42d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x6000022f4120_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x60000228aa30_0;
    %pad/u 32;
    %load/vec4 v0x60000228a400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228bde0_0, 4, 1;
    %load/vec4 v0x60000228b060_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x60000228aeb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x60000228a520_0;
    %pad/u 32;
    %load/vec4 v0x60000228a400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228bba0_0, 4, 1;
    %load/vec4 v0x60000228a400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000228a400_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x1316999e0;
T_73 ;
    %wait E_0x6000005e8f80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000228a400_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x60000228a400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x60000228bd50_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228b2a0_0, 4, 1;
    %load/vec4 v0x60000228bc30_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x60000228bd50_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228b180_0, 4, 1;
    %load/vec4 v0x60000228bcc0_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x60000228bd50_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x60000228bc30_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228b210_0, 4, 1;
    %load/vec4 v0x60000228bde0_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x60000228bd50_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x60000228bc30_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x60000228bcc0_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228b330_0, 4, 1;
    %load/vec4 v0x60000228bba0_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x60000228bd50_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x60000228bc30_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x60000228bcc0_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x60000228bde0_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228b0f0_0, 4, 1;
    %load/vec4 v0x60000228b2a0_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000022f4510_0;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4a v0x60000228a490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4a v0x60000228ab50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228abe0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228a9a0_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x60000228b180_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000022f43f0_0;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4a v0x60000228a490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4a v0x60000228ab50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228abe0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228a9a0_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x60000228b210_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x6000022f4480_0;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4a v0x60000228a490, 4, 0;
    %load/vec4 v0x60000228b7b0_0;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4a v0x60000228ab50, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228abe0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228a9a0_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x60000228b330_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x6000022f45a0_0;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4a v0x60000228a490, 4, 0;
    %load/vec4 v0x6000022f4240_0;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4a v0x60000228ab50, 4, 0;
    %load/vec4 v0x6000022f42d0_0;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228abe0_0, 4, 1;
    %load/vec4 v0x6000022f4120_0;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228a9a0_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x60000228b0f0_0;
    %load/vec4 v0x60000228a400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x6000022f4360_0;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4a v0x60000228a490, 4, 0;
    %load/vec4 v0x60000228afd0_0;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4a v0x60000228ab50, 4, 0;
    %load/vec4 v0x60000228b060_0;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228abe0_0, 4, 1;
    %load/vec4 v0x60000228aeb0_0;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228a9a0_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4a v0x60000228a490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4a v0x60000228ab50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228abe0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000228a400_0;
    %store/vec4 v0x60000228a9a0_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x60000228a400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000228a400_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x1316999e0;
T_74 ;
    %wait E_0x6000005e9100;
    %load/vec4 v0x60000228a7f0_0;
    %assign/vec4 v0x60000228a880_0, 0;
    %load/vec4 v0x60000228a640_0;
    %assign/vec4 v0x60000228a6d0_0, 0;
    %load/vec4 v0x60000228aa30_0;
    %assign/vec4 v0x60000228aac0_0, 0;
    %load/vec4 v0x60000228a520_0;
    %assign/vec4 v0x60000228a5b0_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x1316999e0;
T_75 ;
    %wait E_0x6000005e8f00;
    %load/vec4 v0x60000228a880_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000228a910, 4;
    %store/vec4 v0x60000228b9f0_0, 0, 256;
    %load/vec4 v0x60000228a6d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000228a910, 4;
    %store/vec4 v0x60000228b4e0_0, 0, 256;
    %load/vec4 v0x60000228aac0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000228a910, 4;
    %store/vec4 v0x6000022f4090_0, 0, 256;
    %load/vec4 v0x60000228a5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000228a910, 4;
    %store/vec4 v0x60000228ae20_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x131694b80;
T_76 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x6000022f1d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000022f0090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022f0120_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000022f03f0_0;
    %assign/vec4 v0x6000022f0120_0, 0;
    %load/vec4 v0x6000022f03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000022f02d0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000022f0000, 4;
    %assign/vec4 v0x6000022f0090_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x131694b80;
T_77 ;
    %wait E_0x6000005e9100;
    %load/vec4 v0x6000022f1a70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x6000022f19e0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000022f1950_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x6000022f18c0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000022f1830_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000022f0000, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x131694b80;
T_78 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x6000022f1d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022f2910_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000022f2880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022f6e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022f6eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022f13b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000022f6d90_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x6000022f1440_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000022f2910_0, 0;
    %load/vec4 v0x6000022f0b40_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000022f2880_0, 0;
    %load/vec4 v0x6000022f1440_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000022f6e20_0, 0;
    %load/vec4 v0x6000022f6e20_0;
    %assign/vec4 v0x6000022f6eb0_0, 0;
    %load/vec4 v0x6000022f1320_0;
    %assign/vec4 v0x6000022f13b0_0, 0;
    %load/vec4 v0x6000022f07e0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000022f6d90_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x131694b80;
T_79 ;
    %wait E_0x6000005ee2c0;
    %load/vec4 v0x6000022f1d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000022f1440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000022f0bd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000022f10e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000022f0b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022f1320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022f1170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022f0c60_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022f1320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022f0c60_0, 0;
    %load/vec4 v0x6000022f20a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x6000022f0f30_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x6000022f1440_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x6000022f1440_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000022f10e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000022f10e0_0, 0;
T_79.2 ;
    %load/vec4 v0x6000022f1440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022f1170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000022f10e0_0, 0;
    %load/vec4 v0x6000022f05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022f1170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000022f0b40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000022f1440_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000022f1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x6000022f0b40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000022f0b40_0, 0;
    %load/vec4 v0x6000022f0b40_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022f1320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000022f0bd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000022f1440_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x6000022f0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x6000022f0bd0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000022f0bd0_0, 0;
T_79.19 ;
    %load/vec4 v0x6000022f1f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000022f1440_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000022f10e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000022f1440_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022f0c60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000022f1440_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x131699d70;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022f3450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022f3d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022fc120_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000022fc1b0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022f34e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022f3de0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000022f3690_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000022f3600_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022f3840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022f3720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022f39f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022f2d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022f2ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022f3330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022f2f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022f3180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022f3060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000022f2eb0_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000022f2fd0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x131699d70;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000022f3450_0;
    %inv;
    %store/vec4 v0x6000022f3450_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x131699d70;
T_82 ;
    %vpi_call/w 3 61 "$display", "Simple E2E GEMM Test" {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002288fc0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022894d0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022899e0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002289ef0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002288fc0, 4, 0;
    %pushi/vec4 134678021, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022894d0, 4, 0;
    %pushi/vec4 202050057, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022899e0, 4, 0;
    %pushi/vec4 269422093, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002289ef0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f0000, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000022f0000, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022f3d50_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022f3d50_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x6000005ed9c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022fc120_0, 0, 1;
    %wait E_0x6000005e9100;
    %wait E_0x6000005e9100;
    %wait E_0x6000005ed9c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022fc120_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000022f3570_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000022f3570_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x6000005e9100;
    %load/vec4 v0x6000022fc000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x6000022f3570_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000022f3570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000022f3570_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002288fc0, 4;
    %store/vec4 v0x6000022f3b10_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022894d0, 4;
    %store/vec4 v0x6000022f3ba0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000022899e0, 4;
    %store/vec4 v0x6000022f3c30_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002289ef0, 4;
    %store/vec4 v0x6000022f3cc0_0, 0, 256;
    %vpi_call/w 3 101 "$display", "\012Results (expected: identity * A = A):" {0 0 0};
    %load/vec4 v0x6000022f3b10_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000022f3b10_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000022f3b10_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000022f3b10_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 102 "$display", "  Row 0: [%0d, %0d, %0d, %0d] (expected [1,2,3,4])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000022f3ba0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000022f3ba0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000022f3ba0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000022f3ba0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 105 "$display", "  Row 1: [%0d, %0d, %0d, %0d] (expected [5,6,7,8])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000022f3c30_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000022f3c30_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000022f3c30_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000022f3c30_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 108 "$display", "  Row 2: [%0d, %0d, %0d, %0d] (expected [9,10,11,12])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000022f3cc0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000022f3cc0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000022f3cc0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000022f3cc0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 111 "$display", "  Row 3: [%0d, %0d, %0d, %0d] (expected [13,14,15,16])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000022f3b10_0;
    %parti/s 32, 0, 2;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_82.20, 4;
    %load/vec4 v0x6000022f3b10_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.20;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_82.19, 22;
    %load/vec4 v0x6000022f3b10_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.19;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_82.18, 21;
    %load/vec4 v0x6000022f3b10_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.18;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_82.17, 20;
    %load/vec4 v0x6000022f3ba0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.17;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_82.16, 19;
    %load/vec4 v0x6000022f3ba0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.16;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_82.15, 18;
    %load/vec4 v0x6000022f3ba0_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.15;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_82.14, 17;
    %load/vec4 v0x6000022f3ba0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.14;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_82.13, 16;
    %load/vec4 v0x6000022f3c30_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.13;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_82.12, 15;
    %load/vec4 v0x6000022f3c30_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.12;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_82.11, 14;
    %load/vec4 v0x6000022f3c30_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.11;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_82.10, 13;
    %load/vec4 v0x6000022f3c30_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.10;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_82.9, 12;
    %load/vec4 v0x6000022f3cc0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.9;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_82.8, 11;
    %load/vec4 v0x6000022f3cc0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_82.7, 10;
    %load/vec4 v0x6000022f3cc0_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.6, 9;
    %load/vec4 v0x6000022f3cc0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %vpi_call/w 3 119 "$display", "\012>>> E2E GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.5;
T_82.4 ;
    %vpi_call/w 3 121 "$display", "\012>>> E2E GEMM TEST FAILED <<<" {0 0 0};
T_82.5 ;
    %vpi_call/w 3 123 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_simple.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
