#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep 12 20:20:13 2020
# Process ID: 28139
# Current directory: /home/rsaradhy/Work/trenz/vivado/project_1
# Command line: vivado project_1.xpr
# Log file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
startgroup
endgroup
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Builtin_FIFO} CONFIG.INTERFACE_TYPE {Native} CONFIG.Input_Depth {8192} CONFIG.Output_Depth {8192} CONFIG.Reset_Type {Synchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Extra_Logic {false} CONFIG.Data_Count_Width {13} CONFIG.Write_Data_Count_Width {13} CONFIG.Read_Data_Count_Width {13} CONFIG.Read_Clock_Frequency {320} CONFIG.Write_Clock_Frequency {160} CONFIG.Full_Threshold_Assert_Value {8184} CONFIG.Full_Threshold_Negate_Value {8183} CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {14} CONFIG.FIFO_Implementation_wdch {Common_Clock_Block_RAM} CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {14} CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {14} CONFIG.FIFO_Implementation_rdch {Common_Clock_Block_RAM} CONFIG.FIFO_Implementation_axis {Common_Clock_Block_RAM} CONFIG.Enable_Safety_Circuit {false}] [get_ips FIFO_10]
generate_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
catch { config_ip_cache -export [get_ips -all FIFO_10] }
export_ip_user_files -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -no_script -sync -force -quiet
reset_run FIFO_10_synth_1
launch_runs -jobs 12 FIFO_10_synth_1
export_simulation -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
convert_ips [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.xci]
export_ip_user_files -of_objects  [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.xci] -sync -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/riviera}] -force -quiet
set_property coreContainer.enable 1 [current_project]
set_property is_enabled true [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.xci]
reset_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
set_property -dict [list CONFIG.FREQ_HZ {320000000}] [get_bd_ports CLK_IN]
reset_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
validate_bd_design
startgroup
set_property -dict [list CONFIG.NUM_SI {1}] [get_bd_cells axi_smc]
endgroup
validate_bd_design
regenerate_bd_layout -routing
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {0} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO2]
endgroup
delete_bd_objs [get_bd_intf_ports gpio_rtl_0]
undo
undo
generate_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_zynq_ultra_ps_e_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps8_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_data_transfer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_zynq_ultra_ps_e_0_0_synth_1 design_1_axi_dma_0_0_synth_1 design_1_xbar_0_synth_1 design_1_rst_ps8_0_100M_0_synth_1 design_1_axi_smc_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_data_transfer_0_0_synth_1 design_1_auto_pc_0_synth_1}
export_simulation -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
regenerate_bd_layout -routing
startgroup
set_property -dict [list CONFIG.C_M_AXIS_TDATA_WIDTH {64}] [get_bd_cells data_transfer_0]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]
endgroup
set_property -dict [list CONFIG.Performance_Options {Standard_FIFO} CONFIG.Input_Depth {4096} CONFIG.Output_Depth {4096} CONFIG.Data_Count_Width {12} CONFIG.Write_Data_Count_Width {12} CONFIG.Read_Data_Count_Width {12} CONFIG.Full_Threshold_Assert_Value {4092} CONFIG.Full_Threshold_Negate_Value {4090} CONFIG.Programmable_Empty_Type {No_Programmable_Empty_Threshold} CONFIG.Empty_Threshold_Assert_Value {8} CONFIG.Empty_Threshold_Negate_Value {9} CONFIG.enable_low_latency {true} CONFIG.use_dout_register {true}] [get_ips FIFO_10]
generate_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
catch { config_ip_cache -export [get_ips -all FIFO_10] }
export_ip_user_files -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -no_script -sync -force -quiet
reset_run FIFO_10_synth_1
launch_runs -jobs 12 FIFO_10_synth_1
export_simulation -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
save_bd_design
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_axi_smc_0_synth_1
reset_run design_1_data_transfer_0_0_synth_1
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_ports CLK]
startgroup
set_property -dict [list CONFIG.PSU__USE__S_AXI_GP0 {0} CONFIG.PSU__USE__S_AXI_GP1 {1} CONFIG.PSU__USE__S_AXI_GP5 {0}] [get_bd_cells zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_smc/M00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HPC1_FPD]
undo
undo
startgroup
set_property -dict [list CONFIG.PSU__USE__S_AXI_GP0 {0} CONFIG.PSU__USE__S_AXI_GP2 {1}] [get_bd_cells zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_smc/M00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
connect_bd_net [get_bd_ports CLK_IN] [get_bd_pins zynq_ultra_ps_e_0/saxihp0_fpd_aclk]
save_bd_design
reset_run design_1_zynq_ultra_ps_e_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
reset_run design_1_zynq_ultra_ps_e_0_0_synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_axi_smc_0_synth_1
reset_run design_1_data_transfer_0_0_synth_1
regenerate_bd_layout -routing
validate_bd_design -force
assign_bd_address
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
reset_run design_1_zynq_ultra_ps_e_0_0_synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_axi_smc_0_synth_1
reset_run design_1_data_transfer_0_0_synth_1
delete_bd_objs [get_bd_nets TDATA_1] [get_bd_ports TDATA]
delete_bd_objs [get_bd_nets TSTRB_1] [get_bd_ports TSTRB]
startgroup
create_bd_port -dir I -from 7 -to 0 -type data TSTRB
connect_bd_net [get_bd_pins /data_transfer_0/TSTRB] [get_bd_ports TSTRB]
endgroup
startgroup
create_bd_port -dir I -from 63 -to 0 -type data TDATA
connect_bd_net [get_bd_pins /data_transfer_0/TDATA] [get_bd_ports TDATA]
endgroup
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
