#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff211dab370 .scope module, "TB_RISCV" "TB_RISCV" 2 5;
 .timescale -9 -11;
v0x7ff211df6420_0 .net "CLK", 0 0, L_0x7ff211df76b0;  1 drivers
v0x7ff211df64c0_0 .net "D_MEM_ADDR", 11 0, L_0x7ff211df9030;  1 drivers
v0x7ff211df6560_0 .net "D_MEM_BE", 3 0, L_0x7ff211df8600;  1 drivers
v0x7ff211df65f0_0 .net "D_MEM_CSN", 0 0, L_0x7ff211df8760;  1 drivers
v0x7ff211df6680_0 .net "D_MEM_DI", 31 0, L_0x7ff211df77c0;  1 drivers
v0x7ff211df6750_0 .net "D_MEM_DOUT", 31 0, L_0x7ff211df9a20;  1 drivers
v0x7ff211df67e0_0 .net "D_MEM_WEN", 0 0, L_0x7ff211df8440;  1 drivers
v0x7ff211df6870_0 .net "HALT", 0 0, L_0x7ff211df8b30;  1 drivers
v0x7ff211df6940_0 .net "I_MEM_ADDR", 11 0, v0x7ff211df4c30_0;  1 drivers
v0x7ff211df6a50_0 .net "I_MEM_CSN", 0 0, L_0x7ff211df8840;  1 drivers
v0x7ff211df6ae0_0 .net "I_MEM_DOUT", 31 0, L_0x7ff211df97f0;  1 drivers
v0x7ff211df6bf0_0 .net "NUM_INST", 31 0, v0x7ff211df5350_0;  1 drivers
v0x7ff211df6c80_0 .net "OUTPUT_PORT", 31 0, L_0x7ff211df9780;  1 drivers
v0x7ff211df6d10_0 .net "RF_RA1", 4 0, v0x7ff211df0ab0_0;  1 drivers
v0x7ff211df6da0_0 .net "RF_RA2", 4 0, v0x7ff211df0c60_0;  1 drivers
v0x7ff211df6e30_0 .net "RF_RD1", 31 0, L_0x7ff211df9d90;  1 drivers
v0x7ff211df6f40_0 .net "RF_RD2", 31 0, L_0x7ff211dfa040;  1 drivers
v0x7ff211df70d0_0 .net "RF_WA", 4 0, L_0x7ff211df7d00;  1 drivers
v0x7ff211df7160_0 .net "RF_WD", 31 0, L_0x7ff211df9220;  1 drivers
v0x7ff211df71f0_0 .net "RF_WE", 0 0, L_0x7ff211df81e0;  1 drivers
v0x7ff211df7280_0 .net "RSTn", 0 0, v0x7ff211dea410_0;  1 drivers
v0x7ff211df7310 .array "TestAns", 0 39, 31 0;
v0x7ff211df73a0 .array "TestID", 0 39, 39 0;
v0x7ff211df7430 .array "TestNumInst", 0 39, 31 0;
v0x7ff211df74c0 .array "TestPassed", 0 39, 0 0;
v0x7ff211df7550_0 .var "cycle", 31 0;
v0x7ff211df7600_0 .var "i", 31 0;
L_0x7ff211df98a0 .part v0x7ff211df4c30_0, 2, 10;
S_0x7ff211da0400 .scope module, "d_mem1" "SP_SRAM" 2 84, 3 2 0, S_0x7ff211dab370;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "CSN"
    .port_info 2 /INPUT 12 "ADDR"
    .port_info 3 /INPUT 1 "WEN"
    .port_info 4 /INPUT 4 "BE"
    .port_info 5 /INPUT 32 "DI"
    .port_info 6 /OUTPUT 32 "DOUT"
P_0x7ff211dc0a70 .param/l "AWIDTH" 0 3 2, +C4<00000000000000000000000000001100>;
P_0x7ff211dc0ab0 .param/str "ROMDATA" 0 3 2, "\000";
P_0x7ff211dc0af0 .param/l "SIZE" 0 3 2, +C4<00000000000000000001000000000000>;
L_0x7ff211df9a20/d .functor BUFZ 32, v0x7ff211de8030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ff211df9a20 .delay 32 (1000,1000,1000) L_0x7ff211df9a20/d;
v0x7ff211d03480_0 .net "ADDR", 11 0, L_0x7ff211df9030;  alias, 1 drivers
v0x7ff211de7c70_0 .net "BE", 3 0, L_0x7ff211df8600;  alias, 1 drivers
v0x7ff211de7d10_0 .net "CLK", 0 0, L_0x7ff211df76b0;  alias, 1 drivers
v0x7ff211de7da0_0 .net "CSN", 0 0, L_0x7ff211df8760;  alias, 1 drivers
v0x7ff211de7e30_0 .net "DI", 31 0, L_0x7ff211df77c0;  alias, 1 drivers
v0x7ff211de7ee0_0 .net "DOUT", 31 0, L_0x7ff211df9a20;  alias, 1 drivers
v0x7ff211de7f90_0 .net "WEN", 0 0, L_0x7ff211df8440;  alias, 1 drivers
v0x7ff211de8030_0 .var "outline", 31 0;
v0x7ff211de80e0 .array "ram", 4095 0, 31 0;
v0x7ff211de81f0_0 .var "temp", 31 0;
E_0x7ff211de3500 .event posedge, v0x7ff211de7d10_0;
S_0x7ff211de8300 .scope module, "i_mem1" "SP_SRAM" 2 70, 3 2 0, S_0x7ff211dab370;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "CSN"
    .port_info 2 /INPUT 10 "ADDR"
    .port_info 3 /INPUT 1 "WEN"
    .port_info 4 /INPUT 4 "BE"
    .port_info 5 /INPUT 32 "DI"
    .port_info 6 /OUTPUT 32 "DOUT"
P_0x7ff211de84c0 .param/l "AWIDTH" 0 3 2, +C4<00000000000000000000000000001010>;
P_0x7ff211de8500 .param/str "ROMDATA" 0 3 2, "/Users/amy_hyunji/Documents/GitHub/Computer_Architecture/lab4/code/testcase/hex/sort.hex";
P_0x7ff211de8540 .param/l "SIZE" 0 3 2, +C4<00000000000000000000010000000000>;
L_0x7ff211df97f0/d .functor BUFZ 32, v0x7ff211de8c80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ff211df97f0 .delay 32 (1000,1000,1000) L_0x7ff211df97f0/d;
v0x7ff211de8840_0 .net "ADDR", 9 0, L_0x7ff211df98a0;  1 drivers
L_0x102933170 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7ff211de88d0_0 .net "BE", 3 0, L_0x102933170;  1 drivers
v0x7ff211de8960_0 .net "CLK", 0 0, L_0x7ff211df76b0;  alias, 1 drivers
v0x7ff211de89f0_0 .net "CSN", 0 0, L_0x7ff211df8840;  alias, 1 drivers
o0x102902398 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7ff211de8a80_0 .net "DI", 31 0, o0x102902398;  0 drivers
v0x7ff211de8b50_0 .net "DOUT", 31 0, L_0x7ff211df97f0;  alias, 1 drivers
L_0x102933128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff211de8be0_0 .net "WEN", 0 0, L_0x102933128;  1 drivers
v0x7ff211de8c80_0 .var "outline", 31 0;
v0x7ff211de8d30 .array "ram", 1023 0, 31 0;
v0x7ff211de8e40_0 .var "temp", 31 0;
S_0x7ff211de8f50 .scope module, "reg_file1" "REG_FILE" 2 99, 4 1 0, S_0x7ff211dab370;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "WE"
    .port_info 2 /INPUT 1 "RSTn"
    .port_info 3 /INPUT 5 "RA1"
    .port_info 4 /INPUT 5 "RA2"
    .port_info 5 /INPUT 5 "WA"
    .port_info 6 /INPUT 32 "WD"
    .port_info 7 /OUTPUT 32 "RD1"
    .port_info 8 /OUTPUT 32 "RD2"
P_0x7ff211de9120 .param/l "AWIDTH" 0 4 4, +C4<00000000000000000000000000000101>;
P_0x7ff211de9160 .param/l "DWIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x7ff211de91a0 .param/l "MDEPTH" 0 4 3, +C4<00000000000000000000000000100000>;
L_0x7ff211df9d90 .functor BUFZ 32, L_0x7ff211df9b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ff211dfa040 .functor BUFZ 32, L_0x7ff211df9e40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff211de9470_0 .net "CLK", 0 0, L_0x7ff211df76b0;  alias, 1 drivers
v0x7ff211de9540_0 .net "RA1", 4 0, v0x7ff211df0ab0_0;  alias, 1 drivers
v0x7ff211de95d0_0 .net "RA2", 4 0, v0x7ff211df0c60_0;  alias, 1 drivers
v0x7ff211de9660_0 .net "RD1", 31 0, L_0x7ff211df9d90;  alias, 1 drivers
v0x7ff211de96f0_0 .net "RD2", 31 0, L_0x7ff211dfa040;  alias, 1 drivers
v0x7ff211de97c0 .array "RF", 0 31, 31 0;
v0x7ff211de9850_0 .net "RSTn", 0 0, v0x7ff211dea410_0;  alias, 1 drivers
v0x7ff211de98f0_0 .net "WA", 4 0, L_0x7ff211df7d00;  alias, 1 drivers
v0x7ff211de99a0_0 .net "WD", 31 0, L_0x7ff211df9220;  alias, 1 drivers
v0x7ff211de9ab0_0 .net "WE", 0 0, L_0x7ff211df81e0;  alias, 1 drivers
v0x7ff211de9b50_0 .net *"_s0", 31 0, L_0x7ff211df9b30;  1 drivers
v0x7ff211de9c00_0 .net *"_s10", 6 0, L_0x7ff211df9f00;  1 drivers
L_0x102933200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff211de9cb0_0 .net *"_s13", 1 0, L_0x102933200;  1 drivers
v0x7ff211de9d60_0 .net *"_s2", 6 0, L_0x7ff211df9c70;  1 drivers
L_0x1029331b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff211de9e10_0 .net *"_s5", 1 0, L_0x1029331b8;  1 drivers
v0x7ff211de9ec0_0 .net *"_s8", 31 0, L_0x7ff211df9e40;  1 drivers
L_0x7ff211df9b30 .array/port v0x7ff211de97c0, L_0x7ff211df9c70;
L_0x7ff211df9c70 .concat [ 5 2 0 0], v0x7ff211df0ab0_0, L_0x1029331b8;
L_0x7ff211df9e40 .array/port v0x7ff211de97c0, L_0x7ff211df9f00;
L_0x7ff211df9f00 .concat [ 5 2 0 0], v0x7ff211df0c60_0, L_0x102933200;
S_0x7ff211dea050 .scope module, "riscv_clkrst1" "RISCV_CLKRST" 2 31, 5 3 0, S_0x7ff211dab370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "CLK"
    .port_info 1 /OUTPUT 1 "RSTn"
L_0x7ff211df76b0 .functor BUFZ 1, v0x7ff211dea360_0, C4<0>, C4<0>, C4<0>;
v0x7ff211dea200_0 .net "CLK", 0 0, L_0x7ff211df76b0;  alias, 1 drivers
v0x7ff211dea2a0_0 .net "RSTn", 0 0, v0x7ff211dea410_0;  alias, 1 drivers
v0x7ff211dea360_0 .var "clock_q", 0 0;
v0x7ff211dea410_0 .var "reset_n_q", 0 0;
E_0x7ff211dea1b0 .event edge, v0x7ff211dea360_0;
S_0x7ff211dea4c0 .scope module, "riscv_top1" "RISCV_TOP" 2 37, 6 1 0, S_0x7ff211dab370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RSTn"
    .port_info 2 /OUTPUT 1 "I_MEM_CSN"
    .port_info 3 /INPUT 32 "I_MEM_DI"
    .port_info 4 /OUTPUT 12 "I_MEM_ADDR"
    .port_info 5 /OUTPUT 1 "D_MEM_CSN"
    .port_info 6 /INPUT 32 "D_MEM_DI"
    .port_info 7 /OUTPUT 32 "D_MEM_DOUT"
    .port_info 8 /OUTPUT 12 "D_MEM_ADDR"
    .port_info 9 /OUTPUT 1 "D_MEM_WEN"
    .port_info 10 /OUTPUT 4 "D_MEM_BE"
    .port_info 11 /OUTPUT 1 "RF_WE"
    .port_info 12 /OUTPUT 5 "RF_RA1"
    .port_info 13 /OUTPUT 5 "RF_RA2"
    .port_info 14 /OUTPUT 5 "RF_WA1"
    .port_info 15 /INPUT 32 "RF_RD1"
    .port_info 16 /INPUT 32 "RF_RD2"
    .port_info 17 /OUTPUT 32 "RF_WD"
    .port_info 18 /OUTPUT 1 "HALT"
    .port_info 19 /OUTPUT 32 "NUM_INST"
    .port_info 20 /OUTPUT 32 "OUTPUT_PORT"
L_0x7ff211df77c0 .functor BUFZ 32, v0x7ff211deb310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ff211df8c20 .functor AND 1, v0x7ff211dec1a0_0, v0x7ff211dedec0_0, C4<1>, C4<1>;
L_0x7ff211df8c90 .functor OR 1, L_0x7ff211df8c20, v0x7ff211dede20_0, C4<0>, C4<0>;
v0x7ff211df3ee0_0 .net "ALUOUT_D", 31 0, L_0x7ff211df8d00;  1 drivers
v0x7ff211df3ff0_0 .net "ALU_CONTROL", 10 0, L_0x7ff211df86f0;  1 drivers
v0x7ff211df4080_0 .net "ALU_D", 31 0, L_0x7ff211df9500;  1 drivers
v0x7ff211df4110_0 .net "A_OUT", 31 0, L_0x7ff211df8d70;  1 drivers
v0x7ff211df41a0_0 .net "B_OUT", 31 0, v0x7ff211deb310_0;  1 drivers
v0x7ff211df42b0_0 .net "CLK", 0 0, L_0x7ff211df76b0;  alias, 1 drivers
v0x7ff211df4340_0 .net "D_MEM_ADDR", 11 0, L_0x7ff211df9030;  alias, 1 drivers
v0x7ff211df43d0_0 .net "D_MEM_BE", 3 0, L_0x7ff211df8600;  alias, 1 drivers
v0x7ff211df44a0_0 .net "D_MEM_CSN", 0 0, L_0x7ff211df8760;  alias, 1 drivers
v0x7ff211df45b0_0 .net "D_MEM_DI", 31 0, L_0x7ff211df9a20;  alias, 1 drivers
v0x7ff211df4680_0 .net "D_MEM_DOUT", 31 0, L_0x7ff211df77c0;  alias, 1 drivers
v0x7ff211df4710_0 .net "D_MEM_WEN", 0 0, L_0x7ff211df8440;  alias, 1 drivers
v0x7ff211df47e0_0 .net "FUNCT3", 2 0, L_0x7ff211df7c20;  1 drivers
v0x7ff211df48b0_0 .net "FUNCT7", 6 0, L_0x7ff211df7c90;  1 drivers
v0x7ff211df4940_0 .net "HALT", 0 0, L_0x7ff211df8b30;  alias, 1 drivers
v0x7ff211df49d0_0 .net "IMMEDIATE", 31 0, L_0x7ff211df7950;  1 drivers
v0x7ff211df4a60_0 .net "IR_WR", 0 0, L_0x7ff211df8380;  1 drivers
v0x7ff211df4c30_0 .var "I_MEM_ADDR", 11 0;
v0x7ff211df4cc0_0 .net "I_MEM_CSN", 0 0, L_0x7ff211df8840;  alias, 1 drivers
v0x7ff211df4d50_0 .net "I_MEM_DI", 31 0, L_0x7ff211df97f0;  alias, 1 drivers
v0x7ff211df4de0_0 .net "JALROUT_D", 31 0, L_0x7ff211df8f50;  1 drivers
v0x7ff211df4e70_0 .net "JALR_D", 31 0, L_0x7ff211df93c0;  1 drivers
v0x7ff211df4f40_0 .net "MUX1", 0 0, L_0x7ff211df7f30;  1 drivers
v0x7ff211df5010_0 .net "MUX1_OUT", 31 0, L_0x7ff211df90a0;  1 drivers
v0x7ff211df50e0_0 .net "MUX2", 1 0, L_0x7ff211df7fe0;  1 drivers
v0x7ff211df51b0_0 .net "MUX2_OUT", 31 0, L_0x7ff211df92c0;  1 drivers
v0x7ff211df5280_0 .net "MUX4", 1 0, L_0x7ff211df8070;  1 drivers
v0x7ff211df5350_0 .var "NUM_INST", 31 0;
v0x7ff211df53e0_0 .net "OP", 3 0, L_0x7ff211df96e0;  1 drivers
v0x7ff211df54b0_0 .net "OPCODE", 6 0, L_0x7ff211df7830;  1 drivers
v0x7ff211df5540_0 .net "OUTPUT_PORT", 31 0, L_0x7ff211df9780;  alias, 1 drivers
v0x7ff211df55d0_0 .net "PC_IN", 31 0, L_0x7ff211df9130;  1 drivers
v0x7ff211df56a0_0 .net "PC_OUT", 31 0, L_0x7ff211df6010;  1 drivers
v0x7ff211df4af0_0 .net "PC_WR", 0 0, v0x7ff211dede20_0;  1 drivers
v0x7ff211df5930_0 .net "PC_WRITE_COND", 0 0, v0x7ff211dedec0_0;  1 drivers
v0x7ff211df59c0_0 .net "REWR_MUX", 0 0, L_0x7ff211df8530;  1 drivers
v0x7ff211df5a50_0 .net "RF_RA1", 4 0, v0x7ff211df0ab0_0;  alias, 1 drivers
v0x7ff211df5b20_0 .net "RF_RA2", 4 0, v0x7ff211df0c60_0;  alias, 1 drivers
v0x7ff211df5bf0_0 .net "RF_RD1", 31 0, L_0x7ff211df9d90;  alias, 1 drivers
v0x7ff211df5c80_0 .net "RF_RD2", 31 0, L_0x7ff211dfa040;  alias, 1 drivers
v0x7ff211df5d50_0 .net "RF_WA1", 4 0, L_0x7ff211df7d00;  alias, 1 drivers
v0x7ff211df5e20_0 .net "RF_WD", 31 0, L_0x7ff211df9220;  alias, 1 drivers
v0x7ff211df5eb0_0 .net "RF_WE", 0 0, L_0x7ff211df81e0;  alias, 1 drivers
v0x7ff211df5f80_0 .net "RSTn", 0 0, v0x7ff211dea410_0;  alias, 1 drivers
v0x7ff211df6090_0 .net "TEMP", 11 0, L_0x7ff211df8fc0;  1 drivers
v0x7ff211df6120_0 .net "ZERO", 0 0, v0x7ff211dec1a0_0;  1 drivers
v0x7ff211df61b0_0 .net "_NUM_INST", 31 0, L_0x7ff211df87d0;  1 drivers
v0x7ff211df6240_0 .net *"_s2", 0 0, L_0x7ff211df8c20;  1 drivers
E_0x7ff211dea960 .event edge, v0x7ff211defa20_0;
S_0x7ff211dea9a0 .scope module, "A" "REG" 6 118, 7 29 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 32 "IN_VAL"
    .port_info 2 /OUTPUT 32 "OUT_VAL"
L_0x7ff211df8d70 .functor BUFZ 32, v0x7ff211deae00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff211deabb0_0 .net "CLK", 0 0, L_0x7ff211df76b0;  alias, 1 drivers
v0x7ff211deacd0_0 .net "IN_VAL", 31 0, L_0x7ff211df9d90;  alias, 1 drivers
v0x7ff211dead70_0 .net "OUT_VAL", 31 0, L_0x7ff211df8d70;  alias, 1 drivers
v0x7ff211deae00_0 .var "_VAL", 31 0;
S_0x7ff211deaf00 .scope module, "B" "REG" 6 123, 7 29 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 32 "IN_VAL"
    .port_info 2 /OUTPUT 32 "OUT_VAL"
v0x7ff211deb110_0 .net "CLK", 0 0, L_0x7ff211df76b0;  alias, 1 drivers
v0x7ff211deb1a0_0 .net "IN_VAL", 31 0, L_0x7ff211dfa040;  alias, 1 drivers
v0x7ff211deb260_0 .net "OUT_VAL", 31 0, v0x7ff211deb310_0;  alias, 1 drivers
v0x7ff211deb310_0 .var "_VAL", 31 0;
S_0x7ff211deb410 .scope module, "MREWR_MUX" "ONEBITMUX" 6 155, 8 1 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SIGNAL"
    .port_info 1 /INPUT 32 "INPUT1"
    .port_info 2 /INPUT 32 "INPUT2"
    .port_info 3 /OUTPUT 32 "OUTPUT"
L_0x7ff211df9220 .functor BUFZ 32, v0x7ff211deb970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff211deb690_0 .net "INPUT1", 31 0, L_0x7ff211df8d00;  alias, 1 drivers
v0x7ff211deb750_0 .net "INPUT2", 31 0, L_0x7ff211df9a20;  alias, 1 drivers
v0x7ff211deb810_0 .net "OUTPUT", 31 0, L_0x7ff211df9220;  alias, 1 drivers
v0x7ff211deb8e0_0 .net "SIGNAL", 0 0, L_0x7ff211df8530;  alias, 1 drivers
v0x7ff211deb970_0 .var "_OUTPUT", 31 0;
E_0x7ff211deb640 .event edge, v0x7ff211deb8e0_0, v0x7ff211deb690_0, v0x7ff211de7ee0_0;
S_0x7ff211deba90 .scope module, "alu" "ALU" 6 176, 9 1 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "OP"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
    .port_info 3 /OUTPUT 32 "Out"
    .port_info 4 /OUTPUT 1 "Zero"
L_0x7ff211df9500 .functor BUFZ 32, v0x7ff211debea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff211debd30_0 .net "A", 31 0, L_0x7ff211df90a0;  alias, 1 drivers
v0x7ff211debdf0_0 .net "B", 31 0, L_0x7ff211df92c0;  alias, 1 drivers
v0x7ff211debea0_0 .var "Kout", 31 0;
v0x7ff211debf60_0 .net "OP", 3 0, L_0x7ff211df96e0;  alias, 1 drivers
v0x7ff211dec010_0 .net "Out", 31 0, L_0x7ff211df9500;  alias, 1 drivers
v0x7ff211dec100_0 .net "Zero", 0 0, v0x7ff211dec1a0_0;  alias, 1 drivers
v0x7ff211dec1a0_0 .var "_ZERO", 0 0;
E_0x7ff211debcf0 .event edge, v0x7ff211debf60_0, v0x7ff211debd30_0, v0x7ff211debdf0_0;
S_0x7ff211dec2c0 .scope module, "alucontrol" "ALUCONTROL" 6 183, 10 1 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "ALU_CONTROL"
    .port_info 1 /INPUT 3 "FUNCT3"
    .port_info 2 /INPUT 7 "FUNCT7"
    .port_info 3 /OUTPUT 4 "CONTROLOUT"
v0x7ff211dec540_0 .net "ALU_CONTROL", 10 0, L_0x7ff211df86f0;  alias, 1 drivers
v0x7ff211dec5f0_0 .net "CONTROLOUT", 3 0, L_0x7ff211df96e0;  alias, 1 drivers
v0x7ff211dec6b0_0 .net "FUNCT3", 2 0, L_0x7ff211df7c20;  alias, 1 drivers
v0x7ff211dec760_0 .net "FUNCT7", 6 0, L_0x7ff211df7c90;  alias, 1 drivers
v0x7ff211dec810_0 .var "OP", 6 0;
v0x7ff211dec900_0 .var "STATE", 3 0;
v0x7ff211dec9b0_0 .var "_CONTROLOUT", 4 0;
E_0x7ff211debc40/0 .event edge, v0x7ff211dec540_0, v0x7ff211dec900_0, v0x7ff211dec810_0, v0x7ff211dec760_0;
E_0x7ff211debc40/1 .event edge, v0x7ff211dec6b0_0;
E_0x7ff211debc40 .event/or E_0x7ff211debc40/0, E_0x7ff211debc40/1;
L_0x7ff211df96e0 .part v0x7ff211dec9b0_0, 0, 4;
S_0x7ff211decaa0 .scope module, "aluout" "REG" 6 113, 7 29 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 32 "IN_VAL"
    .port_info 2 /OUTPUT 32 "OUT_VAL"
L_0x7ff211df8d00 .functor BUFZ 32, v0x7ff211deced0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff211decca0_0 .net "CLK", 0 0, L_0x7ff211df76b0;  alias, 1 drivers
v0x7ff211decd40_0 .net "IN_VAL", 31 0, L_0x7ff211df9500;  alias, 1 drivers
v0x7ff211dece00_0 .net "OUT_VAL", 31 0, L_0x7ff211df8d00;  alias, 1 drivers
v0x7ff211deced0_0 .var "_VAL", 31 0;
S_0x7ff211decfb0 .scope module, "control" "CONTROL" 6 81, 11 1 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "OPCODE"
    .port_info 1 /INPUT 1 "RSTn"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /OUTPUT 4 "_D_MEM_BE"
    .port_info 4 /OUTPUT 1 "_MUX1"
    .port_info 5 /OUTPUT 1 "_PC_WR"
    .port_info 6 /OUTPUT 1 "_RF_WE"
    .port_info 7 /OUTPUT 1 "_PC_WRITE_COND"
    .port_info 8 /OUTPUT 1 "_IR_WR"
    .port_info 9 /OUTPUT 1 "_D_MEM_WEN"
    .port_info 10 /OUTPUT 1 "_REWR_MUX"
    .port_info 11 /OUTPUT 1 "_I_MEM_CSN"
    .port_info 12 /OUTPUT 1 "_D_MEM_CSN"
    .port_info 13 /OUTPUT 2 "_MUX2"
    .port_info 14 /OUTPUT 2 "_MUX4"
    .port_info 15 /OUTPUT 11 "_ALU_CONTROL"
    .port_info 16 /OUTPUT 32 "NUM_INST"
L_0x7ff211df7e10 .functor BUFZ 4, v0x7ff211ded620_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7ff211df7e80 .functor BUFZ 4, v0x7ff211dedcc0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7ff211df7f30 .functor BUFZ 1, v0x7ff211ded900_0, C4<0>, C4<0>, C4<0>;
L_0x7ff211df7fe0 .functor BUFZ 2, v0x7ff211ded9a0_0, C4<00>, C4<00>, C4<00>;
L_0x7ff211df8070 .functor BUFZ 2, v0x7ff211dedab0_0, C4<00>, C4<00>, C4<00>;
L_0x7ff211df81e0 .functor BUFZ 1, v0x7ff211dee0f0_0, C4<0>, C4<0>, C4<0>;
L_0x7ff211df8380 .functor BUFZ 1, v0x7ff211ded860_0, C4<0>, C4<0>, C4<0>;
L_0x7ff211df8440 .functor BUFZ 1, v0x7ff211ded7c0_0, C4<0>, C4<0>, C4<0>;
L_0x7ff211df8530 .functor BUFZ 1, v0x7ff211dedf60_0, C4<0>, C4<0>, C4<0>;
L_0x7ff211df8600 .functor BUFZ 4, v0x7ff211ded6d0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7ff211df86f0 .functor BUFZ 11, v0x7ff211ded410_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_0x7ff211df87d0 .functor BUFZ 32, v0x7ff211dee770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ff211df8840 .functor NOT 1, v0x7ff211dea410_0, C4<0>, C4<0>, C4<0>;
L_0x7ff211df8760 .functor NOT 1, v0x7ff211dea410_0, C4<0>, C4<0>, C4<0>;
v0x7ff211ded410_0 .var "ALU_CONTROL", 10 0;
v0x7ff211ded4d0_0 .net "CLK", 0 0, L_0x7ff211df76b0;  alias, 1 drivers
v0x7ff211ded570_0 .net "CUR_STATE", 3 0, L_0x7ff211df7e10;  1 drivers
v0x7ff211ded620_0 .var "CUR_STATE_REG", 3 0;
v0x7ff211ded6d0_0 .var "D_MEM_BE", 3 0;
v0x7ff211ded7c0_0 .var "D_MEM_WEN", 0 0;
v0x7ff211ded860_0 .var "IR_WR", 0 0;
v0x7ff211ded900_0 .var "MUX1", 0 0;
v0x7ff211ded9a0_0 .var "MUX2", 1 0;
v0x7ff211dedab0_0 .var "MUX4", 1 0;
v0x7ff211dedb60_0 .net "NUM_INST", 31 0, L_0x7ff211df87d0;  alias, 1 drivers
v0x7ff211dedc10_0 .net "NXT_STATE", 3 0, L_0x7ff211df7e80;  1 drivers
v0x7ff211dedcc0_0 .var "NXT_STATE_REG", 3 0;
v0x7ff211dedd70_0 .net "OPCODE", 6 0, L_0x7ff211df7830;  alias, 1 drivers
v0x7ff211dede20_0 .var "PC_WR", 0 0;
v0x7ff211dedec0_0 .var "PC_WRITE_COND", 0 0;
v0x7ff211dedf60_0 .var "REWR_MUX", 0 0;
v0x7ff211dee0f0_0 .var "RF_WE", 0 0;
v0x7ff211dee180_0 .net "RSTn", 0 0, v0x7ff211dea410_0;  alias, 1 drivers
v0x7ff211dee250_0 .net "_ALU_CONTROL", 10 0, L_0x7ff211df86f0;  alias, 1 drivers
v0x7ff211dee2e0_0 .net "_D_MEM_BE", 3 0, L_0x7ff211df8600;  alias, 1 drivers
v0x7ff211dee370_0 .net "_D_MEM_CSN", 0 0, L_0x7ff211df8760;  alias, 1 drivers
v0x7ff211dee400_0 .net "_D_MEM_WEN", 0 0, L_0x7ff211df8440;  alias, 1 drivers
v0x7ff211dee490_0 .net "_IR_WR", 0 0, L_0x7ff211df8380;  alias, 1 drivers
v0x7ff211dee520_0 .net "_I_MEM_CSN", 0 0, L_0x7ff211df8840;  alias, 1 drivers
v0x7ff211dee5b0_0 .net "_MUX1", 0 0, L_0x7ff211df7f30;  alias, 1 drivers
v0x7ff211dee640_0 .net "_MUX2", 1 0, L_0x7ff211df7fe0;  alias, 1 drivers
v0x7ff211dee6d0_0 .net "_MUX4", 1 0, L_0x7ff211df8070;  alias, 1 drivers
v0x7ff211dee770_0 .var "_NUMINST", 31 0;
v0x7ff211dee820_0 .net "_PC_WR", 0 0, v0x7ff211dede20_0;  alias, 1 drivers
v0x7ff211dee8c0_0 .net "_PC_WRITE_COND", 0 0, v0x7ff211dedec0_0;  alias, 1 drivers
v0x7ff211dee960_0 .net "_REWR_MUX", 0 0, L_0x7ff211df8530;  alias, 1 drivers
v0x7ff211deea10_0 .net "_RF_WE", 0 0, L_0x7ff211df81e0;  alias, 1 drivers
E_0x7ff211ded390 .event edge, v0x7ff211ded570_0, v0x7ff211dedd70_0, v0x7ff211de9850_0;
E_0x7ff211ded3d0 .event negedge, v0x7ff211de7d10_0;
S_0x7ff211deed40 .scope module, "d_translate" "TRANSLATE" 6 137, 12 1 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "E_ADDR"
    .port_info 1 /OUTPUT 12 "T_ADDR"
L_0x7ff211df9030 .functor BUFZ 12, v0x7ff211def080_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7ff211ded160_0 .net "E_ADDR", 31 0, L_0x7ff211df8d00;  alias, 1 drivers
v0x7ff211deefe0_0 .net "T_ADDR", 11 0, L_0x7ff211df9030;  alias, 1 drivers
v0x7ff211def080_0 .var "temp_T_ADDR", 11 0;
E_0x7ff211deef30 .event edge, v0x7ff211deb690_0;
S_0x7ff211def160 .scope module, "halt" "HALT" 6 101, 13 1 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "_Instruction"
    .port_info 1 /INPUT 32 "_RF_RD1"
    .port_info 2 /OUTPUT 1 "_halt"
L_0x7ff211df8b30 .functor BUFZ 1, v0x7ff211def630_0, C4<0>, C4<0>, C4<0>;
v0x7ff211def440_0 .net "_Instruction", 31 0, L_0x7ff211df97f0;  alias, 1 drivers
v0x7ff211def510_0 .net "_RF_RD1", 31 0, L_0x7ff211df9d90;  alias, 1 drivers
v0x7ff211def5a0_0 .net "_halt", 0 0, L_0x7ff211df8b30;  alias, 1 drivers
v0x7ff211def630_0 .var "reg_halt", 0 0;
E_0x7ff211def400 .event edge, v0x7ff211de8b50_0, v0x7ff211de9660_0;
S_0x7ff211def720 .scope module, "i_translate" "TRANSLATE" 6 133, 12 1 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "E_ADDR"
    .port_info 1 /OUTPUT 12 "T_ADDR"
L_0x7ff211df8fc0 .functor BUFZ 12, v0x7ff211defac0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7ff211def960_0 .net "E_ADDR", 31 0, L_0x7ff211df6010;  alias, 1 drivers
v0x7ff211defa20_0 .net "T_ADDR", 11 0, L_0x7ff211df8fc0;  alias, 1 drivers
v0x7ff211defac0_0 .var "temp_T_ADDR", 11 0;
E_0x7ff211def910 .event edge, v0x7ff211def960_0;
S_0x7ff211defba0 .scope module, "instreg" "INSTREG" 6 68, 14 1 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "IRWRITE"
    .port_info 3 /OUTPUT 7 "OPCODE"
    .port_info 4 /OUTPUT 32 "IMMEDIATE"
    .port_info 5 /OUTPUT 5 "RS1"
    .port_info 6 /OUTPUT 5 "RS2"
    .port_info 7 /OUTPUT 3 "FUNCT3"
    .port_info 8 /OUTPUT 7 "FUNCT7"
    .port_info 9 /OUTPUT 5 "RD"
L_0x7ff211df7830 .functor BUFZ 7, v0x7ff211df0950_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x7ff211df7950 .functor BUFZ 32, v0x7ff211df08a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ff211df7c20 .functor BUFZ 3, v0x7ff211df0760_0, C4<000>, C4<000>, C4<000>;
L_0x7ff211df7c90 .functor BUFZ 7, v0x7ff211df07f0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x7ff211df7d00 .functor BUFZ 5, v0x7ff211df0a00_0, C4<00000>, C4<00000>, C4<00000>;
v0x7ff211defed0_0 .net "CLK", 0 0, L_0x7ff211df76b0;  alias, 1 drivers
v0x7ff211df0070_0 .net "FUNCT3", 2 0, L_0x7ff211df7c20;  alias, 1 drivers
v0x7ff211df0110_0 .net "FUNCT7", 6 0, L_0x7ff211df7c90;  alias, 1 drivers
v0x7ff211df01a0_0 .net "IMMEDIATE", 31 0, L_0x7ff211df7950;  alias, 1 drivers
v0x7ff211df0230_0 .net "INSTRUCTION", 31 0, L_0x7ff211df97f0;  alias, 1 drivers
v0x7ff211df0340_0 .net "IRWRITE", 0 0, L_0x7ff211df8380;  alias, 1 drivers
v0x7ff211df03d0_0 .net "OPCODE", 6 0, L_0x7ff211df7830;  alias, 1 drivers
v0x7ff211df0460_0 .net "RD", 4 0, L_0x7ff211df7d00;  alias, 1 drivers
v0x7ff211df0510_0 .net "RS1", 4 0, v0x7ff211df0ab0_0;  alias, 1 drivers
v0x7ff211df0640_0 .net "RS2", 4 0, v0x7ff211df0c60_0;  alias, 1 drivers
v0x7ff211df06d0_0 .var "TEMP_INST", 31 0;
v0x7ff211df0760_0 .var "_FUNCT3", 2 0;
v0x7ff211df07f0_0 .var "_FUNCT7", 6 0;
v0x7ff211df08a0_0 .var "_IMMEDIATE", 31 0;
v0x7ff211df0950_0 .var "_OPCODE", 6 0;
v0x7ff211df0a00_0 .var "_RD", 4 0;
v0x7ff211df0ab0_0 .var "_RS1", 4 0;
v0x7ff211df0c60_0 .var "_RS2", 4 0;
E_0x7ff211defe90 .event edge, v0x7ff211df06d0_0;
S_0x7ff211df0e00 .scope module, "isjalr" "ISJALR" 6 170, 15 1 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "IMM"
    .port_info 2 /OUTPUT 32 "JALR_OUT"
v0x7ff211df0fa0_0 .net "A", 31 0, L_0x7ff211df8d70;  alias, 1 drivers
v0x7ff211df1070_0 .net "IMM", 31 0, L_0x7ff211df7950;  alias, 1 drivers
v0x7ff211df1120_0 .net "JALR_OUT", 31 0, L_0x7ff211df93c0;  alias, 1 drivers
v0x7ff211df11d0_0 .var "_JALR_OUT", 0 0;
L_0x1029330e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff211df1270_0 .net *"_s3", 30 0, L_0x1029330e0;  1 drivers
E_0x7ff211df0f60 .event edge, v0x7ff211dead70_0, v0x7ff211df01a0_0;
L_0x7ff211df93c0 .concat [ 1 31 0 0], v0x7ff211df11d0_0, L_0x1029330e0;
S_0x7ff211df1390 .scope module, "jalrreg" "REG" 6 128, 7 29 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 32 "IN_VAL"
    .port_info 2 /OUTPUT 32 "OUT_VAL"
L_0x7ff211df8f50 .functor BUFZ 32, v0x7ff211df17a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff211df1590_0 .net "CLK", 0 0, L_0x7ff211df76b0;  alias, 1 drivers
v0x7ff211df1630_0 .net "IN_VAL", 31 0, L_0x7ff211df93c0;  alias, 1 drivers
v0x7ff211df16f0_0 .net "OUT_VAL", 31 0, L_0x7ff211df8f50;  alias, 1 drivers
v0x7ff211df17a0_0 .var "_VAL", 31 0;
S_0x7ff211df18a0 .scope module, "mux1" "ONEBITMUX" 6 141, 8 1 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SIGNAL"
    .port_info 1 /INPUT 32 "INPUT1"
    .port_info 2 /INPUT 32 "INPUT2"
    .port_info 3 /OUTPUT 32 "OUTPUT"
L_0x7ff211df90a0 .functor BUFZ 32, v0x7ff211df1e10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff211df1b10_0 .net "INPUT1", 31 0, L_0x7ff211df6010;  alias, 1 drivers
v0x7ff211df1be0_0 .net "INPUT2", 31 0, L_0x7ff211df8d70;  alias, 1 drivers
v0x7ff211df1cb0_0 .net "OUTPUT", 31 0, L_0x7ff211df90a0;  alias, 1 drivers
v0x7ff211df1d60_0 .net "SIGNAL", 0 0, L_0x7ff211df7f30;  alias, 1 drivers
v0x7ff211df1e10_0 .var "_OUTPUT", 31 0;
E_0x7ff211df1ab0 .event edge, v0x7ff211dee5b0_0, v0x7ff211def960_0, v0x7ff211dead70_0;
S_0x7ff211df1f20 .scope module, "mux2" "TWOBITMUX" 6 161, 16 1 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "SIGNAL"
    .port_info 1 /INPUT 32 "INPUT1"
    .port_info 2 /INPUT 32 "INPUT2"
    .port_info 3 /INPUT 32 "INPUT3"
    .port_info 4 /INPUT 32 "INPUT4"
    .port_info 5 /OUTPUT 32 "OUTPUT"
L_0x7ff211df92c0 .functor BUFZ 32, v0x7ff211df2670_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x102933050 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ff211df2200_0 .net "INPUT1", 31 0, L_0x102933050;  1 drivers
v0x7ff211df22c0_0 .net "INPUT2", 31 0, v0x7ff211deb310_0;  alias, 1 drivers
v0x7ff211df2360_0 .net "INPUT3", 31 0, L_0x7ff211df7950;  alias, 1 drivers
L_0x102933098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff211df2450_0 .net "INPUT4", 31 0, L_0x102933098;  1 drivers
v0x7ff211df24f0_0 .net "OUTPUT", 31 0, L_0x7ff211df92c0;  alias, 1 drivers
v0x7ff211df25c0_0 .net "SIGNAL", 1 0, L_0x7ff211df7fe0;  alias, 1 drivers
v0x7ff211df2670_0 .var "_OUTPUT", 31 0;
E_0x7ff211df2190/0 .event edge, v0x7ff211dee640_0, v0x7ff211df2200_0, v0x7ff211deb260_0, v0x7ff211df01a0_0;
E_0x7ff211df2190/1 .event edge, v0x7ff211df2450_0;
E_0x7ff211df2190 .event/or E_0x7ff211df2190/0, E_0x7ff211df2190/1;
S_0x7ff211df2790 .scope module, "mux4" "TWOBITMUX" 6 147, 16 1 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "SIGNAL"
    .port_info 1 /INPUT 32 "INPUT1"
    .port_info 2 /INPUT 32 "INPUT2"
    .port_info 3 /INPUT 32 "INPUT3"
    .port_info 4 /INPUT 32 "INPUT4"
    .port_info 5 /OUTPUT 32 "OUTPUT"
L_0x7ff211df9130 .functor BUFZ 32, v0x7ff211df2eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff211df2a40_0 .net "INPUT1", 31 0, L_0x7ff211df9500;  alias, 1 drivers
v0x7ff211df2b30_0 .net "INPUT2", 31 0, L_0x7ff211df8f50;  alias, 1 drivers
v0x7ff211df2bd0_0 .net "INPUT3", 31 0, L_0x7ff211df8d00;  alias, 1 drivers
L_0x102933008 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff211df2c80_0 .net "INPUT4", 31 0, L_0x102933008;  1 drivers
v0x7ff211df2d20_0 .net "OUTPUT", 31 0, L_0x7ff211df9130;  alias, 1 drivers
v0x7ff211df2e10_0 .net "SIGNAL", 1 0, L_0x7ff211df8070;  alias, 1 drivers
v0x7ff211df2eb0_0 .var "_OUTPUT", 31 0;
E_0x7ff211df29d0/0 .event edge, v0x7ff211dee6d0_0, v0x7ff211dec010_0, v0x7ff211df16f0_0, v0x7ff211deb690_0;
E_0x7ff211df29d0/1 .event edge, v0x7ff211df2c80_0;
E_0x7ff211df29d0 .event/or E_0x7ff211df29d0/0, E_0x7ff211df29d0/1;
S_0x7ff211df2fe0 .scope module, "outputport" "OUTPUTPORT" 6 189, 17 1 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "REGWRVAL"
    .port_info 1 /INPUT 1 "ZERO"
    .port_info 2 /INPUT 12 "DMEMADDR"
    .port_info 3 /INPUT 7 "OPCODE"
    .port_info 4 /OUTPUT 32 "OUTPUT"
L_0x7ff211df9780 .functor BUFZ 32, v0x7ff211df36f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff211df32f0_0 .net "DMEMADDR", 11 0, L_0x7ff211df9030;  alias, 1 drivers
v0x7ff211df33e0_0 .net "OPCODE", 6 0, L_0x7ff211df7830;  alias, 1 drivers
v0x7ff211df34c0_0 .net "OUTPUT", 31 0, L_0x7ff211df9780;  alias, 1 drivers
v0x7ff211df3550_0 .net "REGWRVAL", 31 0, L_0x7ff211df9220;  alias, 1 drivers
v0x7ff211df3620_0 .net "ZERO", 0 0, v0x7ff211dec1a0_0;  alias, 1 drivers
v0x7ff211df36f0_0 .var "_OUTPUT", 31 0;
E_0x7ff211df3290 .event edge, v0x7ff211dedd70_0, v0x7ff211d03480_0, v0x7ff211dec100_0, v0x7ff211de99a0_0;
S_0x7ff211df37f0 .scope module, "pc" "CONTROLREG" 6 106, 7 1 0, S_0x7ff211dea4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "WREN"
    .port_info 2 /INPUT 32 "IN_VAL"
    .port_info 3 /INPUT 1 "RSTn"
    .port_info 4 /OUTPUT 32 "OUT_VAL"
L_0x7ff211df6010 .functor BUFZ 32, v0x7ff211df3dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff211df3a20_0 .net "CLK", 0 0, L_0x7ff211df76b0;  alias, 1 drivers
v0x7ff211df3ac0_0 .net "IN_VAL", 31 0, L_0x7ff211df9130;  alias, 1 drivers
v0x7ff211df3b80_0 .net "OUT_VAL", 31 0, L_0x7ff211df6010;  alias, 1 drivers
v0x7ff211df3c70_0 .net "RSTn", 0 0, v0x7ff211dea410_0;  alias, 1 drivers
v0x7ff211df3d00_0 .net "WREN", 0 0, L_0x7ff211df8c90;  1 drivers
v0x7ff211df3dd0_0 .var "_VAL", 31 0;
    .scope S_0x7ff211dea050;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff211dea360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff211dea410_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7ff211dea050;
T_1 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211dea360_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211dea410_0, 0;
    %end;
    .thread T_1;
    .scope S_0x7ff211dea050;
T_2 ;
    %wait E_0x7ff211dea1b0;
    %delay 5000, 0;
    %load/vec4 v0x7ff211dea360_0;
    %inv;
    %assign/vec4 v0x7ff211dea360_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7ff211defba0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211df06d0_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7ff211df0950_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211df08a0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff211df0ab0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff211df0c60_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff211df0760_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7ff211df07f0_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff211df0a00_0, 0, 5;
    %end;
    .thread T_3;
    .scope S_0x7ff211defba0;
T_4 ;
    %wait E_0x7ff211de3500;
    %load/vec4 v0x7ff211df0340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7ff211df0230_0;
    %assign/vec4 v0x7ff211df06d0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ff211defba0;
T_5 ;
    %wait E_0x7ff211defe90;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x7ff211df0ab0_0, 0, 5;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x7ff211df0c60_0, 0, 5;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7ff211df0a00_0, 0, 5;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x7ff211df0760_0, 0, 3;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x7ff211df07f0_0, 0, 7;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x7ff211df0950_0, 0, 7;
    %load/vec4 v0x7ff211df0950_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 5;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 7;
    %load/vec4 v0x7ff211df08a0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 0, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 20;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 1048575, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 20;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 1;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 8;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 1;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 10;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 1;
    %load/vec4 v0x7ff211df08a0_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 11;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 2047, 0, 11;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 11;
T_5.10 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 12;
    %load/vec4 v0x7ff211df08a0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 0, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 20;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 1048575, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 20;
T_5.12 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 12;
    %load/vec4 v0x7ff211df08a0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 0, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 20;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 1048575, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 20;
T_5.14 ;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 12;
    %load/vec4 v0x7ff211df08a0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 20;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 1048575, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 20;
T_5.16 ;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 1;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 4;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 6;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 1;
    %load/vec4 v0x7ff211df06d0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 1;
    %load/vec4 v0x7ff211df08a0_0;
    %parti/s 1, 12, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 0, 0, 19;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 19;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 524287, 0, 19;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211df08a0_0, 4, 19;
T_5.18 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7ff211decfb0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff211dee770_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7ff211ded620_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff211ded9a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff211dedab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dede20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dee0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dedec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dedf60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff211ded6d0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x7ff211ded410_0, 0;
    %end;
    .thread T_6;
    .scope S_0x7ff211decfb0;
T_7 ;
    %wait E_0x7ff211ded3d0;
    %load/vec4 v0x7ff211dee180_0;
    %load/vec4 v0x7ff211dedcc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7ff211dee770_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ff211dee770_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ff211decfb0;
T_8 ;
    %wait E_0x7ff211de3500;
    %load/vec4 v0x7ff211dedc10_0;
    %store/vec4 v0x7ff211ded620_0, 0, 4;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ff211decfb0;
T_9 ;
    %wait E_0x7ff211ded390;
    %load/vec4 v0x7ff211ded570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %jmp T_9.12;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff211ded9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dede20_0, 0;
    %load/vec4 v0x7ff211dedd70_0;
    %load/vec4 v0x7ff211ded570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff211ded410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dee0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dedec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211ded860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211ded7c0_0, 0;
    %load/vec4 v0x7ff211dee180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.14;
T_9.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
T_9.14 ;
    %jmp T_9.12;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded900_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ff211ded9a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ff211dedab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211dede20_0, 0;
    %load/vec4 v0x7ff211dedd70_0;
    %load/vec4 v0x7ff211ded570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff211ded410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dee0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dedec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211ded7c0_0, 0;
    %load/vec4 v0x7ff211dedd70_0;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.23;
T_9.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.23;
T_9.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.23;
T_9.17 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.23;
T_9.18 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.23;
T_9.19 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.23;
T_9.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.23;
T_9.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.23;
T_9.23 ;
    %pop/vec4 1;
    %jmp T_9.12;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff211ded9a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ff211dedab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211dede20_0, 0;
    %load/vec4 v0x7ff211dedd70_0;
    %load/vec4 v0x7ff211ded570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff211ded410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dee0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dedec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211ded7c0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.12;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dede20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dee0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dedec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded7c0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7ff211ded6d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.12;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211ded900_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ff211ded9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dede20_0, 0;
    %load/vec4 v0x7ff211dedd70_0;
    %load/vec4 v0x7ff211ded570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff211ded410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dee0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dedec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211ded7c0_0, 0;
    %load/vec4 v0x7ff211dedd70_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %jmp T_9.27;
T_9.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.27;
T_9.25 ;
    %vpi_call 11 158 "$display", "LWLWLWLW" {0 0 0};
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.27;
T_9.26 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.27;
T_9.27 ;
    %pop/vec4 1;
    %jmp T_9.12;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dede20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211dee0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dedec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211ded7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211dedf60_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.12;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211ded900_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff211ded9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dede20_0, 0;
    %load/vec4 v0x7ff211dedd70_0;
    %load/vec4 v0x7ff211ded570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff211ded410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dee0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dedec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211ded7c0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.12;
T_9.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff211ded9a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff211dedab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211dede20_0, 0;
    %load/vec4 v0x7ff211dedd70_0;
    %load/vec4 v0x7ff211ded570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff211ded410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dee0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dedec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211ded7c0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.12;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211ded900_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ff211ded9a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ff211dedab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dede20_0, 0;
    %load/vec4 v0x7ff211dedd70_0;
    %load/vec4 v0x7ff211ded570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff211ded410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dee0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211dedec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211ded7c0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.12;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff211ded9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dede20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dee0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dedec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211ded7c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.12;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dede20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211dee0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dedec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211ded7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dedf60_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dede20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dee0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211dedec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff211ded860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff211ded7c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7ff211dedcc0_0, 0;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ff211def160;
T_10 ;
    %wait E_0x7ff211def400;
    %load/vec4 v0x7ff211def440_0;
    %pushi/vec4 32871, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff211def510_0;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff211def630_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff211def630_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7ff211df37f0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211df3dd0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x7ff211df37f0;
T_12 ;
    %wait E_0x7ff211de3500;
    %load/vec4 v0x7ff211df3c70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211df3dd0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7ff211df3d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7ff211df3ac0_0;
    %store/vec4 v0x7ff211df3dd0_0, 0, 32;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7ff211decaa0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211deced0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x7ff211decaa0;
T_14 ;
    %wait E_0x7ff211de3500;
    %load/vec4 v0x7ff211decd40_0;
    %store/vec4 v0x7ff211deced0_0, 0, 32;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7ff211dea9a0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211deae00_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x7ff211dea9a0;
T_16 ;
    %wait E_0x7ff211de3500;
    %load/vec4 v0x7ff211deacd0_0;
    %store/vec4 v0x7ff211deae00_0, 0, 32;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7ff211deaf00;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211deb310_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x7ff211deaf00;
T_18 ;
    %wait E_0x7ff211de3500;
    %load/vec4 v0x7ff211deb1a0_0;
    %store/vec4 v0x7ff211deb310_0, 0, 32;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7ff211df1390;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211df17a0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x7ff211df1390;
T_20 ;
    %wait E_0x7ff211de3500;
    %load/vec4 v0x7ff211df1630_0;
    %store/vec4 v0x7ff211df17a0_0, 0, 32;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7ff211def720;
T_21 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7ff211defac0_0, 0, 12;
    %end;
    .thread T_21;
    .scope S_0x7ff211def720;
T_22 ;
    %wait E_0x7ff211def910;
    %load/vec4 v0x7ff211def960_0;
    %pushi/vec4 4095, 0, 32;
    %and;
    %pad/u 12;
    %store/vec4 v0x7ff211defac0_0, 0, 12;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7ff211deed40;
T_23 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7ff211def080_0, 0, 12;
    %end;
    .thread T_23;
    .scope S_0x7ff211deed40;
T_24 ;
    %wait E_0x7ff211deef30;
    %load/vec4 v0x7ff211ded160_0;
    %pushi/vec4 4095, 0, 32;
    %and;
    %pad/u 12;
    %store/vec4 v0x7ff211def080_0, 0, 12;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7ff211df18a0;
T_25 ;
    %wait E_0x7ff211df1ab0;
    %load/vec4 v0x7ff211df1d60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x7ff211df1b10_0;
    %store/vec4 v0x7ff211df1e10_0, 0, 32;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7ff211df1be0_0;
    %store/vec4 v0x7ff211df1e10_0, 0, 32;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7ff211df2790;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211df2eb0_0, 0, 32;
    %end;
    .thread T_26;
    .scope S_0x7ff211df2790;
T_27 ;
    %wait E_0x7ff211df29d0;
    %load/vec4 v0x7ff211df2e10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x7ff211df2a40_0;
    %store/vec4 v0x7ff211df2eb0_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7ff211df2e10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x7ff211df2b30_0;
    %store/vec4 v0x7ff211df2eb0_0, 0, 32;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x7ff211df2e10_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x7ff211df2bd0_0;
    %store/vec4 v0x7ff211df2eb0_0, 0, 32;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x7ff211df2c80_0;
    %store/vec4 v0x7ff211df2eb0_0, 0, 32;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7ff211deb410;
T_28 ;
    %wait E_0x7ff211deb640;
    %load/vec4 v0x7ff211deb8e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x7ff211deb690_0;
    %store/vec4 v0x7ff211deb970_0, 0, 32;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7ff211deb750_0;
    %store/vec4 v0x7ff211deb970_0, 0, 32;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7ff211df1f20;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211df2670_0, 0, 32;
    %end;
    .thread T_29;
    .scope S_0x7ff211df1f20;
T_30 ;
    %wait E_0x7ff211df2190;
    %load/vec4 v0x7ff211df25c0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x7ff211df2200_0;
    %store/vec4 v0x7ff211df2670_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7ff211df25c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_30.2, 4;
    %load/vec4 v0x7ff211df22c0_0;
    %store/vec4 v0x7ff211df2670_0, 0, 32;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x7ff211df25c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x7ff211df2360_0;
    %store/vec4 v0x7ff211df2670_0, 0, 32;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x7ff211df2450_0;
    %store/vec4 v0x7ff211df2670_0, 0, 32;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7ff211df0e00;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff211df11d0_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x7ff211df0e00;
T_32 ;
    %wait E_0x7ff211df0f60;
    %load/vec4 v0x7ff211df0fa0_0;
    %load/vec4 v0x7ff211df1070_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %pad/u 1;
    %store/vec4 v0x7ff211df11d0_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7ff211deba90;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211debea0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff211dec1a0_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x7ff211deba90;
T_34 ;
    %wait E_0x7ff211debcf0;
    %load/vec4 v0x7ff211debf60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_34.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_34.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_34.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_34.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_34.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211debea0_0, 0, 32;
    %jmp T_34.17;
T_34.0 ;
    %load/vec4 v0x7ff211debd30_0;
    %load/vec4 v0x7ff211debdf0_0;
    %add;
    %store/vec4 v0x7ff211debea0_0, 0, 32;
    %jmp T_34.17;
T_34.1 ;
    %load/vec4 v0x7ff211debd30_0;
    %load/vec4 v0x7ff211debdf0_0;
    %sub;
    %store/vec4 v0x7ff211debea0_0, 0, 32;
    %jmp T_34.17;
T_34.2 ;
    %load/vec4 v0x7ff211debd30_0;
    %load/vec4 v0x7ff211debdf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff211debea0_0, 0, 32;
    %jmp T_34.17;
T_34.3 ;
    %load/vec4 v0x7ff211debd30_0;
    %load/vec4 v0x7ff211debdf0_0;
    %cmp/s;
    %jmp/0xz  T_34.18, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff211debea0_0, 0, 32;
    %jmp T_34.19;
T_34.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211debea0_0, 0, 32;
T_34.19 ;
    %jmp T_34.17;
T_34.4 ;
    %load/vec4 v0x7ff211debd30_0;
    %load/vec4 v0x7ff211debdf0_0;
    %cmp/u;
    %jmp/0xz  T_34.20, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff211debea0_0, 0, 32;
    %jmp T_34.21;
T_34.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211debea0_0, 0, 32;
T_34.21 ;
    %jmp T_34.17;
T_34.5 ;
    %load/vec4 v0x7ff211debd30_0;
    %load/vec4 v0x7ff211debdf0_0;
    %xor;
    %store/vec4 v0x7ff211debea0_0, 0, 32;
    %jmp T_34.17;
T_34.6 ;
    %load/vec4 v0x7ff211debd30_0;
    %load/vec4 v0x7ff211debdf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7ff211debea0_0, 0, 32;
    %jmp T_34.17;
T_34.7 ;
    %load/vec4 v0x7ff211debd30_0;
    %load/vec4 v0x7ff211debdf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7ff211debea0_0, 0, 32;
    %jmp T_34.17;
T_34.8 ;
    %load/vec4 v0x7ff211debd30_0;
    %load/vec4 v0x7ff211debdf0_0;
    %or;
    %store/vec4 v0x7ff211debea0_0, 0, 32;
    %jmp T_34.17;
T_34.9 ;
    %load/vec4 v0x7ff211debd30_0;
    %load/vec4 v0x7ff211debdf0_0;
    %and;
    %store/vec4 v0x7ff211debea0_0, 0, 32;
    %jmp T_34.17;
T_34.10 ;
    %load/vec4 v0x7ff211debd30_0;
    %load/vec4 v0x7ff211debdf0_0;
    %cmp/e;
    %jmp/0xz  T_34.22, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff211dec1a0_0, 0, 1;
    %jmp T_34.23;
T_34.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff211dec1a0_0, 0, 1;
T_34.23 ;
    %jmp T_34.17;
T_34.11 ;
    %load/vec4 v0x7ff211debd30_0;
    %load/vec4 v0x7ff211debdf0_0;
    %cmp/ne;
    %jmp/0xz  T_34.24, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff211dec1a0_0, 0, 1;
    %jmp T_34.25;
T_34.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff211dec1a0_0, 0, 1;
T_34.25 ;
    %jmp T_34.17;
T_34.12 ;
    %load/vec4 v0x7ff211debd30_0;
    %load/vec4 v0x7ff211debdf0_0;
    %cmp/s;
    %jmp/0xz  T_34.26, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff211dec1a0_0, 0, 1;
    %jmp T_34.27;
T_34.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff211dec1a0_0, 0, 1;
T_34.27 ;
    %jmp T_34.17;
T_34.13 ;
    %load/vec4 v0x7ff211debdf0_0;
    %load/vec4 v0x7ff211debd30_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_34.28, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff211dec1a0_0, 0, 1;
    %jmp T_34.29;
T_34.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff211dec1a0_0, 0, 1;
T_34.29 ;
    %jmp T_34.17;
T_34.14 ;
    %load/vec4 v0x7ff211debd30_0;
    %load/vec4 v0x7ff211debdf0_0;
    %cmp/u;
    %jmp/0xz  T_34.30, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff211dec1a0_0, 0, 1;
    %jmp T_34.31;
T_34.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff211dec1a0_0, 0, 1;
T_34.31 ;
    %jmp T_34.17;
T_34.15 ;
    %load/vec4 v0x7ff211debdf0_0;
    %load/vec4 v0x7ff211debd30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_34.32, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff211dec1a0_0, 0, 1;
    %jmp T_34.33;
T_34.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff211dec1a0_0, 0, 1;
T_34.33 ;
    %jmp T_34.17;
T_34.17 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7ff211dec2c0;
T_35 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7ff211dec810_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff211dec900_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %end;
    .thread T_35;
    .scope S_0x7ff211dec2c0;
T_36 ;
    %wait E_0x7ff211debc40;
    %load/vec4 v0x7ff211dec540_0;
    %parti/s 7, 4, 4;
    %store/vec4 v0x7ff211dec810_0, 0, 7;
    %load/vec4 v0x7ff211dec540_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x7ff211dec900_0, 0, 4;
    %load/vec4 v0x7ff211dec900_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_36.0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7ff211dec900_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_36.2, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x7ff211dec900_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0x7ff211dec900_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_36.6, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0x7ff211dec900_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff211dec810_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.8, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.9;
T_36.8 ;
    %load/vec4 v0x7ff211dec900_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff211dec810_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.10, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.11;
T_36.10 ;
    %load/vec4 v0x7ff211dec900_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff211dec810_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.12, 8;
    %load/vec4 v0x7ff211dec760_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_36.14, 4;
    %load/vec4 v0x7ff211dec6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_36.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_36.23, 6;
    %jmp T_36.24;
T_36.16 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.24;
T_36.17 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.24;
T_36.18 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.24;
T_36.19 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.24;
T_36.20 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.24;
T_36.21 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.24;
T_36.22 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.24;
T_36.23 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.24;
T_36.24 ;
    %pop/vec4 1;
    %jmp T_36.15;
T_36.14 ;
    %load/vec4 v0x7ff211dec6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.26, 6;
    %jmp T_36.27;
T_36.25 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.27;
T_36.26 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.27;
T_36.27 ;
    %pop/vec4 1;
T_36.15 ;
    %jmp T_36.13;
T_36.12 ;
    %load/vec4 v0x7ff211dec900_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff211dec810_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.28, 8;
    %load/vec4 v0x7ff211dec6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.33, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_36.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_36.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.37, 6;
    %jmp T_36.38;
T_36.30 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.38;
T_36.31 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.38;
T_36.32 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.38;
T_36.33 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.38;
T_36.34 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.38;
T_36.35 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.38;
T_36.36 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.38;
T_36.37 ;
    %load/vec4 v0x7ff211dec760_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_36.39, 4;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.40;
T_36.39 ;
    %load/vec4 v0x7ff211dec760_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_36.41, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
T_36.41 ;
T_36.40 ;
    %jmp T_36.38;
T_36.38 ;
    %pop/vec4 1;
    %jmp T_36.29;
T_36.28 ;
    %load/vec4 v0x7ff211dec900_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff211dec810_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.43, 8;
    %load/vec4 v0x7ff211dec6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.46, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.47, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.48, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_36.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_36.50, 6;
    %jmp T_36.51;
T_36.45 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.51;
T_36.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.51;
T_36.47 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.51;
T_36.48 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.51;
T_36.49 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.51;
T_36.50 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x7ff211dec9b0_0, 0, 5;
    %jmp T_36.51;
T_36.51 ;
    %pop/vec4 1;
T_36.43 ;
T_36.29 ;
T_36.13 ;
T_36.11 ;
T_36.9 ;
T_36.7 ;
T_36.5 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7ff211df2fe0;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211df36f0_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x7ff211df2fe0;
T_38 ;
    %wait E_0x7ff211df3290;
    %load/vec4 v0x7ff211df33e0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %load/vec4 v0x7ff211df3550_0;
    %store/vec4 v0x7ff211df36f0_0, 0, 32;
    %jmp T_38.3;
T_38.0 ;
    %load/vec4 v0x7ff211df32f0_0;
    %pad/u 32;
    %store/vec4 v0x7ff211df36f0_0, 0, 32;
    %jmp T_38.3;
T_38.1 ;
    %load/vec4 v0x7ff211df3620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff211df36f0_0, 0, 32;
    %jmp T_38.5;
T_38.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211df36f0_0, 0, 32;
T_38.5 ;
    %jmp T_38.3;
T_38.3 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x7ff211dea4c0;
T_39 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7ff211df4c30_0, 0, 12;
    %end;
    .thread T_39;
    .scope S_0x7ff211dea4c0;
T_40 ;
    %wait E_0x7ff211dea960;
    %load/vec4 v0x7ff211df6090_0;
    %cassign/vec4 v0x7ff211df4c30_0;
    %cassign/link v0x7ff211df4c30_0, v0x7ff211df6090_0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x7ff211dea4c0;
T_41 ;
    %wait E_0x7ff211de3500;
    %load/vec4 v0x7ff211df61b0_0;
    %assign/vec4 v0x7ff211df5350_0, 0;
    %load/vec4 v0x7ff211df5f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %vpi_call 6 53 "$display", "NUM_INST : %d, INSTRUCTION: %h, OPCODE: %b", v0x7ff211df5350_0, v0x7ff211df4d50_0, v0x7ff211df54b0_0 {0 0 0};
    %vpi_call 6 54 "$display", "%d: MUX1_OUT : %d", v0x7ff211df4f40_0, v0x7ff211df5010_0 {0 0 0};
    %vpi_call 6 55 "$display", "%d: MUX2_OUT : %d", v0x7ff211df50e0_0, v0x7ff211df51b0_0 {0 0 0};
    %load/vec4 v0x7ff211df6120_0;
    %load/vec4 v0x7ff211df5930_0;
    %and;
    %load/vec4 v0x7ff211df4af0_0;
    %or;
    %vpi_call 6 56 "$display", "ZERO: %b, PC_WR: %b, PC_OUT: %d, I_MEM_ADDR: %d", v0x7ff211df6120_0, S<0,vec4,u1>, v0x7ff211df56a0_0, v0x7ff211df4c30_0 {1 0 0};
    %vpi_call 6 57 "$display", "ALUOUT_D : %d, ALU_D: %d", v0x7ff211df3ee0_0, v0x7ff211df4080_0 {0 0 0};
    %vpi_call 6 58 "$display", "OPCODE: %b", v0x7ff211df54b0_0 {0 0 0};
    %vpi_call 6 59 "$display", "D_MEM_DOUT: %b", v0x7ff211df4680_0 {0 0 0};
    %vpi_call 6 61 "$display", "D_MEM_WEN: %b, D_MEM_BE: %b, D_MEM_ADDR: %d", v0x7ff211df4710_0, v0x7ff211df43d0_0, v0x7ff211df4340_0 {0 0 0};
    %vpi_call 6 62 "$display", "RF_RA1: %d, RF_RA2: %d, RF_WA: %d ", v0x7ff211df5a50_0, v0x7ff211df5b20_0, v0x7ff211df5d50_0 {0 0 0};
    %vpi_call 6 63 "$display", "--------------------" {0 0 0};
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7ff211de8300;
T_42 ;
    %vpi_call 3 19 "$readmemh", P_0x7ff211de8500, v0x7ff211de8d30 {0 0 0};
    %end;
    .thread T_42;
    .scope S_0x7ff211de8300;
T_43 ;
    %wait E_0x7ff211de3500;
    %load/vec4 v0x7ff211de89f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x7ff211de8be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x7ff211de8840_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7ff211de8d30, 4;
    %store/vec4 v0x7ff211de8c80_0, 0, 32;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x7ff211de8840_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7ff211de8d30, 4;
    %store/vec4 v0x7ff211de8e40_0, 0, 32;
    %load/vec4 v0x7ff211de88d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x7ff211de8a80_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211de8e40_0, 4, 8;
T_43.4 ;
    %load/vec4 v0x7ff211de88d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %load/vec4 v0x7ff211de8a80_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211de8e40_0, 4, 8;
T_43.6 ;
    %load/vec4 v0x7ff211de88d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.8, 8;
    %load/vec4 v0x7ff211de8a80_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211de8e40_0, 4, 8;
T_43.8 ;
    %load/vec4 v0x7ff211de88d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.10, 8;
    %load/vec4 v0x7ff211de8a80_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211de8e40_0, 4, 8;
T_43.10 ;
    %load/vec4 v0x7ff211de8e40_0;
    %load/vec4 v0x7ff211de8840_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x7ff211de8d30, 4, 0;
T_43.3 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7ff211da0400;
T_44 ;
    %end;
    .thread T_44;
    .scope S_0x7ff211da0400;
T_45 ;
    %wait E_0x7ff211de3500;
    %load/vec4 v0x7ff211de7da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x7ff211de7f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x7ff211d03480_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x7ff211de80e0, 4;
    %store/vec4 v0x7ff211de8030_0, 0, 32;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x7ff211d03480_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x7ff211de80e0, 4;
    %store/vec4 v0x7ff211de81f0_0, 0, 32;
    %load/vec4 v0x7ff211de7c70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %load/vec4 v0x7ff211de7e30_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211de81f0_0, 4, 8;
T_45.4 ;
    %load/vec4 v0x7ff211de7c70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.6, 8;
    %load/vec4 v0x7ff211de7e30_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211de81f0_0, 4, 8;
T_45.6 ;
    %load/vec4 v0x7ff211de7c70_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.8, 8;
    %load/vec4 v0x7ff211de7e30_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211de81f0_0, 4, 8;
T_45.8 ;
    %load/vec4 v0x7ff211de7c70_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.10, 8;
    %load/vec4 v0x7ff211de7e30_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff211de81f0_0, 4, 8;
T_45.10 ;
    %load/vec4 v0x7ff211de81f0_0;
    %load/vec4 v0x7ff211d03480_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x7ff211de80e0, 4, 0;
T_45.3 ;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7ff211de8f50;
T_46 ;
    %wait E_0x7ff211de3500;
    %load/vec4 v0x7ff211de9ab0_0;
    %load/vec4 v0x7ff211de98f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x7ff211de99a0_0;
    %load/vec4 v0x7ff211de98f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x7ff211de9850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 3840, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 256, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x7ff211de98f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff211de97c0, 4;
    %load/vec4 v0x7ff211de98f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211de97c0, 0, 4;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7ff211dab370;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff211df7550_0, 0;
    %delay 1410065408, 2;
    %vpi_call 2 116 "$finish" {0 0 0};
    %end;
    .thread T_47;
    .scope S_0x7ff211dab370;
T_48 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 3840, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 24, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 51, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 52, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 54, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 55, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 3824, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 56, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 57, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 3820, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 33, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 43, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 3824, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 51, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 49, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 52, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 52, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 60, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 54, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 66, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 55, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 70, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 56, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 256, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 57, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 512, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 3700, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 784, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 3772, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 1056, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 3668, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 1312, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 51, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 1568, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 52, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 1856, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 60, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 2064, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 26, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 54, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 2176, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 3716, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 55, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 2304, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 56, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 2592, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 104, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 57, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 2848, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 2960, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 3668, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 3104, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 28, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 3124, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 51, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 3328, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 3676, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 52, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 3464, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 3668, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 3584, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 108, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 54, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 3820, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 3700, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 55, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 4095, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 24, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 56, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 4384, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 57, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 4624, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %pushi/vec4 52, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df73a0, 0, 4;
    %pushi/vec4 4928, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7430, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df7310, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %end;
    .thread T_48;
    .scope S_0x7ff211dab370;
T_49 ;
    %wait E_0x7ff211de3500;
    %load/vec4 v0x7ff211df7280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x7ff211df7550_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ff211df7550_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff211df7600_0, 0, 32;
T_49.2 ;
    %load/vec4 v0x7ff211df7600_0;
    %cmpi/u 40, 0, 32;
    %jmp/0xz T_49.3, 5;
    %load/vec4 v0x7ff211df6bf0_0;
    %ix/getv 4, v0x7ff211df7600_0;
    %load/vec4a v0x7ff211df7430, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/getv 4, v0x7ff211df7600_0;
    %load/vec4a v0x7ff211df74c0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %load/vec4 v0x7ff211df6c80_0;
    %ix/getv 4, v0x7ff211df7600_0;
    %load/vec4a v0x7ff211df7310, 4;
    %cmp/e;
    %jmp/0xz  T_49.6, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv 3, v0x7ff211df7600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %jmp T_49.7;
T_49.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv 3, v0x7ff211df7600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff211df74c0, 0, 4;
    %vpi_call 2 182 "$display", "Test #%s has been failed!", &A<v0x7ff211df73a0, v0x7ff211df7600_0 > {0 0 0};
    %vpi_call 2 183 "$display", "output_port = 0x%0x (Ans : 0x%0x)", v0x7ff211df6c80_0, &A<v0x7ff211df7310, v0x7ff211df7600_0 > {0 0 0};
    %vpi_call 2 184 "$finish" {0 0 0};
T_49.7 ;
T_49.4 ;
    %load/vec4 v0x7ff211df7600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff211df7600_0, 0, 32;
    %jmp T_49.2;
T_49.3 ;
    %load/vec4 v0x7ff211df6870_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.8, 4;
    %vpi_call 2 190 "$display", "Finish: %d cycle", v0x7ff211df7550_0 {0 0 0};
    %vpi_call 2 191 "$display", "Success." {0 0 0};
    %vpi_call 2 192 "$finish" {0 0 0};
T_49.8 ;
T_49.0 ;
    %jmp T_49;
    .thread T_49;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "../testbench/TB_RISCV_sort.v";
    "Mem_Model.v";
    "REG_FILE.v";
    "RISCV_CLKRST.v";
    "RISCV_TOP.v";
    "reg.v";
    "onebitmux.v";
    "alu.v";
    "alucontrol.v";
    "controller.v";
    "translate.v";
    "halt.v";
    "instreg.v";
    "isJALR.v";
    "twobitmux.v";
    "outputport.v";
