// Seed: 2245609844
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input id_3,
    input tri id_4,
    output logic id_5,
    output reg id_6,
    input id_7,
    input id_8
);
  always
    if (1) id_6 = 1;
    else begin
      id_1 <= 1 * id_4[1];
    end
  assign id_6 = id_3;
  type_14(
      id_1, id_6, id_6, {id_7 == id_0, 1'h0}
  );
  logic id_9 = 1'h0;
  logic id_10;
endmodule
`timescale 1 ps / 1 ps
module module_1 (
    input logic id_0,
    output id_1,
    input id_2
);
  logic id_9 = 1;
endmodule
