{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553727622297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553727622299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 19:00:22 2019 " "Processing started: Wed Mar 27 19:00:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553727622299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553727622299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553727622299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553727622867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553727622868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 2 2 " "Found 2 design units, including 2 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/part2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553727633285 ""} { "Info" "ISGN_ENTITY_NAME" "2 try " "Found entity 2: try" {  } { { "part2.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/part2.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553727633285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553727633285 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath.v(24) " "Verilog HDL information at datapath.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "datapath.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/datapath.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553727633292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553727633293 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter17 " "Found entity 2: counter17" {  } { { "datapath.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/datapath.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553727633293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553727633293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 5 5 " "Found 5 design units, including 5 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram40x32 " "Found entity 1: ram40x32" {  } { { "ram40x32.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/ram40x32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553727633301 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "control.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553727633301 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter16 " "Found entity 3: counter16" {  } { { "control.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553727633301 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter40 " "Found entity 4: counter40" {  } { { "control.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553727633301 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter30 " "Found entity 5: counter30" {  } { { "control.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553727633301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553727633301 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset30w control.v(185) " "Verilog HDL Implicit Net warning at control.v(185): created implicit net for \"reset30w\"" {  } { { "control.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553727633302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553727633723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "part2.v" "d0" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/part2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553727633849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(35) " "Verilog HDL assignment warning at datapath.v(35): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/datapath.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553727633850 "|part2|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 datapath.v(36) " "Verilog HDL assignment warning at datapath.v(36): truncated value with size 32 to match size of target (12)" {  } { { "datapath.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/datapath.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553727633851 "|part2|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(38) " "Verilog HDL assignment warning at datapath.v(38): truncated value with size 32 to match size of target (7)" {  } { { "datapath.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/datapath.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553727633851 "|part2|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 datapath.v(40) " "Verilog HDL assignment warning at datapath.v(40): truncated value with size 32 to match size of target (3)" {  } { { "datapath.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/datapath.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553727633851 "|part2|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 datapath.v(69) " "Verilog HDL assignment warning at datapath.v(69): truncated value with size 5 to match size of target (4)" {  } { { "datapath.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/datapath.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553727633851 "|part2|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter17 datapath:d0\|counter17:c0 " "Elaborating entity \"counter17\" for hierarchy \"datapath:d0\|counter17:c0\"" {  } { { "datapath.v" "c0" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553727633883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "part2.v" "c0" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/part2.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553727633907 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "preset_state control.v(57) " "Verilog HDL Always Construct warning at control.v(57): inferring latch(es) for variable \"preset_state\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553727633910 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control.v(157) " "Verilog HDL assignment warning at control.v(157): truncated value with size 32 to match size of target (1)" {  } { { "control.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553727633913 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control.v(166) " "Verilog HDL assignment warning at control.v(166): truncated value with size 32 to match size of target (1)" {  } { { "control.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553727633913 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control.v(176) " "Verilog HDL assignment warning at control.v(176): truncated value with size 32 to match size of target (1)" {  } { { "control.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553727633913 "|part2|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control.v(185) " "Verilog HDL assignment warning at control.v(185): truncated value with size 32 to match size of target (1)" {  } { { "control.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553727633913 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_CLEAR control.v(59) " "Inferred latch for \"preset_state.P_CLEAR\" at control.v(59)" {  } { { "control.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553727633915 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_GUN control.v(59) " "Inferred latch for \"preset_state.P_GUN\" at control.v(59)" {  } { { "control.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553727633915 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_SPACE control.v(59) " "Inferred latch for \"preset_state.P_SPACE\" at control.v(59)" {  } { { "control.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553727633915 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_TUMBLE control.v(59) " "Inferred latch for \"preset_state.P_TUMBLE\" at control.v(59)" {  } { { "control.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553727633915 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_EXPLODE control.v(59) " "Inferred latch for \"preset_state.P_EXPLODE\" at control.v(59)" {  } { { "control.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553727633915 "|part2|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preset_state.P_GLIDE control.v(59) " "Inferred latch for \"preset_state.P_GLIDE\" at control.v(59)" {  } { { "control.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553727633915 "|part2|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter16 control:c0\|counter16:c0 " "Elaborating entity \"counter16\" for hierarchy \"control:c0\|counter16:c0\"" {  } { { "control.v" "c0" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553727633941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter40 control:c0\|counter40:c2 " "Elaborating entity \"counter40\" for hierarchy \"control:c0\|counter40:c2\"" {  } { { "control.v" "c2" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553727633961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter30 control:c0\|counter30:c1 " "Elaborating entity \"counter30\" for hierarchy \"control:c0\|counter30:c1\"" {  } { { "control.v" "c1" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553727633987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram40x32 control:c0\|ram40x32:r0 " "Elaborating entity \"ram40x32\" for hierarchy \"control:c0\|ram40x32:r0\"" {  } { { "control.v" "r0" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/control.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553727634014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:c0\|ram40x32:r0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\"" {  } { { "ram40x32.v" "altsyncram_component" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/ram40x32.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553727634455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:c0\|ram40x32:r0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\"" {  } { { "ram40x32.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/ram40x32.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553727634489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:c0\|ram40x32:r0\|altsyncram:altsyncram_component " "Instantiated megafunction \"control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553727634490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553727634490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./258/proj/lab7_part2/lab7_part2/white.mif " "Parameter \"init_file\" = \"./258/proj/lab7_part2/lab7_part2/white.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553727634490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553727634490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553727634490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553727634490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553727634490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553727634490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553727634490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553727634490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553727634490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553727634490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553727634490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553727634490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553727634490 ""}  } { { "ram40x32.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/ram40x32.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553727634490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0r1 " "Found entity 1: altsyncram_m0r1" {  } { { "db/altsyncram_m0r1.tdf" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/db/altsyncram_m0r1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553727634647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553727634647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m0r1 control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated " "Elaborating entity \"altsyncram_m0r1\" for hierarchy \"control:c0\|ram40x32:r0\|altsyncram:altsyncram_component\|altsyncram_m0r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553727634648 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "./258/proj/lab7_part2/lab7_part2/white.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./258/proj/lab7_part2/lab7_part2/white.mif -- setting all initial values to 0" {  } { { "ram40x32.v" "" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/ram40x32.v" 86 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1553727634900 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "VGA vga_adapter " "Node instance \"VGA\" instantiates undefined entity \"vga_adapter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "part2.v" "VGA" { Text "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/part2.v" 67 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1553727634972 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/output_files/part2.map.smsg " "Generated suppressed messages file /h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553727635109 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "993 " "Peak virtual memory: 993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553727635294 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 27 19:00:35 2019 " "Processing ended: Wed Mar 27 19:00:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553727635294 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553727635294 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553727635294 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553727635294 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553727635447 ""}
