EESchema Schematic File Version 2  date Friday, March 08, 2013 11:22:18 PM
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:contrib
LIBS:ddr2_sdram_sodimm
LIBS:ep4ce30f29
LIBS:tusb1310a
LIBS:samtec_qth-090-d
LIBS:main_board-cache
EELAYER 25  0
EELAYER END
$Descr A3 16535 11700
encoding utf-8
Sheet 1 15
Title "Daisho Project Main Board"
Date "9 mar 2013"
Rev "0"
Comp "ShareBrained Technology, Inc."
Comment1 "Copyright Â© 2013 Jared Boone"
Comment2 "License: GNU General Public License, version 2"
Comment3 ""
Comment4 ""
$EndDescr
Wire Bus Line
	8500 7500 9200 7500
Wire Bus Line
	12700 3950 13500 3950
Wire Bus Line
	12700 4450 13500 4450
Wire Wire Line
	12700 4950 13500 4950
Wire Wire Line
	12700 4750 13500 4750
Wire Wire Line
	12700 4350 13500 4350
Wire Wire Line
	12700 4050 13500 4050
Wire Wire Line
	12700 3450 13500 3450
Wire Wire Line
	12700 3750 13500 3750
Wire Wire Line
	12700 1350 13500 1350
Wire Bus Line
	12700 1450 13500 1450
Wire Wire Line
	4000 10400 3200 10400
Wire Wire Line
	4000 10100 3200 10100
Wire Wire Line
	4000 9800 3200 9800
Connection ~ 3600 7800
Wire Wire Line
	4000 7800 3200 7800
Connection ~ 3600 8000
Wire Wire Line
	4000 8000 3600 8000
Connection ~ 3600 8800
Wire Wire Line
	3600 10000 3600 8600
Wire Wire Line
	3600 8600 4000 8600
Wire Wire Line
	4000 8800 3600 8800
Wire Wire Line
	12700 2050 13500 2050
Wire Bus Line
	12700 1950 13500 1950
Wire Bus Line
	4000 5950 3450 5950
Wire Wire Line
	4000 5500 3450 5500
Wire Wire Line
	3450 5950 3450 5950
Wire Wire Line
	3450 5050 4000 5050
Wire Wire Line
	3450 5150 4000 5150
Wire Wire Line
	3450 5400 4000 5400
Wire Bus Line
	3450 5850 4000 5850
Wire Bus Line
	3450 5750 4000 5750
Wire Bus Line
	12700 1850 13500 1850
Wire Wire Line
	12700 1750 13500 1750
Wire Wire Line
	3600 8900 4000 8900
Connection ~ 3600 8900
Wire Wire Line
	3600 7800 3600 8500
Wire Wire Line
	3600 8500 4000 8500
Wire Wire Line
	3600 7900 4000 7900
Connection ~ 3600 7900
Wire Wire Line
	3200 9300 4000 9300
Wire Wire Line
	4000 10000 3200 10000
Connection ~ 3600 10000
Wire Wire Line
	3200 10300 4000 10300
Wire Bus Line
	12700 1550 13500 1550
Wire Wire Line
	12700 3650 13500 3650
Wire Bus Line
	12700 3850 13500 3850
Wire Wire Line
	13500 3550 12700 3550
Wire Wire Line
	13500 4150 12700 4150
Wire Wire Line
	13500 4650 12700 4650
Wire Wire Line
	13500 4850 12700 4850
Wire Wire Line
	13500 5050 12700 5050
Wire Bus Line
	13500 4550 12700 4550
Wire Bus Line
	8500 8900 9200 8900
$Sheet
S 9200 6100 1300 3800
U 5138E240
F0 "front_end" 60
F1 "front_end.sch" 60
F2 "FE_B[51..0]" B L 9200 7500 60 
F3 "FE_C[51..0]" B L 9200 8900 60 
$EndSheet
$Sheet
S 6800 6100 1700 1000
U 51394328
F0 "fpga_front_end_misc" 60
F1 "fpga_front_end_misc.sch" 60
$EndSheet
$Sheet
S 1200 4900 2250 1850
U 5101C6D6
F0 "fpga_ddr2" 60
F1 "fpga_ddr2.sch" 60
F2 "DDR2_DQS[7..0]" B R 3450 5850 60 
F3 "DDR2_DM[7..0]" O R 3450 5950 60 
F4 "DDR2_CK#0" O R 3450 5150 60 
F5 "DDR2_CK0" O R 3450 5050 60 
F6 "DDR2_CK#1" O R 3450 5500 60 
F7 "DDR2_CK1" O R 3450 5400 60 
F8 "DDR2_DQ[63..0]" B R 3450 5750 60 
$EndSheet
$Sheet
S 6800 8800 1700 1100
U 5138E160
F0 "fpga_front_end_bank_1" 60
F1 "fpga_front_end_bank_1.sch" 60
F2 "VREF" I L 6800 8900 60 
F3 "VCCIO" I L 6800 9000 60 
F4 "D[51..0]" B R 8500 8900 60 
$EndSheet
$Sheet
S 6800 7400 1700 1100
U 5138E12B
F0 "fpga_front_end_bank_0" 60
F1 "fpga_front_end_bank_0.sch" 60
F2 "D[51..0]" B R 8500 7500 60 
$EndSheet
$Sheet
S 13500 1250 1700 900 
U 5109FB2D
F0 "usb0_interfaces" 60
F1 "usb0_interfaces.sch" 60
F2 "RX_VALID" O L 13500 2050 60 
F3 "RX_DATAK[1..0]" O L 13500 1950 60 
F4 "RX_DATA[15..0]" O L 13500 1850 60 
F5 "PCLK" O L 13500 1750 60 
F6 "TX_CLK" I L 13500 1350 60 
F7 "TX_DATA[15..0]" I L 13500 1450 60 
F8 "TX_DATAK[1..0]" I L 13500 1550 60 
F9 "ULPI_NXT" O R 15200 1750 60 
F10 "ULPI_DIR" O R 15200 1550 60 
F11 "ULPI_CLK" O R 15200 1350 60 
F12 "ULPI_STP" I R 15200 1650 60 
F13 "ULPI_DATA[7..0]" B R 15200 1450 60 
$EndSheet
$Sheet
S 11150 1250 1550 3900
U 5129BCC5
F0 "fpga_usb0" 60
F1 "fpga_usb0.sch" 60
F2 "USB0_PIPE_RX_VALID" I R 12700 2050 60 
F3 "USB0_PIPE_RX_DATAK[1..0]" I R 12700 1950 60 
F4 "USB0_PIPE_RX_DATA[15..0]" I R 12700 1850 60 
F5 "USB0_PIPE_PCLK" I R 12700 1750 60 
F6 "USB0_PIPE_TX_DATAK[1..0]" O R 12700 1550 60 
F7 "USB0_PIPE_TX_DATA[15..0]" O R 12700 1450 60 
F8 "USB0_PIPE_TX_CLK" O R 12700 1350 60 
F9 "USB0_TX_ELECIDLE" O R 12700 3650 60 
F10 "USB0_RX_ELECIDLE" B R 12700 3750 60 
F11 "USB0_RX_STATUS[2..0]" I R 12700 3850 60 
F12 "FPGA_CONF_DONE" O L 11150 3150 60 
F13 "USB0_ELAS_BUF_MODE" O R 12700 5050 60 
F14 "USB0_RATE" O R 12700 4950 60 
F15 "USB0_RX_TERMINATION" O R 12700 4850 60 
F16 "USB0_RX_POLARITY" O R 12700 4750 60 
F17 "USB0_TX_SWING" O R 12700 4650 60 
F18 "USB0_TX_MARGIN[2..0]" O R 12700 4550 60 
F19 "USB0_TX_DEEMPH[1..0]" O R 12700 4450 60 
F20 "USB0_TX_ONESZEROS" O R 12700 4350 60 
F21 "USB0_PWRPRESENT" I R 12700 4150 60 
F22 "USB0_PHY_STATUS" B R 12700 4050 60 
F23 "USB0_POWERDOWN[1..0]" O R 12700 3950 60 
F24 "USB0_TX_DETRX_LPBK" O R 12700 3550 60 
F25 "USB0_PHY_RESETN" O R 12700 3450 60 
$EndSheet
$Sheet
S 13500 3050 1300 2100
U 510A0455
F0 "usb0_configuration" 60
F1 "usb0_configuration.sch" 60
F2 "OUT_ENABLE" I L 13500 3250 60 
F3 "XI" I R 14800 3150 60 
F4 "RESET#" I L 13500 3150 60 
F5 "ELAS_BUF_MODE" I L 13500 5050 60 
F6 "RATE" I L 13500 4950 60 
F7 "RX_TERMINATION" I L 13500 4850 60 
F8 "RX_POLARITY" I L 13500 4750 60 
F9 "TX_SWING" I L 13500 4650 60 
F10 "TX_MARGIN[2..0]" I L 13500 4550 60 
F11 "TX_DEEMPH[1..0]" I L 13500 4450 60 
F12 "TX_ONESZEROS" I L 13500 4350 60 
F13 "POWERPRESENT" O L 13500 4150 60 
F14 "PHY_STATUS" B L 13500 4050 60 
F15 "POWER_DOWN[1..0]" I L 13500 3950 60 
F16 "RX_STATUS[2..0]" O L 13500 3850 60 
F17 "RX_ELECIDLE" B L 13500 3750 60 
F18 "TX_ELECIDLE" I L 13500 3650 60 
F19 "TX_DETRX_LPBK" I L 13500 3550 60 
F20 "PHY_RESET#" I L 13500 3450 60 
$EndSheet
$Sheet
S 6800 4800 1700 1000
U 5129C23F
F0 "fpga_configuration" 60
F1 "fpga_configuration.sch" 60
$EndSheet
$Sheet
S 4000 7700 1000 400 
U 510239EE
F0 "ddr2_power" 60
F1 "ddr2_power.sch" 60
F2 "VCC_IO" I L 4000 7900 60 
F3 "VCC_SPD" I L 4000 8000 60 
F4 "VCC_CORE" I L 4000 7800 60 
$EndSheet
$Sheet
S 4000 9700 1000 800 
U 5109F714
F0 "usb0_power" 60
F1 "usb0_power.sch" 60
F2 "VCC_1V1D" I L 4000 10300 60 
F3 "VCC_1V1A" I L 4000 10400 60 
F4 "VCC_1V8A" I L 4000 10100 60 
F5 "VCC_3V3A" I L 4000 9800 60 
F6 "VCC_1V8D" I L 4000 10000 60 
$EndSheet
$Sheet
S 4000 8400 1000 1000
U 510239FC
F0 "fpga_power" 60
F1 "fpga_power.sch" 60
F2 "VCCIO_DDR2" I L 4000 8500 60 
F3 "VCCIO_USB2" I L 4000 8900 60 
F4 "VCCD_PLL" I L 4000 9200 60 
F5 "VCCIO_USB1" I L 4000 8800 60 
F6 "VCCINT" I L 4000 9300 60 
F7 "VCCA" I L 4000 9100 60 
F8 "VCCIO_USB0" I L 4000 8600 60 
$EndSheet
$Sheet
S 1200 7700 2000 2800
U 510B2194
F0 "power_ldo" 60
F1 "power_ldo.sch" 60
F2 "DDR2_1V8" O R 3200 7800 60 
F3 "USB_1V1D" O R 3200 10300 60 
F4 "USB_1V1A" O R 3200 10400 60 
F5 "FPGA_1V2D" O R 3200 9300 60 
F6 "USB_3V3A" O R 3200 9800 60 
F7 "USB_1V8D" O R 3200 10000 60 
F8 "USB_1V8A" O R 3200 10100 60 
$EndSheet
$Sheet
S 4000 4900 1150 2100
U 50FA09AE
F0 "ddr2" 50
F1 "ddr2.sch" 50
F2 "CK#1" I L 4000 5500 60 
F3 "CK1" I L 4000 5400 60 
F4 "CK#0" I L 4000 5150 60 
F5 "CK0" I L 4000 5050 60 
F6 "DQ[63..0]" B L 4000 5750 60 
F7 "DM[7..0]" I L 4000 5950 60 
F8 "DQS[7..0]" B L 4000 5850 60 
F9 "SA[1..0]" I R 5150 6650 60 
F10 "SDA" B R 5150 6550 60 
F11 "SCL" I R 5150 6450 60 
F12 "ODT[1..0]" I L 4000 6850 60 
F13 "S#[3..0]" I L 4000 6700 60 
F14 "WE#" I L 4000 6550 60 
F15 "CAS#" I L 4000 6450 60 
F16 "RAS#" I L 4000 6350 60 
F17 "CKE1" I L 4000 5600 60 
F18 "CKE0" I L 4000 5250 60 
F19 "A[15..0]" I L 4000 6200 60 
F20 "BA[2..0]" I L 4000 6100 60 
$EndSheet
$EndSCHEMATC
