5 18 1fd81 5 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param3.4.vcd) 2 -o (param3.4.cdd) 2 -v (param3.4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param3.4.v 1 24 1 
1 x 1 3 7000b 1 0 1 0 2 17 0 3 0 3 1 0
1 y 2 4 7000b 1 0 2 0 3 17 0 7 0 0 0 0
3 1 main.u$0 "main.u$0" 0 param3.4.v 6 19 1 
3 0 foo "main.bar1" 0 param3.4.v 27 36 1 
2 1 34 34 34 f000f 1 0 1004 0 0 32 48 0 0
2 2 34 34 34 b000b 3 1 100c 0 0 2 1 b
2 3 34 34 34 b000f 4 2 114c 1 2 2 18 0 3 3 0 3 0
2 4 34 34 34 70007 0 1 1410 0 0 2 1 a
2 5 34 34 34 7000f 4 35 e 3 4
1 b 3 31 12 1 0 1 0 2 17 3 3 0 3 1 0
1 a 4 32 60012 1 0 1 0 2 17 3 3 0 3 1 0
1 bsize 5 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
4 5 f 5 5 5
3 0 foo "main.bar2" 0 param3.4.v 27 36 1 
2 6 34 34 34 f000f 1 0 1004 0 0 32 48 0 0
2 7 34 34 34 b000b 1 1 1004 0 0 3 1 b
2 8 34 34 34 b000f 2 2 1044 6 7 3 18 0 7 7 0 0 0
2 9 34 34 34 70007 0 1 1410 0 0 3 1 a
2 10 34 34 34 7000f 2 35 6 8 9
1 b 6 31 12 1 0 2 0 3 17 7 7 0 0 0 0
1 a 7 32 60012 1 0 2 0 3 17 7 7 0 0 0 0
1 bsize 8 0 c0000 1 0 31 0 32 17 3 0 0 0 0 0
4 10 f 10 10 10
