

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo_2'
================================================================
* Date:           Tue Jul  7 16:26:28 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.723|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1027|  1027|  1027|  1027|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1025|  1025|         3|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    149|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        -|      -|     607|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     607|    269|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |o_1_fu_124_p2                     |     +    |      0|  0|  39|           1|          32|
    |t_1_fu_112_p2                     |     +    |      0|  0|  13|          11|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_147                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op20_read_state3     |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_106_p2                |   icmp   |      0|  0|  13|          11|          12|
    |tmp_fu_118_p2                     |   icmp   |      0|  0|  18|          32|           1|
    |tmp_s_fu_130_p2                   |   icmp   |      0|  0|  18|          32|           4|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |p_s_fu_136_p3                     |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 149|          97|          60|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          4|    1|          4|
    |ap_done                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_p_Val2_s_phi_fu_100_p4     |   9|          2|  192|        384|
    |ap_phi_reg_pp0_iter2_p_Val2_s_reg_97  |   9|          2|  192|        384|
    |in_V_V_blk_n                          |   9|          2|    1|          2|
    |o_reg_75                              |   9|          2|   32|         64|
    |out_V_V_blk_n                         |   9|          2|    1|          2|
    |p_3_reg_63                            |   9|          2|  168|        336|
    |real_start                            |   9|          2|    1|          2|
    |t_reg_86                              |   9|          2|   11|         22|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 120|         26|  602|       1206|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |    3|   0|    3|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_s_reg_97  |  192|   0|  192|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_s_reg_97  |  192|   0|  192|          0|
    |exitcond_reg_164                      |    1|   0|    1|          0|
    |exitcond_reg_164_pp0_iter1_reg        |    1|   0|    1|          0|
    |o_reg_75                              |   32|   0|   32|          0|
    |p_3_reg_63                            |  168|   0|  168|          0|
    |start_once_reg                        |    1|   0|    1|          0|
    |t_reg_86                              |   11|   0|   11|          0|
    |tmp_reg_173                           |    1|   0|    1|          0|
    |tmp_reg_173_pp0_iter1_reg             |    1|   0|    1|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  607|   0|  607|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.2 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.2 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.2 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.2 | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingDataWidthCo.2 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.2 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingDataWidthCo.2 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingDataWidthCo.2 | return value |
|start_out       | out |    1| ap_ctrl_hs | StreamingDataWidthCo.2 | return value |
|start_write     | out |    1| ap_ctrl_hs | StreamingDataWidthCo.2 | return value |
|in_V_V_dout     |  in |  192|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din     | out |   24|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

