#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_006534d0 .scope module, "sramTestBench" "sramTestBench" 2 6;
 .timescale 0 0;
v00656c08_0 .net "buf_in", 0 0, L_006b6c20;  1 drivers
v00656c60_0 .net "buf_out", 0 0, L_006570d8;  1 drivers
v00656cb8_0 .net "character_sent", 0 0, L_00664cb0;  1 drivers
v00656d10_0 .net "clk", 0 0, v00656160_0;  1 drivers
v00656d68_0 .net "data_in", 7 0, v006561b8_0;  1 drivers
v00656dc0_0 .net "load", 0 0, v00656210_0;  1 drivers
o0066731c .functor BUFZ 1, C4<z>; HiZ drive
v00656e18_0 .net "rst", 0 0, o0066731c;  0 drivers
v00656e70_0 .net "sr_clock", 0 0, L_00664d40;  1 drivers
v00656ec8_0 .net "transmit_en", 0 0, v00656268_0;  1 drivers
S_006555b8 .scope module, "aTester" "Tester" 2 15, 2 26 0, S_006534d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "transmit_en"
    .port_info 1 /OUTPUT 8 "data_in"
    .port_info 2 /OUTPUT 1 "load"
    .port_info 3 /OUTPUT 1 "clk"
P_00b8d250 .param/l "stimDelay" 0 2 32, +C4<00000000000000000000000000010100>;
v00656160_0 .var "clk", 0 0;
v006561b8_0 .var "data_in", 7 0;
v00656210_0 .var "load", 0 0;
v00656268_0 .var "transmit_en", 0 0;
S_00655688 .scope module, "bic0" "bic" 2 10, 3 1 0, S_006534d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "seq_complete"
    .port_info 1 /INPUT 1 "sr_clock"
    .port_info 2 /INPUT 1 "bic_en"
L_00664bd8 .functor NOT 1, L_00656f78, C4<0>, C4<0>, C4<0>;
L_00664c20 .functor AND 1, L_00656f20, L_00664bd8, C4<1>, C4<1>;
L_00664c68 .functor AND 1, L_00664c20, L_00656fd0, C4<1>, C4<1>;
L_00664cb0 .functor AND 1, L_00664c68, L_00657028, C4<1>, C4<1>;
v006562c0_0 .net *"_s1", 0 0, L_00656f20;  1 drivers
v00656318_0 .net *"_s10", 0 0, L_00664c68;  1 drivers
v00656370_0 .net *"_s13", 0 0, L_00657028;  1 drivers
v006563c8_0 .net *"_s3", 0 0, L_00656f78;  1 drivers
v00656420_0 .net *"_s4", 0 0, L_00664bd8;  1 drivers
v00656478_0 .net *"_s6", 0 0, L_00664c20;  1 drivers
v006564d0_0 .net *"_s9", 0 0, L_00656fd0;  1 drivers
v00656528_0 .var "bic_count", 3 0;
v00656580_0 .net "bic_en", 0 0, v00656268_0;  alias, 1 drivers
v006565d8_0 .net "seq_complete", 0 0, L_00664cb0;  alias, 1 drivers
v00656630_0 .net "sr_clock", 0 0, L_00664d40;  alias, 1 drivers
E_00b8d2a0 .event posedge, v00656630_0;
L_00656f20 .part v00656528_0, 3, 1;
L_00656f78 .part v00656528_0, 2, 1;
L_00656fd0 .part v00656528_0, 1, 1;
L_00657028 .part v00656528_0, 0, 1;
S_00b8fa18 .scope module, "bsc0" "bsc" 2 11, 4 1 0, S_006534d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sr_clock"
    .port_info 1 /INPUT 1 "clk16x"
    .port_info 2 /INPUT 1 "bsc_en"
L_00664cf8 .functor NOT 1, L_00657080, C4<0>, C4<0>, C4<0>;
L_00664d40 .functor AND 1, L_00664cf8, v00656268_0, C4<1>, C4<1>;
v00656688_0 .net *"_s1", 0 0, L_00657080;  1 drivers
v006566e0_0 .net *"_s2", 0 0, L_00664cf8;  1 drivers
v00656738_0 .var "bsc_count", 3 0;
v00656790_0 .net "bsc_en", 0 0, v00656268_0;  alias, 1 drivers
v006567e8_0 .net "clk16x", 0 0, v00656160_0;  alias, 1 drivers
v00656840_0 .net "sr_clock", 0 0, L_00664d40;  alias, 1 drivers
E_00b8d2c8 .event posedge, v00656160_0;
L_00657080 .part v00656738_0, 3, 1;
S_00b8fae8 .scope module, "buf0" "buffer" 2 12, 5 1 0, S_006534d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "buf_out"
    .port_info 1 /INPUT 1 "buf_in"
    .port_info 2 /INPUT 1 "buf_en"
L_0068ec00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00656898_0 .net/2u *"_s0", 0 0, L_0068ec00;  1 drivers
v006568f0_0 .net "buf_en", 0 0, v00656268_0;  alias, 1 drivers
v00656948_0 .net "buf_in", 0 0, L_006b6c20;  alias, 1 drivers
v006569a0_0 .net "buf_out", 0 0, L_006570d8;  alias, 1 drivers
L_006570d8 .functor MUXZ 1, L_0068ec00, L_006b6c20, v00656268_0, C4<>;
S_00b85260 .scope module, "piso" "PISOSR10bit" 2 13, 6 1 0, S_006534d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "bit_out"
    .port_info 1 /INPUT 1 "load"
    .port_info 2 /INPUT 1 "sr_clock"
    .port_info 3 /INPUT 8 "data"
    .port_info 4 /INPUT 1 "rst"
v006569f8_0 .net "bit_out", 0 0, L_006b6c20;  alias, 1 drivers
v00656a50_0 .var "buffer", 9 0;
v00656aa8_0 .net "data", 7 0, v006561b8_0;  alias, 1 drivers
v00656b00_0 .net "load", 0 0, v00656210_0;  alias, 1 drivers
v00656b58_0 .net "rst", 0 0, o0066731c;  alias, 0 drivers
v00656bb0_0 .net "sr_clock", 0 0, L_00664d40;  alias, 1 drivers
E_00b8d340 .event posedge, v00656b58_0, v00656630_0;
L_006b6c20 .part v00656a50_0, 9, 1;
    .scope S_00655688;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00656528_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_00655688;
T_1 ;
    %wait E_00b8d2a0;
    %load/vec4 v00656580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00656528_0;
    %addi 1, 0, 4;
    %assign/vec4 v00656528_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00656528_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00b8fa18;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00656738_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00b8fa18;
T_3 ;
    %wait E_00b8d2c8;
    %load/vec4 v00656790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00656738_0;
    %addi 1, 0, 4;
    %assign/vec4 v00656738_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00656738_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00b85260;
T_4 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v00656a50_0, 0, 10;
    %end;
    .thread T_4;
    .scope S_00b85260;
T_5 ;
    %wait E_00b8d340;
    %load/vec4 v00656b58_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00656a50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00656b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00656aa8_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %assign/vec4 v00656a50_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00656a50_0;
    %parti/s 9, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v00656a50_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_006555b8;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00656160_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_006555b8;
T_7 ;
T_7.0 ;
    %delay 20, 0;
    %load/vec4 v00656160_0;
    %inv;
    %assign/vec4 v00656160_0, 0;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_006555b8;
T_8 ;
    %pushi/vec4 153, 0, 8;
    %assign/vec4 v006561b8_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00656210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00656268_0, 0;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00656268_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00656210_0, 0;
    %delay 20000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_006534d0;
T_9 ;
    %vpi_call 2 19 "$dumpfile", "serial_out.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000100, S_00655688, S_00b8fa18, S_00b85260, S_00b8fae8 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "serialOutTestbench.v";
    "./bic.v";
    "./bsc.v";
    "./buffer.v";
    "./PISOSR10bit.v";
