0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sim_1/new/testbench.v,1705410055,verilog,,,,testbench,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/ALU.v,1704984018,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/Aregister.v,,ALU,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/Aregister.v,1705337806,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/Bregister.v,,Aregister,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/Bregister.v,1705337758,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/DMux.v,,Bregister,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/DMux.v,1704633072,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/DMux16bit.v,,DMux,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/DMux16bit.v,1704888497,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/Mux.v,,DMux16bit,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/DMux256bit.v,1704888251,systemVerilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/RAM.v,,DMux256bit,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/Mux.v,1704647900,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/Mux16bit.v,,Mux,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/Mux16bit.v,1704888936,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/Mux256bit.v,,Mux16bit,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/Mux256bit.v,1704888896,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/PCcontrol.v,,Mux256bit,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/PCcontrol.v,1705385029,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/PCregister.v,,PCcontrol,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/PCregister.v,1705387198,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/adder.v,,PCregister,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/RAM.v,1704888831,systemVerilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/ROM.v,,RAM,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/ROM.v,1705320747,systemVerilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/computer.v,,ROM,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/adder.v,1704596576,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/clock_division.v,,adder,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/clock_division.v,1704705802,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/counter.v,,clock_division,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/computer.v,1705410017,systemVerilog,,,,computer,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/counter.v,1704705957,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/instruction_decode.v,,counter,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/instruction_decode.v,1705387085,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/instruction_execute.v,,instruction_decode,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/instruction_execute.v,1705387036,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/instruction_fetch.v,,instruction_execute,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/instruction_fetch.v,1705385664,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/register.v,,instruction_fetch,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/register.v,1704683806,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/register256.v,,register,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/register256.v,1704888960,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/seg_led.v,,register256,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/seg_led.v,1704715110,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/seg_led_decoder.v,,seg_led,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/seg_led_decoder.v,1704705739,verilog,,C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/seg_sel_decoder.v,,seg_led_decoder,,,,,,,,
C:/Users/huyan/Documents/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/seg_sel_decoder.v,1704706076,verilog,,,,seg_sel_decoder,,,,,,,,
