
---------- Begin Simulation Statistics ----------
final_tick                                 9581742500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 120106                       # Simulator instruction rate (inst/s)
host_mem_usage                                 870464                       # Number of bytes of host memory used
host_op_rate                                   120151                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    83.26                       # Real time elapsed on the host
host_tick_rate                              115082179                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10003754                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009582                       # Number of seconds simulated
sim_ticks                                  9581742500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.957107                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1596309                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1596994                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               879                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1598277                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             129                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              129                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1606679                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2758                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4675869                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4676133                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               682                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1479051                       # Number of branches committed
system.cpu.commit.bw_lim_events                790351                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          614921                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000211                       # Number of instructions committed
system.cpu.commit.committedOps               10003965                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     19052868                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.525063                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.824293                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     17239627     90.48%     90.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       289284      1.52%     92.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       150646      0.79%     92.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        99483      0.52%     93.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        31981      0.17%     93.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        54136      0.28%     93.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       387992      2.04%     95.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         9368      0.05%     95.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       790351      4.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     19052868                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2417                       # Number of function calls committed.
system.cpu.commit.int_insts                   8532197                       # Number of committed integer instructions.
system.cpu.commit.loads                       2926491                       # Number of loads committed
system.cpu.commit.membars                          16                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          5610049     56.08%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             449      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     56.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2926491     29.25%     85.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1466906     14.66%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10003965                       # Class of committed instruction
system.cpu.commit.refs                        4393397                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       248                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      10003754                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.916349                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.916349                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              17048437                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   203                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1562738                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10663176                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   522231                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1281231                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5803                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   678                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                274824                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1606679                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    685564                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      18429617                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   431                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10892877                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   12000                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.083841                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             696870                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1599067                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.568418                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           19132526                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.569625                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.711516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 17072962     89.24%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6050      0.03%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    99020      0.52%     89.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    18378      0.10%     89.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   772132      4.04%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    22278      0.12%     94.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   560615      2.93%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   573195      3.00%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     7896      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             19132526                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued          942                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          192                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         1234                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull           25                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage          5472                       # number of prefetches that crossed the page
system.cpu.idleCycles                           30960                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  753                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1566841                       # Number of branches executed
system.cpu.iew.exec_nop                           238                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.761679                       # Inst execution rate
system.cpu.iew.exec_refs                      8634403                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1554077                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                12412138                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3096196                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 32                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               107                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1554689                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10616224                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               7080326                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               936                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              14596422                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  25696                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                149747                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5803                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                210661                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        218012                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              727                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       169697                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        87779                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          567                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            186                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12252241                       # num instructions consuming a value
system.cpu.iew.wb_count                      10524449                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.571405                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7000987                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.549193                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10611427                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 17690985                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7493002                       # number of integer regfile writes
system.cpu.ipc                               0.521826                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.521826                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5961998     40.84%     40.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  508      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   25      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   16      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  18      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7080491     48.51%     89.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1554278     10.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               14597362                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      980301                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.067156                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     196      0.02%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 979478     99.92%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   624      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               15577222                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49306767                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10524119                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11227328                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10615954                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  14597362                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  32                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          612200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               142                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       200790                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      19132526                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.762961                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.847853                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15772683     82.44%     82.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              380260      1.99%     84.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              221656      1.16%     85.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              358886      1.88%     87.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1047210      5.47%     92.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              449326      2.35%     95.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              298176      1.56%     96.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              362026      1.89%     98.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              242303      1.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        19132526                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.761728                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    436                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                922                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          330                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               870                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2622                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2519                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3096196                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1554689                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8479536                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     65                       # number of misc regfile writes
system.cpu.numCycles                         19163486                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                12733847                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11474654                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 299543                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   638009                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 546078                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   219                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18410771                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10621921                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12180031                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1399806                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                3516780                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5803                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               4350983                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   705327                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13717945                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4078                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 94                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1623667                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              632                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     28814986                       # The number of ROB reads
system.cpu.rob.rob_writes                    21317474                       # The number of ROB writes
system.cpu.timesIdled                             352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      372                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      92                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       296868                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        626569                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       328937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           76                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       658963                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             76                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                479                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       296472                       # Transaction distribution
system.membus.trans_dist::CleanEvict              396                       # Transaction distribution
system.membus.trans_dist::ReadExReq            326397                       # Transaction distribution
system.membus.trans_dist::ReadExResp           326397                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           479                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2825                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       953445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 953445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     39894272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39894272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            329701                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  329701    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              329701                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1905421003                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1701483752                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9581742500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               788                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       624728                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          602                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             550                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           326412                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          326411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           666                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          122                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2826                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2826                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       987054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                988988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        81152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     41906496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41987648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          296943                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18974208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           626969                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000123                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011081                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 626892     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     77      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             626969                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          658406260                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         491213997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            999000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9581742500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  115                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   45                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher          163                       # number of demand (read+write) hits
system.l2.demand_hits::total                      323                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 115                       # number of overall hits
system.l2.overall_hits::.cpu.data                  45                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher          163                       # number of overall hits
system.l2.overall_hits::total                     323                       # number of overall hits
system.l2.demand_misses::.cpu.inst                382                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             326489                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.icache.prefetcher            6                       # number of demand (read+write) misses
system.l2.demand_misses::total                 326877                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               382                       # number of overall misses
system.l2.overall_misses::.cpu.data            326489                       # number of overall misses
system.l2.overall_misses::.cpu.icache.prefetcher            6                       # number of overall misses
system.l2.overall_misses::total                326877                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30964000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  35385140000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.icache.prefetcher       639492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35416743492                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30964000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  35385140000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.icache.prefetcher       639492                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35416743492                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              497                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           326534                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher          169                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               327200                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             497                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          326534                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher          169                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              327200                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.768612                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999862                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.icache.prefetcher     0.035503                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999013                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.768612                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999862                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.icache.prefetcher     0.035503                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999013                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81057.591623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108380.803029                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.icache.prefetcher       106582                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108348.839141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81057.591623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108380.803029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.icache.prefetcher       106582                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108348.839141                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              296472                       # number of writebacks
system.l2.writebacks::total                    296472                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        326489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.icache.prefetcher            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            326877                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       326489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.icache.prefetcher            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           326877                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27144000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  32120260000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.icache.prefetcher       579492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32147983492                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27144000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  32120260000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.icache.prefetcher       579492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32147983492                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.768612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.icache.prefetcher     0.035503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999013                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.768612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.icache.prefetcher     0.035503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999013                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71057.591623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 98380.833657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.icache.prefetcher        96582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98348.869734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71057.591623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 98380.833657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher        96582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98348.869734                       # average overall mshr miss latency
system.l2.replacements                         296943                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       328256                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           328256                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       328256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       328256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          601                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              601                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          601                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          601                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          326398                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              326398                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  35376650500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35376650500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        326412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            326412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999957                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999957                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108385.010018                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108385.010018                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       326398                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         326398                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  32112680500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  32112680500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 98385.040656                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98385.040656                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            115                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher          163                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          382                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.icache.prefetcher            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              388                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30964000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.icache.prefetcher       639492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31603492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          497                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher          169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            666                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.768612                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.icache.prefetcher     0.035503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.582583                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81057.591623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.icache.prefetcher       106582                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81452.298969                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.icache.prefetcher            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27144000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.icache.prefetcher       579492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27723492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.768612                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.icache.prefetcher     0.035503                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.582583                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71057.591623                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.icache.prefetcher        96582                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71452.298969                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            31                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                31                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8489500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8489500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.745902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.745902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93291.208791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93291.208791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           91                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           91                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7579500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7579500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.745902                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.745902                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83291.208791                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83291.208791                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         2825                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2825                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         2826                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2826                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999646                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999646                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         2825                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2825                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     53796000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     53796000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999646                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999646                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19042.831858                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19042.831858                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   9581742500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31587.922974                       # Cycle average of tags in use
system.l2.tags.total_refs                      656135                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    329712                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.990025                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     203.038291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.017102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31357.327764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.icache.prefetcher     0.539817                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.956950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.icache.prefetcher     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963987                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          360                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        29292                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5601408                       # Number of tag accesses
system.l2.tags.data_accesses                  5601408                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9581742500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          24448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       20895232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20920064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18974208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18974208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          326488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              326876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       296472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             296472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2551519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2180734037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher        40076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2183325632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2551519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2551519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1980246077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1980246077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1980246077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2551519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2180734037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher        40076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4163571709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    296472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    326488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000184108500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18525                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18526                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              843669                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             280198                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      326876                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     296472                       # Number of write requests accepted
system.mem_ctrls.readBursts                    326876                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   296472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            18445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18573                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12283061995                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1634380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18411986995                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37577.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56327.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   301912                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  274864                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                326876                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               296472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   86449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   84237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   83016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   73159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    857.022794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   743.373287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.417596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2029      4.36%      4.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1736      3.73%      8.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1487      3.19%     11.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1970      4.23%     15.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1414      3.04%     18.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2013      4.32%     22.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2112      4.54%     27.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1962      4.22%     31.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31824     68.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46547                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.644176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.022056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    187.614284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        18523     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18526                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.054453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18496     99.84%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      0.12%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18525                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20920064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18972736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20920064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18974208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2183.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1980.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2183.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1980.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   15.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9581704500                       # Total gap between requests
system.mem_ctrls.avgGap                      15371.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     20895232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18972736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2551519.204361836892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2180734036.632689476013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 40076.217869557651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1980092451.868749141693                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       326488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       296472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11418498                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  18400247746                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher       320751                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 231328679250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29891.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56358.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     53458.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    780271.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            166440540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             88465245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1167618480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          772319880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     756007200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2422596330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1639308000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7012755675                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        731.887303                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4160172500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    319800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5101770000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            165919320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             88180620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1166276160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          775112580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     756007200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2430736500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1632453120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7014685500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        732.088709                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4144923500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    319800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5117019000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   9581742500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       684903                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           684903                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       684903                       # number of overall hits
system.cpu.icache.overall_hits::total          684903                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          661                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            661                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          661                       # number of overall misses
system.cpu.icache.overall_misses::total           661                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41630499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41630499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41630499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41630499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       685564                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       685564                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       685564                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       685564                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000964                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000964                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000964                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000964                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62981.087746                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62981.087746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62981.087746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62981.087746                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          327                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.357143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                95                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks          602                       # number of writebacks
system.cpu.icache.writebacks::total               602                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          164                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          164                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          164                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          164                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          497                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          497                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          497                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          169                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          666                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33062499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33062499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33062499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher      2613681                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35676180                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000725                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000725                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000725                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000971                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66524.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66524.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66524.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 15465.568047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53567.837838                       # average overall mshr miss latency
system.cpu.icache.replacements                    602                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       684903                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          684903                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          661                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           661                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41630499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41630499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       685564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       685564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000964                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000964                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62981.087746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62981.087746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          497                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          497                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33062499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33062499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000725                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000725                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66524.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66524.142857                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          169                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          169                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher      2613681                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total      2613681                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 15465.568047                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 15465.568047                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   9581742500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9581742500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.979698                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              685569                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               666                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1029.382883                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.662338                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    32.317361                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.494724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.504959                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.500000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1371794                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1371794                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9581742500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9581742500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9581742500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9581742500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9581742500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3101054                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3101054                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3101058                       # number of overall hits
system.cpu.dcache.overall_hits::total         3101058                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1460793                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1460793                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1460796                       # number of overall misses
system.cpu.dcache.overall_misses::total       1460796                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 131261187431                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 131261187431                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 131261187431                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 131261187431                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4561847                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4561847                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4561854                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4561854                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.320220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.320220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.320220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.320220                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 89856.117486                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89856.117486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 89855.932951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89855.932951                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     16438043                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           58                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            221523                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.204679                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           58                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       328256                       # number of writebacks
system.cpu.dcache.writebacks::total            328256                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1131436                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1131436                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1131436                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1131436                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       329357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       329357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       329360                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       329360                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  36140505483                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36140505483                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  36140775483                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36140775483                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.072198                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.072198                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.072199                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.072199                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 109730.491482                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 109730.491482                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 109730.311765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 109730.311765                       # average overall mshr miss latency
system.cpu.dcache.replacements                 328335                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3094627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3094627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18803500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18803500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3094956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3094956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57153.495441                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57153.495441                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8745000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8745000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73487.394958                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73487.394958                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6427                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6427                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1457641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1457641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 131150138441                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 131150138441                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1464068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1464068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.995610                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.995610                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89974.238129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89974.238129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1131226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1131226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       326415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       326415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  36042337993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  36042337993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.222951                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.222951                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110418.755244                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110418.755244                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       270000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       270000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        90000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        90000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         2823                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         2823                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     92245490                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     92245490                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         2823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         2823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32676.404534                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32676.404534                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         2823                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         2823                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     89422490                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     89422490                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31676.404534                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31676.404534                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9581742500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.634150                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3430450                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            329359                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.415534                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.634150                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          360                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          663                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9453133                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9453133                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9581742500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   9581742500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
