// Seed: 1224706432
module module_0 (
    output tri1 id_0,
    input tri id_1,
    output supply1 id_2,
    input tri id_3,
    input wire id_4,
    input tri1 id_5
);
  module_2(
      id_3, id_0, id_3
  );
  wire id_7;
endmodule
module module_1 (
    input  logic id_0,
    input  wor   id_1
    , id_4,
    output tri1  id_2
);
  always @(1) begin
    id_4 <= id_0;
  end
  module_0(
      id_2, id_1, id_2, id_1, id_1, id_1
  );
endmodule
module module_2 (
    input  wor   id_0,
    output uwire id_1,
    input  tri0  id_2
);
  wire id_4;
endmodule
