-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             r0678912@amazone.esat.kuleuven.be                   
-- Generated date:           Tue Jul 20 22:25:45 CEST 2021                       

Solution Settings: reg.v3
  Current state: switching
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/reg.cpp
      $PROJECT_HOME/reg.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_channel.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/tb.cpp
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /reg/core                          12       3          1            1  0          
    Design Total:                      12       3          1            1  1          
    
  Clock States
    Clock Name Clock State Name Period 
    ---------- ---------------- ------
    clk                                
    -                 (default)  10.00 
    
  Use Modes
    Use Mode Name Testbench Configuration Weight Activity Start Time Activity End Time Clock Mode (Clock) 
    ------------- ----------------------- ------ ------------------- ----------------- ------------------
    
  Switching Activity (Percent Asserted)
    Use Mode                   Flop Outputs User Nets 
    -------------------------- ------------ ---------
    pre_pwropt_default_Verilog          100       100 
    pre_pwropt_default_VHDL             100       100 
    
  Power Report (uW)
                               Memory Register Combinational Total Clock Network 
    -------------------------- ------ -------- ------------- ----- -------------
                                                                                 
                                                                                 
    pre_pwropt_default_Verilog                                                   
      Static                     0.00     2.04          0.95  3.13          0.14 
      Dynamic                    0.00    19.34          4.52 23.44          5.77 
      Total                      0.00    21.38          5.47 32.85          5.91 
                                                                                 
                                                                                 
      reg_core_inst                                                              
        Static                   0.00     2.04          0.95  3.13               
        Dynamic                  0.00    19.34          4.23 23.44               
        Total                    0.00    21.38          5.18 32.20               
                                                                                 
                                                                                 
    
                                                                                 
    pre_pwropt_default_VHDL                                                      
      Static                     0.00     2.04          0.95  3.13          0.14 
      Dynamic                    0.00    19.34          4.52 23.45          5.77 
      Total                      0.00    21.38          5.47 32.86          5.91 
                                                                                 
                                                                                 
      reg_core_inst                                                              
        Static                   0.00     2.04          0.95  3.13               
        Dynamic                  0.00    19.34          4.23 23.45               
        Total                    0.00    21.38          5.18 32.21               
                                                                                 
                                                                                 
    
  End of Report
