
---------- Begin Simulation Statistics ----------
final_tick                                 8588062500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    706                       # Simulator instruction rate (inst/s)
host_mem_usage                                7560208                       # Number of bytes of host memory used
host_op_rate                                      724                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9671.71                       # Real time elapsed on the host
host_tick_rate                                 543016                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6832873                       # Number of instructions simulated
sim_ops                                       7002577                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005252                       # Number of seconds simulated
sim_ticks                                  5251890000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.023599                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  184735                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               192385                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                342                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2850                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            193207                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2316                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2728                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              412                       # Number of indirect misses.
system.cpu.branchPred.lookups                  219558                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9046                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          368                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1297974                       # Number of instructions committed
system.cpu.committedOps                       1319127                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.055110                       # CPI: cycles per instruction
system.cpu.discardedOps                          7577                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             721361                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             63094                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           346482                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1228399                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.327320                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      273                       # number of quiesce instructions executed
system.cpu.numCycles                          3965453                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       273                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  898857     68.14%     68.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1113      0.08%     68.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::MemRead                  63776      4.83%     73.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite                355381     26.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1319127                       # Class of committed instruction
system.cpu.quiesceCycles                      4437571                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2737054                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        314065                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              115985                       # Transaction distribution
system.membus.trans_dist::ReadResp             116368                       # Transaction distribution
system.membus.trans_dist::WriteReq              43504                       # Transaction distribution
system.membus.trans_dist::WriteResp             43504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          183                       # Transaction distribution
system.membus.trans_dist::WriteClean               77                       # Transaction distribution
system.membus.trans_dist::CleanEvict               74                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               75                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            228                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           155                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       156672                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        156672                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           37                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       314075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       319746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 633572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        39550                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10081150                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            473355                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000034                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005814                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  473339    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              473355                       # Request fanout histogram
system.membus.reqLayer6.occupancy           763973060                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5766000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              426687                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1039250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4403105                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          681346710                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1143750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       233695                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       233695                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       631230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3366                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10033014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1100313000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             21.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    895391694                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    479455000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       182306                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       182306    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       182306                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    388868125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    619520000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7405568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3620864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       231424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2197504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2695367953                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    499142214                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3194510167                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1497426641                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1410076753                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2907503394                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4192794594                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1909218967                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6102013561                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14592                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15616                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14592                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14592                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          228                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          244                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2778428                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       194977                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2973406                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2778428                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2778428                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2778428                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       194977                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2973406                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7405568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          13696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7419264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2638080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       115712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              115926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          260                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41220                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1410076753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2607823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1412684576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3168383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    499142214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            502310597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3168383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1909218967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2607823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1914995173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    156532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000542426000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           45                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           45                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              208352                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43803                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      115926                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41220                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115926                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41220                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    142                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2587                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3731929475                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  578920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6771259475                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32231.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58481.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        58                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107977                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38323                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115926                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41220                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  102512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    116                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.547119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.904347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.144694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          269      2.51%      2.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          310      2.90%      5.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          141      1.32%      6.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          141      1.32%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          169      1.58%      9.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          160      1.49%     11.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          123      1.15%     12.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          226      2.11%     14.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9168     85.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10707                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           45                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2572.977778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1999.362518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             5     11.11%     11.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      2.22%     13.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           14     31.11%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      2.22%     46.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     17.78%     64.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8     17.78%     82.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8     17.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            45                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           45                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     915.955556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    658.058760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    320.871396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              5     11.11%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      8.89%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           36     80.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            45                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7410176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2637952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7419264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2638080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1410.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       502.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1412.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    502.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5251788125                       # Total gap between requests
system.mem_ctrls.avgGap                      33419.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7396608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1408370700.833414077759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2583450.910053332802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3338988.440351949073                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 498947236.137847483158                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       115712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          260                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6761569830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9689645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15203105000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  88009871375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58434.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45278.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  58473480.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2148678.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2940756390                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    284130000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2028310110                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 546                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10159680.402930                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2039061.475340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5652875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11975375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5814469750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   2773592750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       622991                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           622991                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       622991                       # number of overall hits
system.cpu.icache.overall_hits::total          622991                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          228                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            228                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          228                       # number of overall misses
system.cpu.icache.overall_misses::total           228                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9905625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9905625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9905625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9905625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       623219                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       623219                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       623219                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       623219                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000366                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000366                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000366                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000366                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43445.723684                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43445.723684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43445.723684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43445.723684                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          228                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          228                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          228                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          228                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9544750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9544750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9544750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9544750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000366                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000366                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000366                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000366                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41862.938596                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41862.938596                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41862.938596                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41862.938596                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       622991                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          622991                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          228                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           228                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9905625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9905625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       623219                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       623219                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000366                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000366                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43445.723684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43445.723684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          228                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          228                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9544750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9544750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000366                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000366                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41862.938596                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41862.938596                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           350.575680                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              459455                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                26                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17671.346154                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   350.575680                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.684718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.684718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1246666                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1246666                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       102910                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           102910                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       102910                       # number of overall hits
system.cpu.dcache.overall_hits::total          102910                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          308                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            308                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          308                       # number of overall misses
system.cpu.dcache.overall_misses::total           308                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24442000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24442000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24442000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24442000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       103218                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       103218                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       103218                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       103218                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002984                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002984                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002984                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002984                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79357.142857                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79357.142857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79357.142857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79357.142857                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          183                       # number of writebacks
system.cpu.dcache.writebacks::total               183                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           78                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           78                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          230                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          230                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          230                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          230                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17414750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17414750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17414750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17414750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5926750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5926750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002228                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002228                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002228                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002228                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75716.304348                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75716.304348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75716.304348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75716.304348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2103.922613                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2103.922613                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    231                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        63901                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           63901                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12107875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12107875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        64065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        64065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73828.506098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73828.506098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          155                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11059750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11059750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5926750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5926750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71353.225806                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71353.225806                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21709.706960                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21709.706960                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        39009                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          39009                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12334125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12334125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        39153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        39153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003678                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003678                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85653.645833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85653.645833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6355000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6355000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001916                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001916                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84733.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84733.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       156672                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       156672                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1615787500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1615787500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10313.186147                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10313.186147                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        64727                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        64727                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        91945                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        91945                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1590192060                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1590192060                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 17295.035728                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 17295.035728                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.619039                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4902                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               308                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.915584                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.619039                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          412                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1666479                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1666479                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8588062500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8588233125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    706                       # Simulator instruction rate (inst/s)
host_mem_usage                                7560208                       # Number of bytes of host memory used
host_op_rate                                      724                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9671.80                       # Real time elapsed on the host
host_tick_rate                                 543028                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6832882                       # Number of instructions simulated
sim_ops                                       7002592                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005252                       # Number of seconds simulated
sim_ticks                                  5252060625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.020625                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  184736                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               192392                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                343                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2852                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            193207                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2316                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2728                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              412                       # Number of indirect misses.
system.cpu.branchPred.lookups                  219567                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9048                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          368                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1297983                       # Number of instructions committed
system.cpu.committedOps                       1319142                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.055299                       # CPI: cycles per instruction
system.cpu.discardedOps                          7584                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             721383                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             63094                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           346482                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1228623                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.327300                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      273                       # number of quiesce instructions executed
system.cpu.numCycles                          3965726                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       273                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  898865     68.14%     68.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1113      0.08%     68.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::MemRead                  63782      4.84%     73.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite                355381     26.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1319142                       # Class of committed instruction
system.cpu.quiesceCycles                      4437571                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2737103                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          348                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        314071                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              115985                       # Transaction distribution
system.membus.trans_dist::ReadResp             116371                       # Transaction distribution
system.membus.trans_dist::WriteReq              43504                       # Transaction distribution
system.membus.trans_dist::WriteResp             43504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          184                       # Transaction distribution
system.membus.trans_dist::WriteClean               77                       # Transaction distribution
system.membus.trans_dist::CleanEvict               76                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               75                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            230                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           156                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       156672                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        156672                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           37                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       314078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       319749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 633581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        39678                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10081406                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            473358                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000034                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005814                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  473342    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              473358                       # Request fanout histogram
system.membus.reqLayer6.occupancy           763979810                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5766000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              433187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1039250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4408855                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          681346710                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1153750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       233695                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       233695                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       631230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3366                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10033014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1100313000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             21.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    895391694                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    479455000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       182306                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       182306    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       182306                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    388868125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    619520000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7405568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3620864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       231424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2197504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2695280388                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    499125998                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3194406386                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1497377993                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1410030944                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2907408937                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4192658382                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1909156942                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6101815323                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14720                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14720                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14720                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          230                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          246                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2802709                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       194971                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2997681                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2802709                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2802709                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2802709                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       194971                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2997681                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7405568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          13760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7419328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2638144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       115712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              115927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          261                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41221                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1410030944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2619924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1412650868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3180466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    499125998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            502306464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3180466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1909156942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2619924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1914957332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    156532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000542426000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           45                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           45                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              208355                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43803                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      115927                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41221                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115927                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41221                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    142                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2587                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3731929475                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  578925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6771285725                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32231.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58481.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        58                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107978                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38323                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115927                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41221                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  102512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    116                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.547119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.904347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.144694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          269      2.51%      2.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          310      2.90%      5.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          141      1.32%      6.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          141      1.32%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          169      1.58%      9.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          160      1.49%     11.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          123      1.15%     12.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          226      2.11%     14.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9168     85.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10707                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           45                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2572.977778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1999.362518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             5     11.11%     11.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      2.22%     13.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           14     31.11%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      2.22%     46.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     17.78%     64.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8     17.78%     82.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8     17.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            45                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           45                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     915.955556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    658.058760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    320.871396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              5     11.11%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      8.89%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           36     80.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            45                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7410240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2637952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7419328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2638144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1410.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       502.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1412.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    502.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5252048125                       # Total gap between requests
system.mem_ctrls.avgGap                      33421.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7396608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1408324946.744117259979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2595552.674146825913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3338879.965803898405                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 498931026.714871585369                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       115712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          261                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6761569830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9715895                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15203105000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  88009871375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58434.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45190.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  58249444.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2148678.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2940756390                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    284130000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2028480735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 546                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10159680.402930                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2039061.475340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5652875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11975375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5814640375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   2773592750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       622999                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           622999                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       622999                       # number of overall hits
system.cpu.icache.overall_hits::total          622999                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          230                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            230                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          230                       # number of overall misses
system.cpu.icache.overall_misses::total           230                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9993125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9993125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9993125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9993125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       623229                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       623229                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       623229                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       623229                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000369                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000369                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000369                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000369                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43448.369565                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43448.369565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43448.369565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43448.369565                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          230                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          230                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          230                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9629000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9629000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000369                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000369                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000369                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000369                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41865.217391                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41865.217391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41865.217391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41865.217391                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       622999                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          622999                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          230                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           230                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9993125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9993125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       623229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       623229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000369                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000369                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43448.369565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43448.369565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9629000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9629000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41865.217391                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41865.217391                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           350.575823                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2085458                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               383                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5445.060052                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   350.575823                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.684718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.684718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1246688                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1246688                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       102915                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           102915                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       102915                       # number of overall hits
system.cpu.dcache.overall_hits::total          102915                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          309                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            309                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          309                       # number of overall misses
system.cpu.dcache.overall_misses::total           309                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24502000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24502000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24502000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24502000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       103224                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       103224                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       103224                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       103224                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002993                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002993                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002993                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002993                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79294.498382                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79294.498382                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79294.498382                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79294.498382                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          184                       # number of writebacks
system.cpu.dcache.writebacks::total               184                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           78                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           78                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          231                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          231                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          231                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          231                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17473250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17473250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17473250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17473250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5926750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5926750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002238                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002238                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002238                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002238                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75641.774892                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75641.774892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75641.774892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75641.774892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2103.922613                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2103.922613                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    232                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        63906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           63906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          165                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           165                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12167875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12167875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        64071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        64071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73744.696970                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73744.696970                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          156                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          156                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11118250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11118250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5926750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5926750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71270.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71270.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21709.706960                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21709.706960                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        39009                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          39009                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12334125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12334125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        39153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        39153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003678                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003678                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85653.645833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85653.645833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6355000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6355000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001916                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001916                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84733.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84733.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       156672                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       156672                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1615787500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1615787500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10313.186147                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10313.186147                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        64727                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        64727                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        91945                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        91945                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1590192060                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1590192060                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 17295.035728                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 17295.035728                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.616842                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              107817                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               744                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            144.915323                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.616842                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981674                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981674                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          411                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1666504                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1666504                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8588233125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
