# //  Questa Sim-64
# //  Version 10.4c_5 linux_x86_64 Nov 14 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do {ADC_CTRL.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:19 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 ipcore_dir/BLOCKMEM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BLOCKMEM
# -- Compiling architecture BLOCKMEM_a of BLOCKMEM
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity BLK_MEM_GEN_V7_3
# End time: 10:58:19 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:19 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 ipcore_dir/PLL_FX3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity PLL_FX3
# -- Compiling architecture xilinx of PLL_FX3
# End time: 10:58:19 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:19 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 ipcore_dir/PLL_FX3/example_design/PLL_FX3_exdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity PLL_FX3_exdes
# -- Compiling architecture xilinx of PLL_FX3_exdes
# End time: 10:58:20 on Nov 22,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:20 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 ipcore_dir/PLL_DESER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity PLL_DESER
# -- Compiling architecture xilinx of PLL_DESER
# End time: 10:58:20 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:20 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 ipcore_dir/PLL_DESER/example_design/PLL_DESER_exdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity PLL_DESER_exdes
# -- Compiling architecture xilinx of PLL_DESER_exdes
# End time: 10:58:20 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:20 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/LINE_COMBINE/ipcore_dir/Seg_fifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Seg_fifo
# -- Compiling architecture Seg_fifo_a of Seg_fifo
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity fifo_generator_v9_3_bhv_as
# -- Loading entity fifo_generator_v9_3_bhv_ss
# -- Loading entity fifo_generator_v9_3_conv
# -- Loading entity fifo_generator_v9_3
# End time: 10:58:20 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:20 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/ADC_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LINE_COMBINE_PKG
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Loading package LINE_COMBINE_PKG
# -- Compiling entity ADC_CTRL
# -- Compiling architecture Behavioral of ADC_CTRL
# End time: 10:58:20 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:20 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 ipcore_dir/PLL_F250.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity PLL_F250
# -- Compiling architecture xilinx of PLL_F250
# End time: 10:58:20 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:20 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/word2byte.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity word2byte
# -- Compiling architecture word2byte_a of word2byte
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity fifo_generator_v8_3_bhv_as
# -- Loading entity fifo_generator_v8_3_bhv_ss
# -- Loading entity fifo_generator_v8_3_conv
# -- Loading entity fifo_generator_v8_3
# End time: 10:58:20 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:20 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/T_SERIAL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity T_SERIAL
# -- Compiling architecture Behavioral of T_SERIAL
# End time: 10:58:20 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:20 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/SREG_CORE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SREG_CORE
# -- Compiling architecture Behavioral of SREG_CORE
# End time: 10:58:20 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:20 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/SREG_CONTROL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SREG_CONTROL
# -- Compiling architecture Behavioral of SREG_CONTROL
# End time: 10:58:20 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:20 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/SPI_CORE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SPI_CORE
# -- Compiling architecture Behavioral of SPI_CORE
# End time: 10:58:20 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:20 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/OPTO_SEG_IF/sampling.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity sampling
# -- Compiling architecture xilinx of sampling
# End time: 10:58:20 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:20 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/OPTO_SEG_IF/phase_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Compiling entity phase_detector
# -- Compiling architecture arch_phase_detector of phase_detector
# End time: 10:58:21 on Nov 22,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:21 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/OPTO_SEG_IF/opto_seg_if.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VCOMPONENTS
# -- Compiling entity OPTO_SEG_IF
# -- Compiling architecture STRUCTURAL of OPTO_SEG_IF
# End time: 10:58:21 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:21 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/OPTO_SEG_IF/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DESERIALIZER
# -- Compiling architecture RTL of DESERIALIZER
# End time: 10:58:21 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:21 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/LINE_COMBINE/FIFO_WRITE_SM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Compiling entity FIFO_WRITE_SM
# -- Compiling architecture RTL of FIFO_WRITE_SM
# End time: 10:58:21 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:21 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/LINE_COMBINE/DUAL_FIFO_LINE_COMBINE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package VCOMPONENTS
# -- Loading package LINE_COMBINE_PKG
# -- Compiling entity DUAL_FIFO_LINE_COMBINE
# -- Compiling architecture RTL of DUAL_FIFO_LINE_COMBINE
# End time: 10:58:21 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:21 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/image_out.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity IMAGE_OUT
# -- Compiling architecture RTL of IMAGE_OUT
# End time: 10:58:21 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:21 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/fx3_slave_if.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity FX3_SLAVE_IF
# -- Compiling architecture RTL of FX3_SLAVE_IF
# End time: 10:58:21 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:21 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/FX3_SLAVE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VCOMPONENTS
# -- Compiling entity FX3_SLAVE
# -- Compiling architecture Behavioral of FX3_SLAVE
# End time: 10:58:21 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:21 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/DIGIF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DIGIF
# -- Compiling architecture Behavioral of DIGIF
# End time: 10:58:21 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:21 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/DATA_TO_GPIFII_FIFO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DATA_TO_GPIFII_FIFO
# -- Compiling architecture DATA_TO_GPIFII_FIFO_a of DATA_TO_GPIFII_FIFO
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity fifo_generator_v9_3_bhv_as
# -- Loading entity fifo_generator_v9_3_bhv_ss
# -- Loading entity fifo_generator_v9_3_conv
# -- Loading entity fifo_generator_v9_3
# End time: 10:58:21 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:21 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/DATA_FROM_GPIFII_FIFO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DATA_FROM_GPIFII_FIFO
# -- Compiling architecture DATA_FROM_GPIFII_FIFO_a of DATA_FROM_GPIFII_FIFO
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity fifo_generator_v9_3_bhv_as
# -- Loading entity fifo_generator_v9_3_bhv_ss
# -- Loading entity fifo_generator_v9_3_conv
# -- Loading entity fifo_generator_v9_3
# End time: 10:58:21 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:21 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/BLOCKMEM_CTRL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity BLOCKMEM_CTRL
# -- Compiling architecture Behavioral of BLOCKMEM_CTRL
# End time: 10:58:21 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_5 Compiler 2015.11 Nov 14 2015
# Start time: 10:58:21 on Nov 22,2016
# vcom -reportprogress 300 -explicit -93 hdl/BASIC_UART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Compiling entity basic_uart
# -- Compiling architecture Behavioral of basic_uart
# End time: 10:58:21 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work work.ADC_CTRL 
# Start time: 10:58:21 on Nov 22,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "ADC_CTRL(Behavioral)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading unisim.vcomponents
# Loading work.line_combine_pkg
# Loading work.adc_ctrl(behavioral)#1
# Loading unisim.ibufg(ibufg_v)#1
# Loading ieee.numeric_std(body)
# Loading work.pll_f250(xilinx)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.dcm_sp(dcm_sp_v)#1
# Loading unisim.dcm_sp_clock_divide_by_2(dcm_sp_clock_divide_by_2_v)#1
# Loading unisim.dcm_sp_maximum_period_check(dcm_sp_maximum_period_check_v)#1
# Loading unisim.dcm_sp_maximum_period_check(dcm_sp_maximum_period_check_v)#2
# Loading unisim.dcm_sp_clock_lost(dcm_sp_clock_lost_v)#1
# Loading unisim.bufg(bufg_v)#1
# Loading work.pll_fx3(xilinx)#1
# Loading unisim.dcm_sp(dcm_sp_v)#2
# Loading work.pll_deser(xilinx)#1
# Loading ieee.std_logic_signed(body)
# Loading unisim.pll_base(pll_base_v)#1
# Loading unisim.pll_adv(pll_adv_v)#1
# Loading unisim.bufpll(bufpll_v)#1
# Loading unisim.oddr2(oddr2_v)#1
# Loading unisim.obufds(obufds_v)#1
# Loading work.sreg_control(behavioral)#1
# Loading work.sreg_core(behavioral)#1
# Loading work.spi_core(behavioral)#1
# Loading work.t_serial(behavioral)#1
# Loading ieee.math_real(body)
# Loading work.basic_uart(behavioral)#1
# Loading work.blockmem(blockmem_a)#1
# Loading xilinxcorelib.blk_mem_gen_v7_3(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading xilinxcorelib.blk_mem_gen_v7_3_mem_module(mem_module_behavioral)#1
# ** Note:  Block Memory Generator data initialization complete.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# Loading xilinxcorelib.blk_mem_gen_v7_3_output_stage(output_stage_behavioral)#1
# Loading xilinxcorelib.blk_mem_gen_v7_3_output_stage(output_stage_behavioral)#2
# Loading xilinxcorelib.blk_mem_gen_v7_3_softecc_output_reg_stage(softecc_output_reg_stage_behavioral)#1
# Loading work.blockmem_ctrl(behavioral)#1
# Loading work.digif(behavioral)#1
# Loading work.opto_seg_if(structural)#1
# Loading unisim.ibufds(ibufds_v)#1
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.sampling(xilinx)#1
# Loading unisim.iodelay2(iodelay2_v)#1
# Loading unisim.iserdes2(iserdes2_v)#1
# Loading work.phase_detector(arch_phase_detector)#1
# Loading work.deserializer(rtl)#1
# Loading work.dual_fifo_line_combine(rtl)#1
# Loading work.fifo_write_sm(rtl)#1
# Loading work.seg_fifo(seg_fifo_a)#1
# Loading xilinxcorelib.fifo_generator_v9_3(behavioral)#1
# Loading xilinxcorelib.fifo_generator_v9_3_conv(behavioral)#1
# Loading xilinxcorelib.fifo_generator_v9_3_bhv_as(behavioral)#1
# Loading xilinxcorelib.fifo_generator_v9_3_bhv_preload0(behavioral)#1
# Loading work.fx3_slave(behavioral)#1
# Loading work.fx3_slave_if(rtl)#1
# Loading work.data_to_gpifii_fifo(data_to_gpifii_fifo_a)#1
# Loading xilinxcorelib.fifo_generator_v9_3(behavioral)#2
# Loading xilinxcorelib.fifo_generator_v9_3_conv(behavioral)#2
# Loading xilinxcorelib.fifo_generator_v9_3_bhv_as(behavioral)#2
# Loading work.data_from_gpifii_fifo(data_from_gpifii_fifo_a)#1
# Loading xilinxcorelib.fifo_generator_v9_3(behavioral)#3
# Loading xilinxcorelib.fifo_generator_v9_3_conv(behavioral)#3
# Loading xilinxcorelib.fifo_generator_v9_3_bhv_as(behavioral)#3
# Loading xilinxcorelib.fifo_generator_v9_3_bhv_preload0(behavioral)#3
# Loading work.image_out(rtl)#1
# Loading work.word2byte(word2byte_a)#1
# Loading xilinxcorelib.fifo_generator_v8_3(behavioral)#1
# Loading xilinxcorelib.fifo_generator_v8_3_conv(behavioral)#1
# Loading xilinxcorelib.fifo_generator_v8_3_bhv_as(behavioral)#1
# Loading xilinxcorelib.fifo_generator_v8_3_bhv_preload0(behavioral)#1
# ** Warning: (vsim-8684) No drivers exist on out port /adc_ctrl/PLL_250_INST/dcm_sp_inst/STATUS(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /adc_ctrl/PLL_250_INST/status_internal(6).
# ** Warning: (vsim-8684) No drivers exist on out port /adc_ctrl/PLL_250_INST/dcm_sp_inst/STATUS(4 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /adc_ctrl/PLL_250_INST/status_internal(4 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /adc_ctrl/PLL_FX3_INST/dcm_sp_inst/STATUS(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /adc_ctrl/PLL_FX3_INST/status_internal(6).
# ** Warning: (vsim-8684) No drivers exist on out port /adc_ctrl/PLL_FX3_INST/dcm_sp_inst/STATUS(4 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /adc_ctrl/PLL_FX3_INST/status_internal(4 downto 3).
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS(0)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS(1)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS(2)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS(3)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS(4)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS(5)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS(6)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS(7)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS(0)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS(1)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS(2)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS(3)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS(4)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS(5)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS(6)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS(7)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(13 downto 0) has no driver.
# This port will contribute value (14'hXXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/FX3_SLAVE_INST/FX3_SLAVE_INST/I_DATA_FROM_GPIFII_FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(8 downto 0) has no driver.
# This port will contribute value (9'hXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /adc_ctrl/FX3_SLAVE_INST/IMAGE_OUT_INST/I_WORD2BYTE/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(9 downto 0) has no driver.
# This port will contribute value (10'hXXX) to the signal network.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/FX3_SLAVE_INST/IMAGE_OUT_INST/I_WORD2BYTE/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/FX3_SLAVE_INST/FX3_SLAVE_INST/I_DATA_FROM_GPIFII_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/FX3_SLAVE_INST/FX3_SLAVE_INST/I0_DATA_TO_GPIFII_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS(7)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS(6)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS(5)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS(4)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS(3)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS(2)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS(1)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS(0)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS(7)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS(6)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS(5)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS(4)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS(3)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS(2)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS(1)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ps  Iteration: 0  Instance: /adc_ctrl/I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS(0)/I_SEG_FIFO/U0/gconvfifo/inst_conv_fifo
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
do do_force_adc.tcl
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 14  Instance: /adc_ctrl/SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 14  Instance: /adc_ctrl/SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 14  Instance: /adc_ctrl/SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 14  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 14  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 14  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 14  Instance: /adc_ctrl/SREG_CONTROL_INST/SPI_CORE_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 14  Instance: /adc_ctrl/SREG_CONTROL_INST/SPI_CORE_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 14  Instance: /adc_ctrl/SREG_CONTROL_INST/SREG_CORE_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 us  Iteration: 14  Instance: /adc_ctrl/SREG_CONTROL_INST/SREG_CORE_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1005 ns  Iteration: 12  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1005 ns  Iteration: 12  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G0TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G0TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G0TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G0TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G1TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G1TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G1TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G1TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G2TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G2TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G2TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G2TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G3TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G3TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G3TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G3TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G4TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G4TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G4TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G4TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G5TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G5TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G5TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G5TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G6TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G6TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G6TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G6TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G7TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G7TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G7TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 9  Instance: /adc_ctrl/G7TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 11  Instance: /adc_ctrl/SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 11  Instance: /adc_ctrl/SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 11  Instance: /adc_ctrl/SREG_CONTROL_INST/T_SERIAL_INST/BASIC_UART_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 11  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 11  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 11  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 11  Instance: /adc_ctrl/SREG_CONTROL_INST/SPI_CORE_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 11  Instance: /adc_ctrl/SREG_CONTROL_INST/SPI_CORE_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 11  Instance: /adc_ctrl/SREG_CONTROL_INST/SREG_CORE_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1010 ns  Iteration: 11  Instance: /adc_ctrl/SREG_CONTROL_INST/SREG_CORE_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1015 ns  Iteration: 12  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1015 ns  Iteration: 12  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1020 ns  Iteration: 11  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1020 ns  Iteration: 11  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1020 ns  Iteration: 11  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1025 ns  Iteration: 12  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1025 ns  Iteration: 12  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1030 ns  Iteration: 11  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1030 ns  Iteration: 11  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1030 ns  Iteration: 11  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1035 ns  Iteration: 12  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1035 ns  Iteration: 12  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1040 ns  Iteration: 11  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1040 ns  Iteration: 11  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1040 ns  Iteration: 11  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1045 ns  Iteration: 12  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1045 ns  Iteration: 12  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1050 ns  Iteration: 11  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1050 ns  Iteration: 11  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1050 ns  Iteration: 11  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1075 ns  Iteration: 6  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1075 ns  Iteration: 6  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1080 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1080 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1080 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1085 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1085 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1090 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1090 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1090 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1095 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1095 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1100 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1105 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1105 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1105 ns  Iteration: 4  Instance: /adc_ctrl/FX3_SLAVE_INST/IMAGE_OUT_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1110 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1110 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1110 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1115 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1115 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1120 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1120 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1120 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1125 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1125 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G0TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G0TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G0TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G0TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G1TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G1TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G1TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G1TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G2TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G2TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G2TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G2TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G3TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G3TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G3TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G3TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G4TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G4TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G4TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G4TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G5TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G5TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G5TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G5TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G6TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G6TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G6TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G6TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G7TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G7TX_DESER_INST/I_SAMPLING_MSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G7TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1130 ns  Iteration: 7  Instance: /adc_ctrl/G7TX_DESER_INST/I_SAMPLING_LSB/pd_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1135 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1135 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1140 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1140 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1140 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1145 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1145 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1150 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1150 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1150 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1155 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1155 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1160 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1160 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1160 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1165 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1165 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1170 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1170 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1170 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1175 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1175 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1180 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1180 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1180 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1185 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1185 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1190 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1190 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1190 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1195 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1195 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1200 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1200 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1200 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1205 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1205 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1210 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1210 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1210 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1215 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1215 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1220 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1220 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1220 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1225 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1225 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1230 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1230 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1230 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1235 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1235 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1240 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1240 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1240 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1245 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1245 ns  Iteration: 4  Instance: /adc_ctrl/BLOCKMEM_INST/U0/native_mem_map_module/mem_map_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1250 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1250 ns  Iteration: 5  Instance: /adc_ctrl/BLOCKMEM_CTRL_INST
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1250 ns  Iteration: 5  Instance: /adc_ctrl/SREG_CONTROL_INST
run
run
run
run
run
