[
    {
        "BriefDescription": "Counts the number of Address Indirection Table hits",
        "EventCode": "0xE",
        "EventName": "PMEM_FC_AIT_HIT",
        "PerPkg": "1",
        "Unit": "PMEM_FC"
    },
    {
        "BriefDescription": "Counts the number of Address Indirection Table misses",
        "EventCode": "0x3",
        "EventName": "PMEM_FC_AIT_MISS",
        "PerPkg": "1",
        "Unit": "PMEM_FC"
    },
    {
        "BriefDescription": "Counts the number of DDRT ERR# assertions (sub-channel 0)",
        "EventCode": "0x3",
        "EventName": "PMEM_FC_DDRT_ERR_CH0",
        "PerPkg": "1",
        "Unit": "PMEM_FC"
    },
    {
        "BriefDescription": "Counts the number of DDRT ERR# assertions (sub-channel 1)",
        "EventCode": "0xD",
        "EventName": "PMEM_FC_DDRT_ERR_CH1",
        "PerPkg": "1",
        "Unit": "PMEM_FC"
    },
    {
        "BriefDescription": "Counts the number of host non-read/write transaction commands (e.g. Zqcal, PM Idle, etc.)",
        "EventCode": "0xB",
        "EventName": "PMEM_FC_HOST_NON_RD_WR",
        "PerPkg": "1",
        "Unit": "PMEM_FC"
    },
    {
        "BriefDescription": "Counts the number read operations received from host (sub-channel 0)",
        "EventCode": "0x6",
        "EventName": "PMEM_FC_HOST_READ_CH0",
        "PerPkg": "1",
        "Unit": "PMEM_FC"
    },
    {
        "BriefDescription": "Counts the number read operations received from host (sub-channel 1)",
        "EventCode": "0x9",
        "EventName": "PMEM_FC_HOST_READ_CH1",
        "PerPkg": "1",
        "Unit": "PMEM_FC"
    },
    {
        "BriefDescription": "Counts the number write operations received from host (sub-channel 0)",
        "EventCode": "0x3",
        "EventName": "PMEM_FC_HOST_WRITE_CH0",
        "PerPkg": "1",
        "Unit": "PMEM_FC"
    },
    {
        "BriefDescription": "Counts the number write operations received from host (sub-channel 1)",
        "EventCode": "0x5",
        "EventName": "PMEM_FC_HOST_WRITE_CH1",
        "PerPkg": "1",
        "Unit": "PMEM_FC"
    },
    {
        "BriefDescription": "Counts the number of Interrupts sent to the host",
        "EventCode": "0x3",
        "EventName": "PMEM_FC_INTERRUPT",
        "PerPkg": "1",
        "Unit": "PMEM_FC"
    },
    {
        "BriefDescription": "Counts the number of Operating System Mailbox commands",
        "EventCode": "0xC",
        "EventName": "PMEM_FC_OS_MB_CMD",
        "PerPkg": "1",
        "Unit": "PMEM_FC"
    },
    {
        "BriefDescription": "Counts the number of host reads completed from an internal buffer in the read path (sub-channel 0)",
        "EventCode": "0x1",
        "EventName": "PMEM_FC_READ_FROM_RB_CH0",
        "PerPkg": "1",
        "Unit": "PMEM_FC"
    },
    {
        "BriefDescription": "Counts the number of host Reads completed from an internal buffer in the read path (sub-channel 1)",
        "EventCode": "0x2",
        "EventName": "PMEM_FC_READ_FROM_RB_CH1",
        "PerPkg": "1",
        "Unit": "PMEM_FC"
    },
    {
        "BriefDescription": "Counts the number of System Management Mode Mailbox commands",
        "EventCode": "0xF",
        "EventName": "PMEM_FC_SMM_MB_CMD",
        "PerPkg": "1",
        "Unit": "PMEM_FC"
    },
    {
        "BriefDescription": "Counts the number of App Direct Mode transactions (total number of Reads and Writes)",
        "EventCode": "0x1",
        "EventName": "PMEM_MC_APP_DIRECT_CMD",
        "PerPkg": "1",
        "Unit": "PMEM_MC"
    },
    {
        "BriefDescription": "Counts the number of clocks the average power throttler is enabled for average power or thermal throttling",
        "EventCode": "0x2",
        "EventName": "PMEM_MC_CLKS_AVG_THROTTLE_EN",
        "PerPkg": "1",
        "Unit": "PMEM_MC"
    },
    {
        "BriefDescription": "Counts the number of clocks the instantaneous power throttler is enabled",
        "EventCode": "0x2",
        "EventName": "PMEM_MC_CLKS_INST_THROTTLE_EN",
        "PerPkg": "1",
        "Unit": "PMEM_MC"
    },
    {
        "BriefDescription": "Counts the number of clocks throttling enabled (power or thermal if above thermal threshold)",
        "EventCode": "0x2",
        "EventName": "PMEM_MC_CLKS_THROTTLE_EN",
        "PerPkg": "1",
        "Unit": "PMEM_MC"
    },
    {
        "BriefDescription": "Counts the number of host read operations performed to Intel Optane media",
        "EventCode": "0xB",
        "EventName": "PMEM_MC_MEDIA_READ_OPS",
        "PerPkg": "1",
        "Unit": "PMEM_MC"
    },
    {
        "BriefDescription": "Counts the number of cycles spent in Media Write mode",
        "EventCode": "0x8",
        "EventName": "PMEM_MC_MEDIA_WRITE_MODE",
        "PerPkg": "1",
        "Unit": "PMEM_MC"
    },
    {
        "BriefDescription": "Counts the number of host write operations performed to Intel Optane media",
        "EventCode": "0xB",
        "EventName": "PMEM_MC_MEDIA_WRITE_OPS",
        "PerPkg": "1",
        "Unit": "PMEM_MC"
    },
    {
        "BriefDescription": "Counts the number of Memory Mode transactions (total number of Reads and Writes)",
        "EventCode": "0xD",
        "EventName": "PMEM_MC_MEM_MODE_CMD",
        "PerPkg": "1",
        "Unit": "PMEM_MC"
    },
    {
        "BriefDescription": "Counts the number of poison packets sent to host",
        "EventCode": "0x5",
        "EventName": "PMEM_MC_POISON",
        "PerPkg": "1",
        "Unit": "PMEM_MC"
    },
    {
        "BriefDescription": "Counts the number of host writes to an unused line in an internal data buffer",
        "EventCode": "0x7",
        "EventName": "PMEM_MC_WRITE_MISS",
        "PerPkg": "1",
        "Unit": "PMEM_MC"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 0",
        "EventCode": "0x80",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_ACQUIRED0.TGR0",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 0 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 1",
        "EventCode": "0x80",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_ACQUIRED0.TGR1",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 1 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 2",
        "EventCode": "0x80",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_ACQUIRED0.TGR2",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 2 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 3",
        "EventCode": "0x80",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_ACQUIRED0.TGR3",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 3 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 4",
        "EventCode": "0x80",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_ACQUIRED0.TGR4",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 4 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 5",
        "EventCode": "0x80",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_ACQUIRED0.TGR5",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 5 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 6",
        "EventCode": "0x80",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_ACQUIRED0.TGR6",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 6 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 7",
        "EventCode": "0x80",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_ACQUIRED0.TGR7",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 7 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 10",
        "EventCode": "0x81",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_ACQUIRED1.TGR10",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 10 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 11",
        "EventCode": "0x81",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_ACQUIRED1.TGR11",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 12",
        "EventCode": "0x81",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_ACQUIRED1.TGR12",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 13",
        "EventCode": "0x81",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_ACQUIRED1.TGR13",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 14",
        "EventCode": "0x81",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_ACQUIRED1.TGR14",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 15",
        "EventCode": "0x81",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_ACQUIRED1.TGR15",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 8",
        "EventCode": "0x81",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_ACQUIRED1.TGR8",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 8 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Acquired : For Transgress 9",
        "EventCode": "0x81",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_ACQUIRED1.TGR9",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Acquired : For Transgress 9 : Number of CMS Agent 0 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 0",
        "EventCode": "0x82",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_OCCUPANCY0.TGR0",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 0 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 1",
        "EventCode": "0x82",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_OCCUPANCY0.TGR1",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 1 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 2",
        "EventCode": "0x82",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_OCCUPANCY0.TGR2",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 2 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 3",
        "EventCode": "0x82",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_OCCUPANCY0.TGR3",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 3 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 4",
        "EventCode": "0x82",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_OCCUPANCY0.TGR4",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 4 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 5",
        "EventCode": "0x82",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_OCCUPANCY0.TGR5",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 5 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 6",
        "EventCode": "0x82",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_OCCUPANCY0.TGR6",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 6 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 7",
        "EventCode": "0x82",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_OCCUPANCY0.TGR7",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 7 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 10",
        "EventCode": "0x83",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_OCCUPANCY1.TGR10",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 10 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 11",
        "EventCode": "0x83",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_OCCUPANCY1.TGR11",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 12",
        "EventCode": "0x83",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_OCCUPANCY1.TGR12",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 13",
        "EventCode": "0x83",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_OCCUPANCY1.TGR13",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 14",
        "EventCode": "0x83",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_OCCUPANCY1.TGR14",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 15",
        "EventCode": "0x83",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_OCCUPANCY1.TGR15",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 8",
        "EventCode": "0x83",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_OCCUPANCY1.TGR8",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 8 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 9",
        "EventCode": "0x83",
        "EventName": "UNC_M2HBM_AG0_AD_CRD_OCCUPANCY1.TGR9",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 AD Credits Occupancy : For Transgress 9 : Number of CMS Agent 0 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 AD credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xc8",
        "EventName": "UNC_M2HBM_AG0_AD_TA_CRD_ACQUIRED.TA0",
        "PerPkg": "1",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 AD credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xc8",
        "EventName": "UNC_M2HBM_AG0_AD_TA_CRD_ACQUIRED.TA1",
        "PerPkg": "1",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 AD credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xc8",
        "EventName": "UNC_M2HBM_AG0_AD_TA_CRD_ACQUIRED.TA2",
        "PerPkg": "1",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 AD credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xc8",
        "EventName": "UNC_M2HBM_AG0_AD_TA_CRD_ACQUIRED.TA3",
        "PerPkg": "1",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 AD credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xc8",
        "EventName": "UNC_M2HBM_AG0_AD_TA_CRD_ACQUIRED.TA4",
        "PerPkg": "1",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 AD credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xc8",
        "EventName": "UNC_M2HBM_AG0_AD_TA_CRD_ACQUIRED.TA5",
        "PerPkg": "1",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 AD credits in use in a given cycle per TA",
        "EventCode": "0xc9",
        "EventName": "UNC_M2HBM_AG0_AD_TA_CRD_OCCUPANCY.TA0",
        "PerPkg": "1",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 AD credits in use in a given cycle per TA",
        "EventCode": "0xc9",
        "EventName": "UNC_M2HBM_AG0_AD_TA_CRD_OCCUPANCY.TA1",
        "PerPkg": "1",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 AD credits in use in a given cycle per TA",
        "EventCode": "0xc9",
        "EventName": "UNC_M2HBM_AG0_AD_TA_CRD_OCCUPANCY.TA2",
        "PerPkg": "1",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 AD credits in use in a given cycle per TA",
        "EventCode": "0xc9",
        "EventName": "UNC_M2HBM_AG0_AD_TA_CRD_OCCUPANCY.TA3",
        "PerPkg": "1",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 AD credits in use in a given cycle per TA",
        "EventCode": "0xc9",
        "EventName": "UNC_M2HBM_AG0_AD_TA_CRD_OCCUPANCY.TA4",
        "PerPkg": "1",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 AD credits in use in a given cycle per TA",
        "EventCode": "0xc9",
        "EventName": "UNC_M2HBM_AG0_AD_TA_CRD_OCCUPANCY.TA5",
        "PerPkg": "1",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 0",
        "EventCode": "0x88",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_ACQUIRED0.TGR0",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 0 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 1",
        "EventCode": "0x88",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_ACQUIRED0.TGR1",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 1 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 2",
        "EventCode": "0x88",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_ACQUIRED0.TGR2",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 2 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 3",
        "EventCode": "0x88",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_ACQUIRED0.TGR3",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 3 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 4",
        "EventCode": "0x88",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_ACQUIRED0.TGR4",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 4 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 5",
        "EventCode": "0x88",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_ACQUIRED0.TGR5",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 5 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 6",
        "EventCode": "0x88",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_ACQUIRED0.TGR6",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 6 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 7",
        "EventCode": "0x88",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_ACQUIRED0.TGR7",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 7 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 10",
        "EventCode": "0x89",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_ACQUIRED1.TGR10",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 10 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 11",
        "EventCode": "0x89",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_ACQUIRED1.TGR11",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 12",
        "EventCode": "0x89",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_ACQUIRED1.TGR12",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 13",
        "EventCode": "0x89",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_ACQUIRED1.TGR13",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 14",
        "EventCode": "0x89",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_ACQUIRED1.TGR14",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 15",
        "EventCode": "0x89",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_ACQUIRED1.TGR15",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 8",
        "EventCode": "0x89",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_ACQUIRED1.TGR8",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 8 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Acquired : For Transgress 9",
        "EventCode": "0x89",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_ACQUIRED1.TGR9",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Acquired : For Transgress 9 : Number of CMS Agent 0 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 0",
        "EventCode": "0x8a",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_OCCUPANCY0.TGR0",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 0 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 1",
        "EventCode": "0x8a",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_OCCUPANCY0.TGR1",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 1 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 2",
        "EventCode": "0x8a",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_OCCUPANCY0.TGR2",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 2 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 3",
        "EventCode": "0x8a",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_OCCUPANCY0.TGR3",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 3 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 4",
        "EventCode": "0x8a",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_OCCUPANCY0.TGR4",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 4 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 5",
        "EventCode": "0x8a",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_OCCUPANCY0.TGR5",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 5 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 6",
        "EventCode": "0x8a",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_OCCUPANCY0.TGR6",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 6 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 7",
        "EventCode": "0x8a",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_OCCUPANCY0.TGR7",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 7 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 10",
        "EventCode": "0x8b",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_OCCUPANCY1.TGR10",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 10 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 11",
        "EventCode": "0x8b",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_OCCUPANCY1.TGR11",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 12",
        "EventCode": "0x8b",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_OCCUPANCY1.TGR12",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 13",
        "EventCode": "0x8b",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_OCCUPANCY1.TGR13",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 14",
        "EventCode": "0x8b",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_OCCUPANCY1.TGR14",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 15",
        "EventCode": "0x8b",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_OCCUPANCY1.TGR15",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 0 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 8",
        "EventCode": "0x8b",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_OCCUPANCY1.TGR8",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 8 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 9",
        "EventCode": "0x8b",
        "EventName": "UNC_M2HBM_AG0_BL_CRD_OCCUPANCY1.TGR9",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent0 BL Credits Occupancy : For Transgress 9 : Number of CMS Agent 0 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 BL credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xcc",
        "EventName": "UNC_M2HBM_AG0_BL_TA_CRD_ACQUIRED.TA0",
        "PerPkg": "1",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 BL credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xcc",
        "EventName": "UNC_M2HBM_AG0_BL_TA_CRD_ACQUIRED.TA1",
        "PerPkg": "1",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 BL credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xcc",
        "EventName": "UNC_M2HBM_AG0_BL_TA_CRD_ACQUIRED.TA2",
        "PerPkg": "1",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 BL credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xcc",
        "EventName": "UNC_M2HBM_AG0_BL_TA_CRD_ACQUIRED.TA3",
        "PerPkg": "1",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 BL credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xcc",
        "EventName": "UNC_M2HBM_AG0_BL_TA_CRD_ACQUIRED.TA4",
        "PerPkg": "1",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 BL credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xcc",
        "EventName": "UNC_M2HBM_AG0_BL_TA_CRD_ACQUIRED.TA5",
        "PerPkg": "1",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 BL credits in use in a given cycle per TA",
        "EventCode": "0xcd",
        "EventName": "UNC_M2HBM_AG0_BL_TA_CRD_OCCUPANCY.TA0",
        "PerPkg": "1",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 BL credits in use in a given cycle per TA",
        "EventCode": "0xcd",
        "EventName": "UNC_M2HBM_AG0_BL_TA_CRD_OCCUPANCY.TA1",
        "PerPkg": "1",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 BL credits in use in a given cycle per TA",
        "EventCode": "0xcd",
        "EventName": "UNC_M2HBM_AG0_BL_TA_CRD_OCCUPANCY.TA2",
        "PerPkg": "1",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 BL credits in use in a given cycle per TA",
        "EventCode": "0xcd",
        "EventName": "UNC_M2HBM_AG0_BL_TA_CRD_OCCUPANCY.TA3",
        "PerPkg": "1",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 BL credits in use in a given cycle per TA",
        "EventCode": "0xcd",
        "EventName": "UNC_M2HBM_AG0_BL_TA_CRD_OCCUPANCY.TA4",
        "PerPkg": "1",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 0 BL credits in use in a given cycle per TA",
        "EventCode": "0xcd",
        "EventName": "UNC_M2HBM_AG0_BL_TA_CRD_OCCUPANCY.TA5",
        "PerPkg": "1",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 0",
        "EventCode": "0x84",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_ACQUIRED0.TGR0",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 0 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 1",
        "EventCode": "0x84",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_ACQUIRED0.TGR1",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 1 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 2",
        "EventCode": "0x84",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_ACQUIRED0.TGR2",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 2 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 3",
        "EventCode": "0x84",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_ACQUIRED0.TGR3",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 3 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 4",
        "EventCode": "0x84",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_ACQUIRED0.TGR4",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 4 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 5",
        "EventCode": "0x84",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_ACQUIRED0.TGR5",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 5 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 6",
        "EventCode": "0x84",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_ACQUIRED0.TGR6",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 6 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 7",
        "EventCode": "0x84",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_ACQUIRED0.TGR7",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 7 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 10",
        "EventCode": "0x85",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_ACQUIRED1.TGR10",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 10 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 11",
        "EventCode": "0x85",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_ACQUIRED1.TGR11",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 12",
        "EventCode": "0x85",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_ACQUIRED1.TGR12",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 13",
        "EventCode": "0x85",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_ACQUIRED1.TGR13",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 14",
        "EventCode": "0x85",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_ACQUIRED1.TGR14",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 15",
        "EventCode": "0x85",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_ACQUIRED1.TGR15",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 8",
        "EventCode": "0x85",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_ACQUIRED1.TGR8",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 8 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Acquired : For Transgress 9",
        "EventCode": "0x85",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_ACQUIRED1.TGR9",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Acquired : For Transgress 9 : Number of CMS Agent 1 AD credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 0",
        "EventCode": "0x86",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_OCCUPANCY0.TGR0",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 0 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 1",
        "EventCode": "0x86",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_OCCUPANCY0.TGR1",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 1 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 2",
        "EventCode": "0x86",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_OCCUPANCY0.TGR2",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 2 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 3",
        "EventCode": "0x86",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_OCCUPANCY0.TGR3",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 3 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 4",
        "EventCode": "0x86",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_OCCUPANCY0.TGR4",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 4 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 5",
        "EventCode": "0x86",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_OCCUPANCY0.TGR5",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 5 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 6",
        "EventCode": "0x86",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_OCCUPANCY0.TGR6",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 6 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 7",
        "EventCode": "0x86",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_OCCUPANCY0.TGR7",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 7 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 10",
        "EventCode": "0x87",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_OCCUPANCY1.TGR10",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 10 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 11",
        "EventCode": "0x87",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_OCCUPANCY1.TGR11",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 12",
        "EventCode": "0x87",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_OCCUPANCY1.TGR12",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 13",
        "EventCode": "0x87",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_OCCUPANCY1.TGR13",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 14",
        "EventCode": "0x87",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_OCCUPANCY1.TGR14",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 15",
        "EventCode": "0x87",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_OCCUPANCY1.TGR15",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 8",
        "EventCode": "0x87",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_OCCUPANCY1.TGR8",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 8 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 9",
        "EventCode": "0x87",
        "EventName": "UNC_M2HBM_AG1_AD_CRD_OCCUPANCY1.TGR9",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 AD Credits Occupancy : For Transgress 9 : Number of CMS Agent 1 AD credits in use in a given cycle, per transgress",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 AD credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xca",
        "EventName": "UNC_M2HBM_AG1_AD_TA_CRD_ACQUIRED.TA0",
        "PerPkg": "1",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 AD credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xca",
        "EventName": "UNC_M2HBM_AG1_AD_TA_CRD_ACQUIRED.TA1",
        "PerPkg": "1",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 AD credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xca",
        "EventName": "UNC_M2HBM_AG1_AD_TA_CRD_ACQUIRED.TA2",
        "PerPkg": "1",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 AD credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xca",
        "EventName": "UNC_M2HBM_AG1_AD_TA_CRD_ACQUIRED.TA3",
        "PerPkg": "1",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 AD credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xca",
        "EventName": "UNC_M2HBM_AG1_AD_TA_CRD_ACQUIRED.TA4",
        "PerPkg": "1",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 AD credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xca",
        "EventName": "UNC_M2HBM_AG1_AD_TA_CRD_ACQUIRED.TA5",
        "PerPkg": "1",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 AD credits in use in a given cycle per TA",
        "EventCode": "0xcb",
        "EventName": "UNC_M2HBM_AG1_AD_TA_CRD_OCCUPANCY.TA0",
        "PerPkg": "1",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 AD credits in use in a given cycle per TA",
        "EventCode": "0xcb",
        "EventName": "UNC_M2HBM_AG1_AD_TA_CRD_OCCUPANCY.TA1",
        "PerPkg": "1",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 AD credits in use in a given cycle per TA",
        "EventCode": "0xcb",
        "EventName": "UNC_M2HBM_AG1_AD_TA_CRD_OCCUPANCY.TA2",
        "PerPkg": "1",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 AD credits in use in a given cycle per TA",
        "EventCode": "0xcb",
        "EventName": "UNC_M2HBM_AG1_AD_TA_CRD_OCCUPANCY.TA3",
        "PerPkg": "1",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 AD credits in use in a given cycle per TA",
        "EventCode": "0xcb",
        "EventName": "UNC_M2HBM_AG1_AD_TA_CRD_OCCUPANCY.TA4",
        "PerPkg": "1",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 AD credits in use in a given cycle per TA",
        "EventCode": "0xcb",
        "EventName": "UNC_M2HBM_AG1_AD_TA_CRD_OCCUPANCY.TA5",
        "PerPkg": "1",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 0",
        "EventCode": "0x8c",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_ACQUIRED0.TGR0",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 0 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 1",
        "EventCode": "0x8c",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_ACQUIRED0.TGR1",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 1 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 2",
        "EventCode": "0x8c",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_ACQUIRED0.TGR2",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 2 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 3",
        "EventCode": "0x8c",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_ACQUIRED0.TGR3",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 3 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 4",
        "EventCode": "0x8c",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_ACQUIRED0.TGR4",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 4 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 5",
        "EventCode": "0x8c",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_ACQUIRED0.TGR5",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 5 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 4",
        "EventCode": "0x8c",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_ACQUIRED0.TGR6",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 4 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 5",
        "EventCode": "0x8c",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_ACQUIRED0.TGR7",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 5 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 10",
        "EventCode": "0x8d",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_ACQUIRED1.TGR10",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 10 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 11",
        "EventCode": "0x8d",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_ACQUIRED1.TGR11",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 12",
        "EventCode": "0x8d",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_ACQUIRED1.TGR12",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 13",
        "EventCode": "0x8d",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_ACQUIRED1.TGR13",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 14",
        "EventCode": "0x8d",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_ACQUIRED1.TGR14",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 15",
        "EventCode": "0x8d",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_ACQUIRED1.TGR15",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 8",
        "EventCode": "0x8d",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_ACQUIRED1.TGR8",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 8 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Acquired : For Transgress 9",
        "EventCode": "0x8d",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_ACQUIRED1.TGR9",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Acquired : For Transgress 9 : Number of CMS Agent 1 BL credits acquired in a given cycle, per transgress.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 0",
        "EventCode": "0x8e",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_OCCUPANCY0.TGR0",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 0 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 1",
        "EventCode": "0x8e",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_OCCUPANCY0.TGR1",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 1 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 2",
        "EventCode": "0x8e",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_OCCUPANCY0.TGR2",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 2 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 3",
        "EventCode": "0x8e",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_OCCUPANCY0.TGR3",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 3 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 4",
        "EventCode": "0x8e",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_OCCUPANCY0.TGR4",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 4 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 5",
        "EventCode": "0x8e",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_OCCUPANCY0.TGR5",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 5 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 6",
        "EventCode": "0x8e",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_OCCUPANCY0.TGR6",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 6 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 7",
        "EventCode": "0x8e",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_OCCUPANCY0.TGR7",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 7 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 10",
        "EventCode": "0x8f",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_OCCUPANCY1.TGR10",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 10 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 11",
        "EventCode": "0x8f",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_OCCUPANCY1.TGR11",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 12",
        "EventCode": "0x8f",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_OCCUPANCY1.TGR12",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 13",
        "EventCode": "0x8f",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_OCCUPANCY1.TGR13",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 14",
        "EventCode": "0x8f",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_OCCUPANCY1.TGR14",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 15",
        "EventCode": "0x8f",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_OCCUPANCY1.TGR15",
        "PerPkg": "1",
        "PublicDescription": "Number of CMS Agent 1 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 8",
        "EventCode": "0x8f",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_OCCUPANCY1.TGR8",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 8 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 9",
        "EventCode": "0x8f",
        "EventName": "UNC_M2HBM_AG1_BL_CRD_OCCUPANCY1.TGR9",
        "PerPkg": "1",
        "PublicDescription": "CMS Agent1 BL Credits Occupancy : For Transgress 9 : Number of CMS Agent 1 BL credits in use in a given cycle, per transgress",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 BL credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xce",
        "EventName": "UNC_M2HBM_AG1_BL_TA_CRD_ACQUIRED.TA0",
        "PerPkg": "1",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 BL credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xce",
        "EventName": "UNC_M2HBM_AG1_BL_TA_CRD_ACQUIRED.TA1",
        "PerPkg": "1",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 BL credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xce",
        "EventName": "UNC_M2HBM_AG1_BL_TA_CRD_ACQUIRED.TA2",
        "PerPkg": "1",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 BL credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xce",
        "EventName": "UNC_M2HBM_AG1_BL_TA_CRD_ACQUIRED.TA3",
        "PerPkg": "1",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 BL credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xce",
        "EventName": "UNC_M2HBM_AG1_BL_TA_CRD_ACQUIRED.TA4",
        "PerPkg": "1",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 BL credits acquired in a given cycle (for TA0, TA1,TA2,TA3,TA4,TA5)",
        "EventCode": "0xce",
        "EventName": "UNC_M2HBM_AG1_BL_TA_CRD_ACQUIRED.TA5",
        "PerPkg": "1",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 BL credits in use in a given cycle per TA",
        "EventCode": "0xcf",
        "EventName": "UNC_M2HBM_AG1_BL_TA_CRD_OCCUPANCY.TA0",
        "PerPkg": "1",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 BL credits in use in a given cycle per TA",
        "EventCode": "0xcf",
        "EventName": "UNC_M2HBM_AG1_BL_TA_CRD_OCCUPANCY.TA1",
        "PerPkg": "1",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 BL credits in use in a given cycle per TA",
        "EventCode": "0xcf",
        "EventName": "UNC_M2HBM_AG1_BL_TA_CRD_OCCUPANCY.TA2",
        "PerPkg": "1",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 BL credits in use in a given cycle per TA",
        "EventCode": "0xcf",
        "EventName": "UNC_M2HBM_AG1_BL_TA_CRD_OCCUPANCY.TA3",
        "PerPkg": "1",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 BL credits in use in a given cycle per TA",
        "EventCode": "0xcf",
        "EventName": "UNC_M2HBM_AG1_BL_TA_CRD_OCCUPANCY.TA4",
        "PerPkg": "1",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of CMS Agent 1 BL credits in use in a given cycle per TA",
        "EventCode": "0xcf",
        "EventName": "UNC_M2HBM_AG1_BL_TA_CRD_OCCUPANCY.TA5",
        "PerPkg": "1",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Count the fill in non-pref way fill reads that do d2cha",
        "EventCode": "0x5b",
        "EventName": "UNC_M2HBM_BIAS_2WAY_FILL_RSP.D2CHA_NON_PREF",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Count the fill in pref way fill reads that do d2cha",
        "EventCode": "0x5b",
        "EventName": "UNC_M2HBM_BIAS_2WAY_FILL_RSP.D2CHA_PREF",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Count the fill in non-pref way fill reads that do d2c",
        "EventCode": "0x5b",
        "EventName": "UNC_M2HBM_BIAS_2WAY_FILL_RSP.D2CORE_NON_PREF",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Count the fill in pref way fill reads that do d2c",
        "EventCode": "0x5b",
        "EventName": "UNC_M2HBM_BIAS_2WAY_FILL_RSP.D2CORE_PREF",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Count the fill in non-pref way fill reads that do d2k",
        "EventCode": "0x5b",
        "EventName": "UNC_M2HBM_BIAS_2WAY_FILL_RSP.D2UPI_NON_PREF",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Count the fill in pref way fill reads that do d2k",
        "EventCode": "0x5b",
        "EventName": "UNC_M2HBM_BIAS_2WAY_FILL_RSP.D2UPI_PREF",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_BIAS_2WAY_HITS.NONPREF_INVITOX",
        "EventCode": "0x73",
        "EventName": "UNC_M2HBM_BIAS_2WAY_HITS.NONPREF_INVITOX",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_BIAS_2WAY_HITS.PREF_INVITOX",
        "EventCode": "0x73",
        "EventName": "UNC_M2HBM_BIAS_2WAY_HITS.PREF_INVITOX",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_BIAS_2WAY_MISSES.NONPREF_INVITOX",
        "EventCode": "0x74",
        "EventName": "UNC_M2HBM_BIAS_2WAY_MISSES.NONPREF_INVITOX",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_BIAS_2WAY_MISSES.PREF_INVITOX",
        "EventCode": "0x74",
        "EventName": "UNC_M2HBM_BIAS_2WAY_MISSES.PREF_INVITOX",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Traffic in which the M2M to iMC Bypass was not taken",
        "EventCode": "0x15",
        "EventName": "UNC_M2HBM_BYPASS_M2M_EGRESS.NOT_TAKEN",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "M2M to iMC Bypass : Taken",
        "EventCode": "0x15",
        "EventName": "UNC_M2HBM_BYPASS_M2M_EGRESS.TAKEN",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "M2M to iMC Bypass : Not Taken",
        "EventCode": "0x14",
        "EventName": "UNC_M2HBM_BYPASS_M2M_INGRESS.NOT_TAKEN",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "M2M to iMC Bypass : Taken",
        "EventCode": "0x14",
        "EventName": "UNC_M2HBM_BYPASS_M2M_INGRESS.TAKEN",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles - at UCLK",
        "EventCode": "0x01",
        "EventName": "UNC_M2HBM_CLOCKTICKS",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Clockticks",
        "EventCode": "0xc0",
        "EventName": "UNC_M2HBM_CMS_CLOCKTICKS",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_CROSSTILE_CISGRESS.OCCUPANCY",
        "EventCode": "0x6C",
        "EventName": "UNC_M2HBM_CROSSTILE_CISGRESS.OCCUPANCY",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_CROSSTILE_CISGRESS.WAIT_PLD",
        "EventCode": "0x6C",
        "EventName": "UNC_M2HBM_CROSSTILE_CISGRESS.WAIT_PLD",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_CROSSTILE_CISGRESS.WAIT_TxC_ENTRY",
        "EventCode": "0x6C",
        "EventName": "UNC_M2HBM_CROSSTILE_CISGRESS.WAIT_TxC_ENTRY",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x10",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_CROSSTILE_CISGRESS.WAIT_TxC_PORT",
        "EventCode": "0x6C",
        "EventName": "UNC_M2HBM_CROSSTILE_CISGRESS.WAIT_TxC_PORT",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_CROSSTILE_CISGRESS_INSERTS.WR_MISS",
        "EventCode": "0x6B",
        "EventName": "UNC_M2HBM_CROSSTILE_CISGRESS_INSERTS.WR_MISS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles when direct to core mode (which bypasses the CHA) was disabled",
        "EventCode": "0x17",
        "EventName": "UNC_M2HBM_DIRECT2CORE_NOT_TAKEN_DIRSTATE",
        "PerPkg": "1",
        "UMask": "0x7",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles when direct to core mode, which bypasses the CHA, was disabled : Egress",
        "EventCode": "0x17",
        "EventName": "UNC_M2HBM_DIRECT2CORE_NOT_TAKEN_DIRSTATE.EGRESS",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of time D2C was not honoured by egress due to directory state constraints",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles when direct to core mode, which bypasses the CHA, was disabled : Non Cisgress",
        "EventCode": "0x17",
        "EventName": "UNC_M2HBM_DIRECT2CORE_NOT_TAKEN_DIRSTATE.NON_CISGRESS",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of time non cisgress D2C was not honoured by egress due to directory state constraints",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Counts the time when FM didn't do d2c for fill reads (cross tile case)",
        "EventCode": "0x4a",
        "EventName": "UNC_M2HBM_DIRECT2CORE_NOT_TAKEN_NOTFORKED",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of reads in which direct to core transaction were overridden",
        "EventCode": "0x18",
        "EventName": "UNC_M2HBM_DIRECT2CORE_TXN_OVERRIDE",
        "PerPkg": "1",
        "UMask": "0x3",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of reads in which direct to core transaction was overridden : Cisgress",
        "EventCode": "0x18",
        "EventName": "UNC_M2HBM_DIRECT2CORE_TXN_OVERRIDE.CISGRESS",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of reads in which direct to Intel UPI transactions were overridden",
        "EventCode": "0x1b",
        "EventName": "UNC_M2HBM_DIRECT2UPI_NOT_TAKEN_CREDITS",
        "PerPkg": "1",
        "UMask": "0x7",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Direct to UPI Transactions - Ignored due to lack of credits : Cisgress",
        "EventCode": "0x1B",
        "EventName": "UNC_M2HBM_DIRECT2UPI_NOT_TAKEN_CREDITS.CISGRESS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of cisgress d2k wasn't done due to credit constraints",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Direct to UPI Transactions - Ignored due to lack of credits : All",
        "EventCode": "0x1B",
        "EventName": "UNC_M2HBM_DIRECT2UPI_NOT_TAKEN_CREDITS.EGRESS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of d2k wasn't done due to credit constraints",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Direct to UPI Transactions - Ignored due to lack of credits : Non Cisgress",
        "EventCode": "0x1B",
        "EventName": "UNC_M2HBM_DIRECT2UPI_NOT_TAKEN_CREDITS.NON_CISGRESS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of non cisgress d2k wasn't done due to credit constraints",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles when direct to Intel UPI was disabled",
        "EventCode": "0x1a",
        "EventName": "UNC_M2HBM_DIRECT2UPI_NOT_TAKEN_DIRSTATE",
        "PerPkg": "1",
        "UMask": "0x7",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles when Direct2UPI was Disabled : Cisgress D2U Ignored",
        "EventCode": "0x1A",
        "EventName": "UNC_M2HBM_DIRECT2UPI_NOT_TAKEN_DIRSTATE.CISGRESS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts cisgress d2K that was not honored due to directory constraints",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles when Direct2UPI was Disabled : Egress Ignored D2U",
        "EventCode": "0x1A",
        "EventName": "UNC_M2HBM_DIRECT2UPI_NOT_TAKEN_DIRSTATE.EGRESS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of time D2K was not honoured by egress due to directory state constraints",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles when Direct2UPI was Disabled : Non Cisgress D2U Ignored",
        "EventCode": "0x1A",
        "EventName": "UNC_M2HBM_DIRECT2UPI_NOT_TAKEN_DIRSTATE.NON_CISGRESS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts non cisgress d2K that was not honored due to directory constraints",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of reads that a message sent direct2 Intel UPI was overridden",
        "EventCode": "0x1c",
        "EventName": "UNC_M2HBM_DIRECT2UPI_TXN_OVERRIDE",
        "PerPkg": "1",
        "UMask": "0x3",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number of times a direct to UPI transaction was overridden.",
        "EventCode": "0x1c",
        "EventName": "UNC_M2HBM_DIRECT2UPI_TXN_OVERRIDE.CISGRESS",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Directory Hit : On NonDirty Line in A State",
        "EventCode": "0x1d",
        "EventName": "UNC_M2HBM_DIRECTORY_HIT.CLEAN_A",
        "PerPkg": "1",
        "UMask": "0x80",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Directory Hit : On NonDirty Line in I State",
        "EventCode": "0x1d",
        "EventName": "UNC_M2HBM_DIRECTORY_HIT.CLEAN_I",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Directory Hit : On NonDirty Line in L State",
        "EventCode": "0x1d",
        "EventName": "UNC_M2HBM_DIRECTORY_HIT.CLEAN_P",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Directory Hit : On NonDirty Line in S State",
        "EventCode": "0x1d",
        "EventName": "UNC_M2HBM_DIRECTORY_HIT.CLEAN_S",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Directory Hit : On Dirty Line in A State",
        "EventCode": "0x1d",
        "EventName": "UNC_M2HBM_DIRECTORY_HIT.DIRTY_A",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Directory Hit : On Dirty Line in I State",
        "EventCode": "0x1d",
        "EventName": "UNC_M2HBM_DIRECTORY_HIT.DIRTY_I",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Directory Hit : On Dirty Line in L State",
        "EventCode": "0x1d",
        "EventName": "UNC_M2HBM_DIRECTORY_HIT.DIRTY_P",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Directory Hit : On Dirty Line in S State",
        "EventCode": "0x1d",
        "EventName": "UNC_M2HBM_DIRECTORY_HIT.DIRTY_S",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory lookups (any state found)",
        "EventCode": "0x20",
        "EventName": "UNC_M2HBM_DIRECTORY_LOOKUP.ANY",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of hit data returns to egress with any directory to non persistent memory",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory lookups (cacheline found in A state)",
        "EventCode": "0x20",
        "EventName": "UNC_M2HBM_DIRECTORY_LOOKUP.STATE_A",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of hit data returns to egress with directory A to non persistent memory",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory lookup (cacheline found in I state)",
        "EventCode": "0x20",
        "EventName": "UNC_M2HBM_DIRECTORY_LOOKUP.STATE_I",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of hit data returns to egress with directory I to non persistent memory",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory lookup (cacheline found in S state)",
        "EventCode": "0x20",
        "EventName": "UNC_M2HBM_DIRECTORY_LOOKUP.STATE_S",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of hit data returns to egress with directory S to non persistent memory",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Directory Miss : On NonDirty Line in A State",
        "EventCode": "0x1e",
        "EventName": "UNC_M2HBM_DIRECTORY_MISS.CLEAN_A",
        "PerPkg": "1",
        "UMask": "0x80",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Directory Miss : On NonDirty Line in I State",
        "EventCode": "0x1e",
        "EventName": "UNC_M2HBM_DIRECTORY_MISS.CLEAN_I",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Directory Miss : On NonDirty Line in L State",
        "EventCode": "0x1e",
        "EventName": "UNC_M2HBM_DIRECTORY_MISS.CLEAN_P",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Directory Miss : On NonDirty Line in S State",
        "EventCode": "0x1e",
        "EventName": "UNC_M2HBM_DIRECTORY_MISS.CLEAN_S",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Directory Miss : On Dirty Line in A State",
        "EventCode": "0x1e",
        "EventName": "UNC_M2HBM_DIRECTORY_MISS.DIRTY_A",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Directory Miss : On Dirty Line in I State",
        "EventCode": "0x1e",
        "EventName": "UNC_M2HBM_DIRECTORY_MISS.DIRTY_I",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Directory Miss : On Dirty Line in L State",
        "EventCode": "0x1e",
        "EventName": "UNC_M2HBM_DIRECTORY_MISS.DIRTY_P",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Directory Miss : On Dirty Line in S State",
        "EventCode": "0x1e",
        "EventName": "UNC_M2HBM_DIRECTORY_MISS.DIRTY_S",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory update from A to I",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.A2I",
        "PerPkg": "1",
        "UMask": "0x320",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory update from A to S",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.A2S",
        "PerPkg": "1",
        "UMask": "0x340",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory update from/to Any state",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.ANY",
        "PerPkg": "1",
        "UMask": "0x301",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory Updates",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.A_TO_I_HIT_NON_PMM",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts 1lm or 2lm hit  data returns that would result in directory update from A to I to non persistent memory",
        "UMask": "0x120",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory Updates",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.A_TO_I_MISS_NON_PMM",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts 2lm miss  data returns that would result in directory update from A to I to non persistent memory",
        "UMask": "0x220",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory Updates",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.A_TO_S_HIT_NON_PMM",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts 1lm or 2lm hit  data returns that would result in directory update from A to S to non persistent memory",
        "UMask": "0x140",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory Updates",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.A_TO_S_MISS_NON_PMM",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts 2lm miss  data returns that would result in directory update from A to S to non persistent memory",
        "UMask": "0x240",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory Updates",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.HIT_NON_PMM",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts any 1lm or 2lm hit data return that would result in directory update to non persistent memory",
        "UMask": "0x101",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory update from I to A",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.I2A",
        "PerPkg": "1",
        "UMask": "0x304",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory update from I to S",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.I2S",
        "PerPkg": "1",
        "UMask": "0x302",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory Updates",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.I_TO_A_HIT_NON_PMM",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts 1lm or 2lm hit  data returns that would result in directory update from I to A to non persistent memory",
        "UMask": "0x104",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory Updates",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.I_TO_A_MISS_NON_PMM",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts 2lm miss  data returns that would result in directory update from I to A to non persistent memory",
        "UMask": "0x204",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory Updates",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.I_TO_S_HIT_NON_PMM",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts 1lm or 2lm hit  data returns that would result in directory update from I to S to non persistent memory",
        "UMask": "0x102",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory Updates",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.I_TO_S_MISS_NON_PMM",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts  2lm miss  data returns that would result in directory update from I to S to non persistent memory",
        "UMask": "0x202",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory Updates",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.MISS_NON_PMM",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts any 2lm miss data return that would result in directory update to non persistent memory",
        "UMask": "0x201",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory update from S to A",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.S2A",
        "PerPkg": "1",
        "UMask": "0x310",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory update from S to I",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.S2I",
        "PerPkg": "1",
        "UMask": "0x308",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory Updates",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.S_TO_A_HIT_NON_PMM",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts 1lm or 2lm hit  data returns that would result in directory update from S to A to non persistent memory",
        "UMask": "0x110",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory Updates",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.S_TO_A_MISS_NON_PMM",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts 2lm miss  data returns that would result in directory update from S to A to non persistent memory",
        "UMask": "0x210",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory Updates",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.S_TO_I_HIT_NON_PMM",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts 1lm or 2lm hit  data returns that would result in directory update from S to I to non persistent memory",
        "UMask": "0x108",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Multi-socket cacheline Directory Updates",
        "EventCode": "0x21",
        "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.S_TO_I_MISS_NON_PMM",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts 2lm miss  data returns that would result in directory update from S to I to non persistent memory",
        "UMask": "0x208",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Count distress signalled on AkAd cmp message",
        "EventCode": "0x67",
        "EventName": "UNC_M2HBM_DISTRESS.AD",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Count distress signalled on any packet type",
        "EventCode": "0x67",
        "EventName": "UNC_M2HBM_DISTRESS.ALL",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Count distress signalled on Bl Cmp message",
        "EventCode": "0x67",
        "EventName": "UNC_M2HBM_DISTRESS.BL_CMP",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Count distress signalled on NM fill write message",
        "EventCode": "0x67",
        "EventName": "UNC_M2HBM_DISTRESS.CROSSTILE_NMWR",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Count distress signalled on D2Cha message",
        "EventCode": "0x67",
        "EventName": "UNC_M2HBM_DISTRESS.D2CHA",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Count distress signalled on D2c message",
        "EventCode": "0x67",
        "EventName": "UNC_M2HBM_DISTRESS.D2CORE",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Count distress signalled on D2k message",
        "EventCode": "0x67",
        "EventName": "UNC_M2HBM_DISTRESS.D2UPI",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Distress signal asserted : DPT Local",
        "EventCode": "0xaf",
        "EventName": "UNC_M2HBM_DISTRESS_ASSERTED.DPT_LOCAL",
        "PerPkg": "1",
        "PublicDescription": "Distress signal asserted : DPT Local : Counts the number of cycles either the local or incoming distress signals are asserted. : Dynamic Prefetch Throttle triggered by this tile",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Distress signal asserted : DPT Remote",
        "EventCode": "0xaf",
        "EventName": "UNC_M2HBM_DISTRESS_ASSERTED.DPT_NONLOCAL",
        "PerPkg": "1",
        "PublicDescription": "Distress signal asserted : DPT Remote : Counts the number of cycles either the local or incoming distress signals are asserted. : Dynamic Prefetch Throttle received by this tile",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Distress signal asserted : DPT Stalled - IV",
        "EventCode": "0xaf",
        "EventName": "UNC_M2HBM_DISTRESS_ASSERTED.DPT_STALL_IV",
        "PerPkg": "1",
        "PublicDescription": "Distress signal asserted : DPT Stalled - IV : Counts the number of cycles either the local or incoming distress signals are asserted. : DPT occurred while regular IVs were received, causing DPT to be stalled",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Distress signal asserted : DPT Stalled -  No Credit",
        "EventCode": "0xaf",
        "EventName": "UNC_M2HBM_DISTRESS_ASSERTED.DPT_STALL_NOCRD",
        "PerPkg": "1",
        "PublicDescription": "Distress signal asserted : DPT Stalled -  No Credit : Counts the number of cycles either the local or incoming distress signals are asserted. : DPT occurred while credit not available causing DPT to be stalled",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Distress signal asserted : Horizontal",
        "EventCode": "0xaf",
        "EventName": "UNC_M2HBM_DISTRESS_ASSERTED.HORZ",
        "PerPkg": "1",
        "PublicDescription": "Distress signal asserted : Horizontal : Counts the number of cycles either the local or incoming distress signals are asserted. : If TGR egress is full, then agents will throttle outgoing AD IDI transactions",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Distress signal asserted : Vertical",
        "EventCode": "0xaf",
        "EventName": "UNC_M2HBM_DISTRESS_ASSERTED.VERT",
        "PerPkg": "1",
        "PublicDescription": "Distress signal asserted : Vertical : Counts the number of cycles either the local or incoming distress signals are asserted. : If IRQ egress is full, then agents will throttle outgoing AD IDI transactions",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Egress Blocking due to Ordering requirements : Down",
        "EventCode": "0xba",
        "EventName": "UNC_M2HBM_EGRESS_ORDERING.IV_SNOOPGO_DN",
        "PerPkg": "1",
        "PublicDescription": "Egress Blocking due to Ordering requirements : Down : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Egress Blocking due to Ordering requirements : Up",
        "EventCode": "0xba",
        "EventName": "UNC_M2HBM_EGRESS_ORDERING.IV_SNOOPGO_UP",
        "PerPkg": "1",
        "PublicDescription": "Egress Blocking due to Ordering requirements : Up : Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal AD Ring In Use : Left and Even",
        "EventCode": "0xb6",
        "EventName": "UNC_M2HBM_HORZ_RING_AD_IN_USE.LEFT_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Horizontal AD Ring In Use : Left and Even : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal AD Ring In Use : Left and Odd",
        "EventCode": "0xb6",
        "EventName": "UNC_M2HBM_HORZ_RING_AD_IN_USE.LEFT_ODD",
        "PerPkg": "1",
        "PublicDescription": "Horizontal AD Ring In Use : Left and Odd : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal AD Ring In Use : Right and Even",
        "EventCode": "0xb6",
        "EventName": "UNC_M2HBM_HORZ_RING_AD_IN_USE.RIGHT_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Horizontal AD Ring In Use : Right and Even : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal AD Ring In Use : Right and Odd",
        "EventCode": "0xb6",
        "EventName": "UNC_M2HBM_HORZ_RING_AD_IN_USE.RIGHT_ODD",
        "PerPkg": "1",
        "PublicDescription": "Horizontal AD Ring In Use : Right and Odd : Counts the number of cycles that the Horizontal AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal AK Ring In Use : Left and Even",
        "EventCode": "0xbb",
        "EventName": "UNC_M2HBM_HORZ_RING_AKC_IN_USE.LEFT_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Horizontal AK Ring In Use : Left and Even : Counts the number of cycles that the Horizontal AKC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal AK Ring In Use : Left and Odd",
        "EventCode": "0xbb",
        "EventName": "UNC_M2HBM_HORZ_RING_AKC_IN_USE.LEFT_ODD",
        "PerPkg": "1",
        "PublicDescription": "Horizontal AK Ring In Use : Left and Odd : Counts the number of cycles that the Horizontal AKC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal AK Ring In Use : Right and Even",
        "EventCode": "0xbb",
        "EventName": "UNC_M2HBM_HORZ_RING_AKC_IN_USE.RIGHT_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Horizontal AK Ring In Use : Right and Even : Counts the number of cycles that the Horizontal AKC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal AK Ring In Use : Right and Odd",
        "EventCode": "0xbb",
        "EventName": "UNC_M2HBM_HORZ_RING_AKC_IN_USE.RIGHT_ODD",
        "PerPkg": "1",
        "PublicDescription": "Horizontal AK Ring In Use : Right and Odd : Counts the number of cycles that the Horizontal AKC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal AK Ring In Use : Left and Even",
        "EventCode": "0xb7",
        "EventName": "UNC_M2HBM_HORZ_RING_AK_IN_USE.LEFT_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Horizontal AK Ring In Use : Left and Even : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal AK Ring In Use : Left and Odd",
        "EventCode": "0xb7",
        "EventName": "UNC_M2HBM_HORZ_RING_AK_IN_USE.LEFT_ODD",
        "PerPkg": "1",
        "PublicDescription": "Horizontal AK Ring In Use : Left and Odd : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal AK Ring In Use : Right and Even",
        "EventCode": "0xb7",
        "EventName": "UNC_M2HBM_HORZ_RING_AK_IN_USE.RIGHT_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Horizontal AK Ring In Use : Right and Even : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal AK Ring In Use : Right and Odd",
        "EventCode": "0xb7",
        "EventName": "UNC_M2HBM_HORZ_RING_AK_IN_USE.RIGHT_ODD",
        "PerPkg": "1",
        "PublicDescription": "Horizontal AK Ring In Use : Right and Odd : Counts the number of cycles that the Horizontal AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal BL Ring in Use : Left and Even",
        "EventCode": "0xb8",
        "EventName": "UNC_M2HBM_HORZ_RING_BL_IN_USE.LEFT_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Horizontal BL Ring in Use : Left and Even : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal BL Ring in Use : Left and Odd",
        "EventCode": "0xb8",
        "EventName": "UNC_M2HBM_HORZ_RING_BL_IN_USE.LEFT_ODD",
        "PerPkg": "1",
        "PublicDescription": "Horizontal BL Ring in Use : Left and Odd : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal BL Ring in Use : Right and Even",
        "EventCode": "0xb8",
        "EventName": "UNC_M2HBM_HORZ_RING_BL_IN_USE.RIGHT_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Horizontal BL Ring in Use : Right and Even : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal BL Ring in Use : Right and Odd",
        "EventCode": "0xb8",
        "EventName": "UNC_M2HBM_HORZ_RING_BL_IN_USE.RIGHT_ODD",
        "PerPkg": "1",
        "PublicDescription": "Horizontal BL Ring in Use : Right and Odd : Counts the number of cycles that the Horizontal BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal IV Ring in Use : Left",
        "EventCode": "0xb9",
        "EventName": "UNC_M2HBM_HORZ_RING_IV_IN_USE.LEFT",
        "PerPkg": "1",
        "PublicDescription": "Horizontal IV Ring in Use : Left : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ODD.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Horizontal IV Ring in Use : Right",
        "EventCode": "0xb9",
        "EventName": "UNC_M2HBM_HORZ_RING_IV_IN_USE.RIGHT",
        "PerPkg": "1",
        "PublicDescription": "Horizontal IV Ring in Use : Right : Counts the number of cycles that the Horizontal IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ODD.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Count when Starve Glocab counter is at 7",
        "EventCode": "0x44",
        "EventName": "UNC_M2HBM_IGR_STARVE_WINNER.MASK7",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x80",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Reads to iMC issued",
        "EventCode": "0x24",
        "EventName": "UNC_M2HBM_IMC_READS.ALL",
        "PerPkg": "1",
        "UMask": "0x304",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_IMC_READS.CH0.ALL",
        "EventCode": "0x24",
        "EventName": "UNC_M2HBM_IMC_READS.CH0.ALL",
        "PerPkg": "1",
        "UMask": "0x104",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_IMC_READS.CH0.NORMAL",
        "EventCode": "0x24",
        "EventName": "UNC_M2HBM_IMC_READS.CH0.NORMAL",
        "PerPkg": "1",
        "UMask": "0x101",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_IMC_READS.CH0_ALL",
        "EventCode": "0x24",
        "EventName": "UNC_M2HBM_IMC_READS.CH0_ALL",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x104",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_IMC_READS.CH0_FROM_TGR",
        "EventCode": "0x24",
        "EventName": "UNC_M2HBM_IMC_READS.CH0_FROM_TGR",
        "PerPkg": "1",
        "UMask": "0x140",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Critical Priority - Ch0",
        "EventCode": "0x24",
        "EventName": "UNC_M2HBM_IMC_READS.CH0_ISOCH",
        "PerPkg": "1",
        "UMask": "0x102",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_IMC_READS.CH0_NORMAL",
        "EventCode": "0x24",
        "EventName": "UNC_M2HBM_IMC_READS.CH0_NORMAL",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x101",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_IMC_READS.CH1.ALL",
        "EventCode": "0x24",
        "EventName": "UNC_M2HBM_IMC_READS.CH1.ALL",
        "PerPkg": "1",
        "UMask": "0x204",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_IMC_READS.CH1.NORMAL",
        "EventCode": "0x24",
        "EventName": "UNC_M2HBM_IMC_READS.CH1.NORMAL",
        "PerPkg": "1",
        "UMask": "0x201",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_IMC_READS.CH1_ALL",
        "EventCode": "0x24",
        "EventName": "UNC_M2HBM_IMC_READS.CH1_ALL",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x204",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "From TGR - Ch1",
        "EventCode": "0x24",
        "EventName": "UNC_M2HBM_IMC_READS.CH1_FROM_TGR",
        "PerPkg": "1",
        "UMask": "0x240",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Critical Priority - Ch1",
        "EventCode": "0x24",
        "EventName": "UNC_M2HBM_IMC_READS.CH1_ISOCH",
        "PerPkg": "1",
        "UMask": "0x202",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_IMC_READS.CH1_NORMAL",
        "EventCode": "0x24",
        "EventName": "UNC_M2HBM_IMC_READS.CH1_NORMAL",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x201",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "From TGR - All Channels",
        "EventCode": "0x24",
        "EventName": "UNC_M2HBM_IMC_READS.FROM_TGR",
        "PerPkg": "1",
        "UMask": "0x340",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Critical Priority - All Channels",
        "EventCode": "0x24",
        "EventName": "UNC_M2HBM_IMC_READS.ISOCH",
        "PerPkg": "1",
        "UMask": "0x302",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_IMC_READS.NORMAL",
        "EventCode": "0x24",
        "EventName": "UNC_M2HBM_IMC_READS.NORMAL",
        "PerPkg": "1",
        "UMask": "0x301",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "All Writes - All Channels",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.ALL",
        "PerPkg": "1",
        "UMask": "0x1810",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_IMC_WRITES.CH0.ALL",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH0.ALL",
        "PerPkg": "1",
        "UMask": "0x810",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_IMC_WRITES.CH0.FULL",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH0.FULL",
        "PerPkg": "1",
        "UMask": "0x801",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_IMC_WRITES.CH0.PARTIAL",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH0.PARTIAL",
        "PerPkg": "1",
        "UMask": "0x802",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_IMC_WRITES.CH0_ALL",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH0_ALL",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x810",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "From TGR - Ch0",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH0_FROM_TGR",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_IMC_WRITES.CH0_FULL",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH0_FULL",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x801",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "ISOCH Full Line - Ch0",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH0_FULL_ISOCH",
        "PerPkg": "1",
        "UMask": "0x804",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Non-Inclusive - Ch0",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH0_NI",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Non-Inclusive Miss - Ch0",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH0_NI_MISS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_IMC_WRITES.CH0_PARTIAL",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH0_PARTIAL",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x802",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "ISOCH Partial - Ch0",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH0_PARTIAL_ISOCH",
        "PerPkg": "1",
        "UMask": "0x808",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "All Writes - Ch1",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH1.ALL",
        "PerPkg": "1",
        "UMask": "0x1010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Full Line Non-ISOCH - Ch1",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH1.FULL",
        "PerPkg": "1",
        "UMask": "0x1001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Partial Non-ISOCH - Ch1",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH1.PARTIAL",
        "PerPkg": "1",
        "UMask": "0x1002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "All Writes - Ch1",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH1_ALL",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x1010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "From TGR - Ch1",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH1_FROM_TGR",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Full Line Non-ISOCH - Ch1",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH1_FULL",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x1001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "ISOCH Full Line - Ch1",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH1_FULL_ISOCH",
        "PerPkg": "1",
        "UMask": "0x1004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Non-Inclusive - Ch1",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH1_NI",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Non-Inclusive Miss - Ch1",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH1_NI_MISS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Partial Non-ISOCH - Ch1",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH1_PARTIAL",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x1002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "ISOCH Partial - Ch1",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.CH1_PARTIAL_ISOCH",
        "PerPkg": "1",
        "UMask": "0x1008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "From TGR - All Channels",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.FROM_TGR",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Full Non-ISOCH - All Channels",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.FULL",
        "PerPkg": "1",
        "UMask": "0x1801",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "ISOCH Full Line - All Channels",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.FULL_ISOCH",
        "PerPkg": "1",
        "UMask": "0x1804",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Non-Inclusive - All Channels",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.NI",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Non-Inclusive Miss - All Channels",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.NI_MISS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Partial Non-ISOCH - All Channels",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.PARTIAL",
        "PerPkg": "1",
        "UMask": "0x1802",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "ISOCH Partial - All Channels",
        "EventCode": "0x25",
        "EventName": "UNC_M2HBM_IMC_WRITES.PARTIAL_ISOCH",
        "PerPkg": "1",
        "UMask": "0x1808",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Write Tracker Inserts",
        "EventCode": "0x4e",
        "EventName": "UNC_M2HBM_MIRR_WRQ_INSERTS",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Write Tracker Inserts",
        "EventCode": "0x4f",
        "EventName": "UNC_M2HBM_MIRR_WRQ_OCCUPANCY",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Miscellaneous Events (mostly from MS2IDI) : Number of cycles MBE is high for MS2IDI0",
        "EventCode": "0xe6",
        "EventName": "UNC_M2HBM_MISC_EXTERNAL.MBE_INST0",
        "PerPkg": "1",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Miscellaneous Events (mostly from MS2IDI) : Number of cycles MBE is high for MS2IDI1",
        "EventCode": "0xe6",
        "EventName": "UNC_M2HBM_MISC_EXTERNAL.MBE_INST1",
        "PerPkg": "1",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number Packet Header Matches : MC Match",
        "EventCode": "0x36",
        "EventName": "UNC_M2HBM_PKT_MATCH.MC",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number Packet Header Matches : Mesh Match",
        "EventCode": "0x36",
        "EventName": "UNC_M2HBM_PKT_MATCH.MESH",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PREFCAM_CIS_DROPS",
        "EventCode": "0x5c",
        "EventName": "UNC_M2HBM_PREFCAM_CIS_DROPS",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Cycles Full : Channel 0",
        "EventCode": "0x55",
        "EventName": "UNC_M2HBM_PREFCAM_CYCLES.FULL_CH0",
        "PerPkg": "1",
        "UMask": "0x102",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Cycles Full : Channel 1",
        "EventCode": "0x55",
        "EventName": "UNC_M2HBM_PREFCAM_CYCLES.FULL_CH1",
        "PerPkg": "1",
        "UMask": "0x202",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Cycles Not Empty : Channel 0",
        "EventCode": "0x55",
        "EventName": "UNC_M2HBM_PREFCAM_CYCLES.NE_CH0",
        "PerPkg": "1",
        "UMask": "0x101",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Cycles Not Empty : Channel 1",
        "EventCode": "0x55",
        "EventName": "UNC_M2HBM_PREFCAM_CYCLES.NE_CH1",
        "PerPkg": "1",
        "UMask": "0x201",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Deallocs : Chl 0 prefetch entry reset due to all pend reset",
        "EventCode": "0x57",
        "EventName": "UNC_M2HBM_PREFCAM_DEALLOCS.ALL_CH0",
        "PerPkg": "1",
        "UMask": "0x120",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Deallocs : Chl 1 prefetch entry reset due to all pend reset",
        "EventCode": "0x57",
        "EventName": "UNC_M2HBM_PREFCAM_DEALLOCS.ALL_CH1",
        "PerPkg": "1",
        "UMask": "0x220",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Deallocs : Chl 0 prefetch entry reset due to Add 0 port entry",
        "EventCode": "0x57",
        "EventName": "UNC_M2HBM_PREFCAM_DEALLOCS.CMS0_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x101",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Deallocs : Chl 1 prefetch entry reset due to Add 0 port entry",
        "EventCode": "0x57",
        "EventName": "UNC_M2HBM_PREFCAM_DEALLOCS.CMS0_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x201",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Deallocs : Chl 0 prefetch entry reset due to Add 1 port entry",
        "EventCode": "0x57",
        "EventName": "UNC_M2HBM_PREFCAM_DEALLOCS.CMS1_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x102",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Deallocs : Chl 1 prefetch entry reset due to Add 1 port entry",
        "EventCode": "0x57",
        "EventName": "UNC_M2HBM_PREFCAM_DEALLOCS.CMS1_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x202",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Deallocs : Chl 0 prefetch entry reset due to credit pend reset",
        "EventCode": "0x57",
        "EventName": "UNC_M2HBM_PREFCAM_DEALLOCS.CRD_CH0",
        "PerPkg": "1",
        "UMask": "0x110",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Deallocs : Chl 1 prefetch entry reset due to credit pend reset",
        "EventCode": "0x57",
        "EventName": "UNC_M2HBM_PREFCAM_DEALLOCS.CRD_CH1",
        "PerPkg": "1",
        "UMask": "0x210",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Deallocs : Chl 0 prefetch entry reset due to miss invalidate",
        "EventCode": "0x57",
        "EventName": "UNC_M2HBM_PREFCAM_DEALLOCS.MISS_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x104",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Deallocs : Chl 1 prefetch entry reset due to miss invalidate",
        "EventCode": "0x57",
        "EventName": "UNC_M2HBM_PREFCAM_DEALLOCS.MISS_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x204",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Deallocs : Chl 0 prefetch entry reset due to pending entry reset",
        "EventCode": "0x57",
        "EventName": "UNC_M2HBM_PREFCAM_DEALLOCS.RSP_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x108",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Deallocs : Chl 1 prefetch entry reset due to pending entry reset",
        "EventCode": "0x57",
        "EventName": "UNC_M2HBM_PREFCAM_DEALLOCS.RSP_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x208",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped",
        "EventCode": "0x58",
        "EventName": "UNC_M2HBM_PREFCAM_DEMAND_DROPS.CH0_UPI",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped",
        "EventCode": "0x58",
        "EventName": "UNC_M2HBM_PREFCAM_DEMAND_DROPS.CH0_XPT",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped",
        "EventCode": "0x58",
        "EventName": "UNC_M2HBM_PREFCAM_DEMAND_DROPS.CH1_UPI",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped",
        "EventCode": "0x58",
        "EventName": "UNC_M2HBM_PREFCAM_DEMAND_DROPS.CH1_XPT",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped : UPI - All Channels",
        "EventCode": "0x58",
        "EventName": "UNC_M2HBM_PREFCAM_DEMAND_DROPS.UPI_ALLCH",
        "PerPkg": "1",
        "UMask": "0xa",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped",
        "EventCode": "0x58",
        "EventName": "UNC_M2HBM_PREFCAM_DEMAND_DROPS.XPT_ALLCH",
        "PerPkg": "1",
        "UMask": "0x5",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": ": UPI - All Channels",
        "EventCode": "0x5d",
        "EventName": "UNC_M2HBM_PREFCAM_DEMAND_MERGE.CH0_UPI",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": ": XPT - All Channels",
        "EventCode": "0x5d",
        "EventName": "UNC_M2HBM_PREFCAM_DEMAND_MERGE.CH0_XPT",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": ": UPI - All Channels",
        "EventCode": "0x5d",
        "EventName": "UNC_M2HBM_PREFCAM_DEMAND_MERGE.CH1_UPI",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": ": XPT - All Channels",
        "EventCode": "0x5d",
        "EventName": "UNC_M2HBM_PREFCAM_DEMAND_MERGE.CH1_XPT",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": ": UPI - All Channels",
        "EventCode": "0x5d",
        "EventName": "UNC_M2HBM_PREFCAM_DEMAND_MERGE.UPI_ALLCH",
        "PerPkg": "1",
        "UMask": "0xa",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": ": XPT - All Channels",
        "EventCode": "0x5d",
        "EventName": "UNC_M2HBM_PREFCAM_DEMAND_MERGE.XPT_ALLCH",
        "PerPkg": "1",
        "UMask": "0x5",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Demands Not Merged with CAMed Prefetches",
        "EventCode": "0x5e",
        "EventName": "UNC_M2HBM_PREFCAM_DEMAND_NO_MERGE.RD_MERGED",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Demands Not Merged with CAMed Prefetches",
        "EventCode": "0x5e",
        "EventName": "UNC_M2HBM_PREFCAM_DEMAND_NO_MERGE.WR_MERGED",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Demands Not Merged with CAMed Prefetches",
        "EventCode": "0x5e",
        "EventName": "UNC_M2HBM_PREFCAM_DEMAND_NO_MERGE.WR_SQUASHED",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons",
        "EventCode": "0x59",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH0.ERRORBLK_RxC",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons",
        "EventCode": "0x59",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH0.NOT_PF_SAD_REGION",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons",
        "EventCode": "0x59",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH0.PF_AD_CRD",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons",
        "EventCode": "0x59",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH0.PF_CAM_FULL",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons",
        "EventCode": "0x59",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH0.PF_CAM_HIT",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons",
        "EventCode": "0x59",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH0.PF_SECURE_DROP",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons",
        "EventCode": "0x59",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH0.RPQ_PROXY",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons",
        "EventCode": "0x59",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH0.STOP_B2B",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons",
        "EventCode": "0x59",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH0.UPI_THRESH",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons",
        "EventCode": "0x59",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH0.WPQ_PROXY",
        "PerPkg": "1",
        "UMask": "0x80",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch0 - Reasons",
        "EventCode": "0x59",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH0.XPT_THRESH",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons",
        "EventCode": "0x5a",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH1.ERRORBLK_RxC",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons",
        "EventCode": "0x5a",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH1.NOT_PF_SAD_REGION",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons",
        "EventCode": "0x5a",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH1.PF_AD_CRD",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons",
        "EventCode": "0x5a",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH1.PF_CAM_FULL",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons",
        "EventCode": "0x5a",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH1.PF_CAM_HIT",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons",
        "EventCode": "0x5a",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH1.PF_SECURE_DROP",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons",
        "EventCode": "0x5a",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH1.RPQ_PROXY",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons",
        "EventCode": "0x5a",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH1.STOP_B2B",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons",
        "EventCode": "0x5a",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH1.UPI_THRESH",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons",
        "EventCode": "0x5a",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH1.WPQ_PROXY",
        "PerPkg": "1",
        "UMask": "0x80",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Data Prefetches Dropped Ch1 - Reasons",
        "EventCode": "0x5a",
        "EventName": "UNC_M2HBM_PREFCAM_DROP_REASONS_CH1.XPT_THRESH",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Inserts : UPI - Ch 0",
        "EventCode": "0x56",
        "EventName": "UNC_M2HBM_PREFCAM_INSERTS.CH0_UPI",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Inserts : XPT - Ch 0",
        "EventCode": "0x56",
        "EventName": "UNC_M2HBM_PREFCAM_INSERTS.CH0_XPT",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Inserts : UPI - Ch 1",
        "EventCode": "0x56",
        "EventName": "UNC_M2HBM_PREFCAM_INSERTS.CH1_UPI",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Inserts : XPT - Ch 1",
        "EventCode": "0x56",
        "EventName": "UNC_M2HBM_PREFCAM_INSERTS.CH1_XPT",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Inserts : UPI - All Channels",
        "EventCode": "0x56",
        "EventName": "UNC_M2HBM_PREFCAM_INSERTS.UPI_ALLCH",
        "PerPkg": "1",
        "UMask": "0xa",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Inserts : XPT - All Channels",
        "EventCode": "0x56",
        "EventName": "UNC_M2HBM_PREFCAM_INSERTS.XPT_ALLCH",
        "PerPkg": "1",
        "PublicDescription": "Prefetch CAM Inserts : XPT -All Channels",
        "UMask": "0x5",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Occupancy : All Channels",
        "EventCode": "0x54",
        "EventName": "UNC_M2HBM_PREFCAM_OCCUPANCY.ALLCH",
        "PerPkg": "1",
        "UMask": "0x3",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Occupancy : Channel 0",
        "EventCode": "0x54",
        "EventName": "UNC_M2HBM_PREFCAM_OCCUPANCY.CH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Prefetch CAM Occupancy : Channel 1",
        "EventCode": "0x54",
        "EventName": "UNC_M2HBM_PREFCAM_OCCUPANCY.CH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "All Channels",
        "EventCode": "0x5f",
        "EventName": "UNC_M2HBM_PREFCAM_RESP_MISS.ALLCH",
        "PerPkg": "1",
        "UMask": "0x3",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": ": Channel 0",
        "EventCode": "0x5f",
        "EventName": "UNC_M2HBM_PREFCAM_RESP_MISS.CH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": ": Channel 1",
        "EventCode": "0x5f",
        "EventName": "UNC_M2HBM_PREFCAM_RESP_MISS.CH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PREFCAM_RxC.CYCLES_NE",
        "EventCode": "0x61",
        "EventName": "UNC_M2HBM_PREFCAM_RxC.CYCLES_NE",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PREFCAM_RxC.INSERTS",
        "EventCode": "0x61",
        "EventName": "UNC_M2HBM_PREFCAM_RxC.INSERTS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PREFCAM_RxC_DEALLOCS.1LM_POSTED",
        "EventCode": "0x62",
        "EventName": "UNC_M2HBM_PREFCAM_RxC_DEALLOCS.1LM_POSTED",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PREFCAM_RxC_DEALLOCS.CIS",
        "EventCode": "0x62",
        "EventName": "UNC_M2HBM_PREFCAM_RxC_DEALLOCS.CIS",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PREFCAM_RxC_DEALLOCS.SQUASHED",
        "EventCode": "0x62",
        "EventName": "UNC_M2HBM_PREFCAM_RxC_DEALLOCS.SQUASHED",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PREFCAM_RxC_OCCUPANCY",
        "EventCode": "0x60",
        "EventName": "UNC_M2HBM_PREFCAM_RxC_OCCUPANCY",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PROXY_CYCLES_NE.RPQ_CH0",
        "EventCode": "0x66",
        "EventName": "UNC_M2HBM_PROXY_CYCLES_NE.RPQ_CH0",
        "PerPkg": "1",
        "UMask": "0x104",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PROXY_CYCLES_NE.RPQ_CH1",
        "EventCode": "0x66",
        "EventName": "UNC_M2HBM_PROXY_CYCLES_NE.RPQ_CH1",
        "PerPkg": "1",
        "UMask": "0x204",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PROXY_CYCLES_NE.WPQ_BL_RxC_CH0",
        "EventCode": "0x66",
        "EventName": "UNC_M2HBM_PROXY_CYCLES_NE.WPQ_BL_RxC_CH0",
        "PerPkg": "1",
        "UMask": "0x101",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PROXY_CYCLES_NE.WPQ_BL_RxC_CH1",
        "EventCode": "0x66",
        "EventName": "UNC_M2HBM_PROXY_CYCLES_NE.WPQ_BL_RxC_CH1",
        "PerPkg": "1",
        "UMask": "0x201",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PROXY_CYCLES_NE.WPQ_CMI_CH0",
        "EventCode": "0x66",
        "EventName": "UNC_M2HBM_PROXY_CYCLES_NE.WPQ_CMI_CH0",
        "PerPkg": "1",
        "UMask": "0x102",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PROXY_CYCLES_NE.WPQ_CMI_CH1",
        "EventCode": "0x66",
        "EventName": "UNC_M2HBM_PROXY_CYCLES_NE.WPQ_CMI_CH1",
        "PerPkg": "1",
        "UMask": "0x202",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PROXY_OCCUPANCY_RPQ.CH0",
        "EventCode": "0x65",
        "EventName": "UNC_M2HBM_PROXY_OCCUPANCY_RPQ.CH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PROXY_OCCUPANCY_RPQ.CH1",
        "EventCode": "0x65",
        "EventName": "UNC_M2HBM_PROXY_OCCUPANCY_RPQ.CH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PROXY_OCCUPANCY_WPQ_BL_RxC.CH0",
        "EventCode": "0x63",
        "EventName": "UNC_M2HBM_PROXY_OCCUPANCY_WPQ_BL_RxC.CH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PROXY_OCCUPANCY_WPQ_BL_RxC.CH1",
        "EventCode": "0x63",
        "EventName": "UNC_M2HBM_PROXY_OCCUPANCY_WPQ_BL_RxC.CH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PROXY_OCCUPANCY_WPQ_CMI.CH0",
        "EventCode": "0x64",
        "EventName": "UNC_M2HBM_PROXY_OCCUPANCY_WPQ_CMI.CH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_PROXY_OCCUPANCY_WPQ_CMI.CH1",
        "EventCode": "0x64",
        "EventName": "UNC_M2HBM_PROXY_OCCUPANCY_WPQ_CMI.CH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_LOCAL.CMI_OCC_LOW_CH0",
        "EventCode": "0x79",
        "EventName": "UNC_M2HBM_QOS_LOCAL.CMI_OCC_LOW_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x110",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_LOCAL.CMI_OCC_LOW_CH1",
        "EventCode": "0x79",
        "EventName": "UNC_M2HBM_QOS_LOCAL.CMI_OCC_LOW_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x210",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_LOCAL.RPQ_OCC_HIGH_CH0",
        "EventCode": "0x79",
        "EventName": "UNC_M2HBM_QOS_LOCAL.RPQ_OCC_HIGH_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x101",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_LOCAL.RPQ_OCC_HIGH_CH1",
        "EventCode": "0x79",
        "EventName": "UNC_M2HBM_QOS_LOCAL.RPQ_OCC_HIGH_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x201",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_LOCAL.RPQ_OCC_LOW_CH0",
        "EventCode": "0x79",
        "EventName": "UNC_M2HBM_QOS_LOCAL.RPQ_OCC_LOW_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x108",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_LOCAL.RPQ_OCC_LOW_CH1",
        "EventCode": "0x79",
        "EventName": "UNC_M2HBM_QOS_LOCAL.RPQ_OCC_LOW_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x208",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_LOCAL.WPQ_CMI_OCC_HIGH_CH0",
        "EventCode": "0x79",
        "EventName": "UNC_M2HBM_QOS_LOCAL.WPQ_CMI_OCC_HIGH_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x102",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_LOCAL.WPQ_CMI_OCC_HIGH_CH1",
        "EventCode": "0x79",
        "EventName": "UNC_M2HBM_QOS_LOCAL.WPQ_CMI_OCC_HIGH_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x202",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_LOCAL.WPQ_TKR_OCC_HIGH_CH0",
        "EventCode": "0x79",
        "EventName": "UNC_M2HBM_QOS_LOCAL.WPQ_TKR_OCC_HIGH_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x104",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_LOCAL.WPQ_TKR_OCC_HIGH_CH1",
        "EventCode": "0x79",
        "EventName": "UNC_M2HBM_QOS_LOCAL.WPQ_TKR_OCC_HIGH_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x204",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_LOCAL.WPQ_TRK_LOW_CH0",
        "EventCode": "0x79",
        "EventName": "UNC_M2HBM_QOS_LOCAL.WPQ_TRK_LOW_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x120",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_LOCAL.WPQ_TRK_LOW_CH1",
        "EventCode": "0x79",
        "EventName": "UNC_M2HBM_QOS_LOCAL.WPQ_TRK_LOW_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x220",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_REMOTE.CMI_OCC_LOW_CH0",
        "EventCode": "0x7A",
        "EventName": "UNC_M2HBM_QOS_REMOTE.CMI_OCC_LOW_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x110",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_REMOTE.CMI_OCC_LOW_CH1",
        "EventCode": "0x7A",
        "EventName": "UNC_M2HBM_QOS_REMOTE.CMI_OCC_LOW_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x210",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_REMOTE.RPQ_OCC_HIGH_CH0",
        "EventCode": "0x7A",
        "EventName": "UNC_M2HBM_QOS_REMOTE.RPQ_OCC_HIGH_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x101",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_REMOTE.RPQ_OCC_HIGH_CH1",
        "EventCode": "0x7A",
        "EventName": "UNC_M2HBM_QOS_REMOTE.RPQ_OCC_HIGH_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x201",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_REMOTE.RPQ_OCC_LOW_CH0",
        "EventCode": "0x7A",
        "EventName": "UNC_M2HBM_QOS_REMOTE.RPQ_OCC_LOW_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x108",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_REMOTE.RPQ_OCC_LOW_CH1",
        "EventCode": "0x7A",
        "EventName": "UNC_M2HBM_QOS_REMOTE.RPQ_OCC_LOW_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x208",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_REMOTE.WPQ_CMI_OCC_HIGH_CH0",
        "EventCode": "0x7A",
        "EventName": "UNC_M2HBM_QOS_REMOTE.WPQ_CMI_OCC_HIGH_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x102",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_REMOTE.WPQ_CMI_OCC_HIGH_CH1",
        "EventCode": "0x7A",
        "EventName": "UNC_M2HBM_QOS_REMOTE.WPQ_CMI_OCC_HIGH_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x202",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_REMOTE.WPQ_TKR_OCC_HIGH_CH0",
        "EventCode": "0x7A",
        "EventName": "UNC_M2HBM_QOS_REMOTE.WPQ_TKR_OCC_HIGH_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x104",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_REMOTE.WPQ_TKR_OCC_HIGH_CH1",
        "EventCode": "0x7A",
        "EventName": "UNC_M2HBM_QOS_REMOTE.WPQ_TKR_OCC_HIGH_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x204",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_REMOTE.WPQ_TRK_LOW_CH0",
        "EventCode": "0x7A",
        "EventName": "UNC_M2HBM_QOS_REMOTE.WPQ_TRK_LOW_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x120",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_QOS_REMOTE.WPQ_TRK_LOW_CH1",
        "EventCode": "0x7A",
        "EventName": "UNC_M2HBM_QOS_REMOTE.WPQ_TRK_LOW_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x220",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Messages that bounced on the Horizontal Ring. : AD",
        "EventCode": "0xac",
        "EventName": "UNC_M2HBM_RING_BOUNCES_HORZ.AD",
        "PerPkg": "1",
        "PublicDescription": "Messages that bounced on the Horizontal Ring. : AD : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Messages that bounced on the Horizontal Ring. : AK",
        "EventCode": "0xac",
        "EventName": "UNC_M2HBM_RING_BOUNCES_HORZ.AK",
        "PerPkg": "1",
        "PublicDescription": "Messages that bounced on the Horizontal Ring. : AK : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Messages that bounced on the Horizontal Ring. : BL",
        "EventCode": "0xac",
        "EventName": "UNC_M2HBM_RING_BOUNCES_HORZ.BL",
        "PerPkg": "1",
        "PublicDescription": "Messages that bounced on the Horizontal Ring. : BL : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Messages that bounced on the Horizontal Ring. : IV",
        "EventCode": "0xac",
        "EventName": "UNC_M2HBM_RING_BOUNCES_HORZ.IV",
        "PerPkg": "1",
        "PublicDescription": "Messages that bounced on the Horizontal Ring. : IV : Number of cycles incoming messages from the Horizontal ring that were bounced, by ring type.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Messages that bounced on the Vertical Ring. : AD",
        "EventCode": "0xaa",
        "EventName": "UNC_M2HBM_RING_BOUNCES_VERT.AD",
        "PerPkg": "1",
        "PublicDescription": "Messages that bounced on the Vertical Ring. : AD : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Messages that bounced on the Vertical Ring. : Acknowledgements to core",
        "EventCode": "0xaa",
        "EventName": "UNC_M2HBM_RING_BOUNCES_VERT.AK",
        "PerPkg": "1",
        "PublicDescription": "Messages that bounced on the Vertical Ring. : Acknowledgements to core : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Messages that bounced on the Vertical Ring.",
        "EventCode": "0xaa",
        "EventName": "UNC_M2HBM_RING_BOUNCES_VERT.AKC",
        "PerPkg": "1",
        "PublicDescription": "Messages that bounced on the Vertical Ring. : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Messages that bounced on the Vertical Ring. : Data Responses to core",
        "EventCode": "0xaa",
        "EventName": "UNC_M2HBM_RING_BOUNCES_VERT.BL",
        "PerPkg": "1",
        "PublicDescription": "Messages that bounced on the Vertical Ring. : Data Responses to core : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Messages that bounced on the Vertical Ring. : Snoops of processor's cache.",
        "EventCode": "0xaa",
        "EventName": "UNC_M2HBM_RING_BOUNCES_VERT.IV",
        "PerPkg": "1",
        "PublicDescription": "Messages that bounced on the Vertical Ring. : Snoops of processor's cache. : Number of cycles incoming messages from the Vertical ring that were bounced, by ring type.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Sink Starvation on Horizontal Ring : AD",
        "EventCode": "0xad",
        "EventName": "UNC_M2HBM_RING_SINK_STARVED_HORZ.AD",
        "PerPkg": "1",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Sink Starvation on Horizontal Ring : AK",
        "EventCode": "0xad",
        "EventName": "UNC_M2HBM_RING_SINK_STARVED_HORZ.AK",
        "PerPkg": "1",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Sink Starvation on Horizontal Ring : Acknowledgements to Agent 1",
        "EventCode": "0xad",
        "EventName": "UNC_M2HBM_RING_SINK_STARVED_HORZ.AK_AG1",
        "PerPkg": "1",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Sink Starvation on Horizontal Ring : BL",
        "EventCode": "0xad",
        "EventName": "UNC_M2HBM_RING_SINK_STARVED_HORZ.BL",
        "PerPkg": "1",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Sink Starvation on Horizontal Ring : IV",
        "EventCode": "0xad",
        "EventName": "UNC_M2HBM_RING_SINK_STARVED_HORZ.IV",
        "PerPkg": "1",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Sink Starvation on Vertical Ring : AD",
        "EventCode": "0xab",
        "EventName": "UNC_M2HBM_RING_SINK_STARVED_VERT.AD",
        "PerPkg": "1",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Sink Starvation on Vertical Ring : Acknowledgements to core",
        "EventCode": "0xab",
        "EventName": "UNC_M2HBM_RING_SINK_STARVED_VERT.AK",
        "PerPkg": "1",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Sink Starvation on Vertical Ring",
        "EventCode": "0xab",
        "EventName": "UNC_M2HBM_RING_SINK_STARVED_VERT.AKC",
        "PerPkg": "1",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Sink Starvation on Vertical Ring : Data Responses to core",
        "EventCode": "0xab",
        "EventName": "UNC_M2HBM_RING_SINK_STARVED_VERT.BL",
        "PerPkg": "1",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Sink Starvation on Vertical Ring : Snoops of processor's cache.",
        "EventCode": "0xab",
        "EventName": "UNC_M2HBM_RING_SINK_STARVED_VERT.IV",
        "PerPkg": "1",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Source Throttle",
        "EventCode": "0xae",
        "EventName": "UNC_M2HBM_RING_SRC_THRTL",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "M2M to iMC RPQ Cycles w/Credits - Regular : Channel 0",
        "EventCode": "0x30",
        "EventName": "UNC_M2HBM_RPQ_NO_REG_CRD.CH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "M2M to iMC RPQ Cycles w/Credits - Regular : Channel 1",
        "EventCode": "0x30",
        "EventName": "UNC_M2HBM_RPQ_NO_REG_CRD.CH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AD Ingress (from CMS) : AD Ingress (from CMS) Full",
        "EventCode": "0x02",
        "EventName": "UNC_M2HBM_RxC_AD.CYCLES_FULL",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AD Ingress (from CMS) : AD Ingress (from CMS) Not Empty",
        "EventCode": "0x02",
        "EventName": "UNC_M2HBM_RxC_AD.CYCLES_NE",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AD Ingress (from CMS) : AD Ingress (from CMS) Allocations",
        "EventCode": "0x02",
        "EventName": "UNC_M2HBM_RxC_AD.INSERTS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AD Ingress (from CMS) : AD Ingress (from CMS) Allocations",
        "EventCode": "0x02",
        "EventName": "UNC_M2HBM_RxC_AD_INSERTS",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AD Ingress (from CMS) Occupancy",
        "EventCode": "0x03",
        "EventName": "UNC_M2HBM_RxC_AD_OCCUPANCY",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Ingress (from CMS) : BL Ingress (from CMS) Full",
        "EventCode": "0x04",
        "EventName": "UNC_M2HBM_RxC_BL.CYCLES_FULL",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of cycles BL ingress is full",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Ingress (from CMS) : BL Ingress (from CMS) Not Empty",
        "EventCode": "0x04",
        "EventName": "UNC_M2HBM_RxC_BL.CYCLES_NE",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of cycles BL ingress is not empty",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Ingress (from CMS) : BL Ingress (from CMS) Allocations",
        "EventCode": "0x04",
        "EventName": "UNC_M2HBM_RxC_BL.INSERTS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts anytime a BL packet is added to Ingress",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Ingress (from CMS) : BL Ingress (from CMS) Allocations",
        "EventCode": "0x04",
        "EventName": "UNC_M2HBM_RxC_BL_INSERTS",
        "PerPkg": "1",
        "PublicDescription": "Counts anytime a BL packet is added to Ingress",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Ingress (from CMS) Occupancy",
        "EventCode": "0x05",
        "EventName": "UNC_M2HBM_RxC_BL_OCCUPANCY",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_RxR_AKC_CREDITS",
        "EventCode": "0x49",
        "EventName": "UNC_M2HBM_RxR_AKC_CREDITS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_RxR_AK_WR_CMP",
        "EventCode": "0x46",
        "EventName": "UNC_M2HBM_RxR_AK_WR_CMP",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Injection Starvation : AD - All",
        "EventCode": "0xe5",
        "EventName": "UNC_M2HBM_RxR_BUSY_STARVED.AD_ALL",
        "PerPkg": "1",
        "PublicDescription": "Transgress Injection Starvation : AD - All : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority : All == Credited + Uncredited",
        "UMask": "0x80000011",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Injection Starvation : AD - Credited",
        "EventCode": "0xe5",
        "EventName": "UNC_M2HBM_RxR_BUSY_STARVED.AD_CRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Injection Starvation : AD - Credited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Injection Starvation : AD - Uncredited",
        "EventCode": "0xe5",
        "EventName": "UNC_M2HBM_RxR_BUSY_STARVED.AD_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Injection Starvation : AD - Uncredited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Injection Starvation : BL - All",
        "EventCode": "0xe5",
        "EventName": "UNC_M2HBM_RxR_BUSY_STARVED.BL_ALL",
        "PerPkg": "1",
        "PublicDescription": "Transgress Injection Starvation : BL - All : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority : All == Credited + Uncredited",
        "UMask": "0x80000044",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Injection Starvation : BL - Credited",
        "EventCode": "0xe5",
        "EventName": "UNC_M2HBM_RxR_BUSY_STARVED.BL_CRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Injection Starvation : BL - Credited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Injection Starvation : BL - Uncredited",
        "EventCode": "0xe5",
        "EventName": "UNC_M2HBM_RxR_BUSY_STARVED.BL_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Injection Starvation : BL - Uncredited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Bypass : AD - All",
        "EventCode": "0xe2",
        "EventName": "UNC_M2HBM_RxR_BYPASS.AD_ALL",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Bypass : AD - All : Number of packets bypassing the CMS Ingress : All == Credited + Uncredited",
        "UMask": "0x80000011",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Bypass : AD - Credited",
        "EventCode": "0xe2",
        "EventName": "UNC_M2HBM_RxR_BYPASS.AD_CRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Bypass : AD - Credited : Number of packets bypassing the CMS Ingress",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Bypass : AD - Uncredited",
        "EventCode": "0xe2",
        "EventName": "UNC_M2HBM_RxR_BYPASS.AD_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Bypass : AD - Uncredited : Number of packets bypassing the CMS Ingress",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Bypass : AK",
        "EventCode": "0xe2",
        "EventName": "UNC_M2HBM_RxR_BYPASS.AK",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Bypass : AK : Number of packets bypassing the CMS Ingress",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Bypass : AKC - Uncredited",
        "EventCode": "0xe2",
        "EventName": "UNC_M2HBM_RxR_BYPASS.AKC_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Bypass : AKC - Uncredited : Number of packets bypassing the CMS Ingress",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Bypass : BL - All",
        "EventCode": "0xe2",
        "EventName": "UNC_M2HBM_RxR_BYPASS.BL_ALL",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Bypass : BL - All : Number of packets bypassing the CMS Ingress : All == Credited + Uncredited",
        "UMask": "0x80000044",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Bypass : BL - Credited",
        "EventCode": "0xe2",
        "EventName": "UNC_M2HBM_RxR_BYPASS.BL_CRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Bypass : BL - Credited : Number of packets bypassing the CMS Ingress",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Bypass : BL - Uncredited",
        "EventCode": "0xe2",
        "EventName": "UNC_M2HBM_RxR_BYPASS.BL_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Bypass : BL - Uncredited : Number of packets bypassing the CMS Ingress",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Bypass : IV",
        "EventCode": "0xe2",
        "EventName": "UNC_M2HBM_RxR_BYPASS.IV",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Bypass : IV : Number of packets bypassing the CMS Ingress",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Injection Starvation : AD - All",
        "EventCode": "0xe3",
        "EventName": "UNC_M2HBM_RxR_CRD_STARVED.AD_ALL",
        "PerPkg": "1",
        "PublicDescription": "Transgress Injection Starvation : AD - All : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit. : All == Credited + Uncredited",
        "UMask": "0x80000011",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Injection Starvation : AD - Credited",
        "EventCode": "0xe3",
        "EventName": "UNC_M2HBM_RxR_CRD_STARVED.AD_CRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Injection Starvation : AD - Credited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Injection Starvation : AD - Uncredited",
        "EventCode": "0xe3",
        "EventName": "UNC_M2HBM_RxR_CRD_STARVED.AD_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Injection Starvation : AD - Uncredited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Injection Starvation : AK",
        "EventCode": "0xe3",
        "EventName": "UNC_M2HBM_RxR_CRD_STARVED.AK",
        "PerPkg": "1",
        "PublicDescription": "Transgress Injection Starvation : AK : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Injection Starvation : BL - All",
        "EventCode": "0xe3",
        "EventName": "UNC_M2HBM_RxR_CRD_STARVED.BL_ALL",
        "PerPkg": "1",
        "PublicDescription": "Transgress Injection Starvation : BL - All : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit. : All == Credited + Uncredited",
        "UMask": "0x80000044",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Injection Starvation : BL - Credited",
        "EventCode": "0xe3",
        "EventName": "UNC_M2HBM_RxR_CRD_STARVED.BL_CRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Injection Starvation : BL - Credited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Injection Starvation : BL - Uncredited",
        "EventCode": "0xe3",
        "EventName": "UNC_M2HBM_RxR_CRD_STARVED.BL_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Injection Starvation : BL - Uncredited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Injection Starvation : IFV - Credited",
        "EventCode": "0xe3",
        "EventName": "UNC_M2HBM_RxR_CRD_STARVED.IFV",
        "PerPkg": "1",
        "PublicDescription": "Transgress Injection Starvation : IFV - Credited : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Injection Starvation : IV",
        "EventCode": "0xe3",
        "EventName": "UNC_M2HBM_RxR_CRD_STARVED.IV",
        "PerPkg": "1",
        "PublicDescription": "Transgress Injection Starvation : IV : Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Allocations : AD - All",
        "EventCode": "0xe1",
        "EventName": "UNC_M2HBM_RxR_INSERTS.AD_ALL",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Allocations : AD - All : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh : All == Credited + Uncredited",
        "UMask": "0x80000011",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Allocations : AD - Credited",
        "EventCode": "0xe1",
        "EventName": "UNC_M2HBM_RxR_INSERTS.AD_CRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Allocations : AD - Credited : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Allocations : AD - Uncredited",
        "EventCode": "0xe1",
        "EventName": "UNC_M2HBM_RxR_INSERTS.AD_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Allocations : AD - Uncredited : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Allocations : AK",
        "EventCode": "0xe1",
        "EventName": "UNC_M2HBM_RxR_INSERTS.AK",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Allocations : AK : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Allocations : AKC - Uncredited",
        "EventCode": "0xe1",
        "EventName": "UNC_M2HBM_RxR_INSERTS.AKC_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Allocations : AKC - Uncredited : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Allocations : BL - All",
        "EventCode": "0xe1",
        "EventName": "UNC_M2HBM_RxR_INSERTS.BL_ALL",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Allocations : BL - All : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh : All == Credited + Uncredited",
        "UMask": "0x80000044",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Allocations : BL - Credited",
        "EventCode": "0xe1",
        "EventName": "UNC_M2HBM_RxR_INSERTS.BL_CRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Allocations : BL - Credited : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Allocations : BL - Uncredited",
        "EventCode": "0xe1",
        "EventName": "UNC_M2HBM_RxR_INSERTS.BL_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Allocations : BL - Uncredited : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Allocations : IV",
        "EventCode": "0xe1",
        "EventName": "UNC_M2HBM_RxR_INSERTS.IV",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Allocations : IV : Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Occupancy : AD - All",
        "EventCode": "0xe0",
        "EventName": "UNC_M2HBM_RxR_OCCUPANCY.AD_ALL",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Occupancy : AD - All : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh : All == Credited + Uncredited",
        "UMask": "0x80000011",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Occupancy : AD - Credited",
        "EventCode": "0xe0",
        "EventName": "UNC_M2HBM_RxR_OCCUPANCY.AD_CRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Occupancy : AD - Credited : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Occupancy : AD - Uncredited",
        "EventCode": "0xe0",
        "EventName": "UNC_M2HBM_RxR_OCCUPANCY.AD_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Occupancy : AD - Uncredited : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Occupancy : AK",
        "EventCode": "0xe0",
        "EventName": "UNC_M2HBM_RxR_OCCUPANCY.AK",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Occupancy : AK : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Occupancy : AKC - Uncredited",
        "EventCode": "0xe0",
        "EventName": "UNC_M2HBM_RxR_OCCUPANCY.AKC_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Occupancy : AKC - Uncredited : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Occupancy : BL - All",
        "EventCode": "0xe0",
        "EventName": "UNC_M2HBM_RxR_OCCUPANCY.BL_ALL",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Occupancy : BL - All : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh : All == Credited + Uncredited",
        "UMask": "0x80000044",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Occupancy : BL - Credited",
        "EventCode": "0xe0",
        "EventName": "UNC_M2HBM_RxR_OCCUPANCY.BL_CRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Occupancy : BL - Credited : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Occupancy : BL - Uncredited",
        "EventCode": "0xe0",
        "EventName": "UNC_M2HBM_RxR_OCCUPANCY.BL_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Occupancy : BL - Uncredited : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Transgress Ingress Occupancy : IV",
        "EventCode": "0xe0",
        "EventName": "UNC_M2HBM_RxR_OCCUPANCY.IV",
        "PerPkg": "1",
        "PublicDescription": "Transgress Ingress Occupancy : IV : Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Scoreboard Accepts : Scoreboard Rejects",
        "EventCode": "0x22",
        "EventName": "UNC_M2HBM_SCOREBOARD.RD_ACCEPTS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts read accepts from MC Scoreboard (non-replay txn's)",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Scoreboard Accepts",
        "EventCode": "0x22",
        "EventName": "UNC_M2HBM_SCOREBOARD.RD_REJECTS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts read rejects from MC Scoreboard (non-replay txn's)",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Scoreboard Accepts : Scoreboard Rejects",
        "EventCode": "0x22",
        "EventName": "UNC_M2HBM_SCOREBOARD.WR_ACCEPTS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts write accepts from MC Scoreboard (non-replay txn's)",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Scoreboard Accepts",
        "EventCode": "0x22",
        "EventName": "UNC_M2HBM_SCOREBOARD.WR_REJECTS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts write rejects from MC Scoreboard (non-replay txn's)",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_SCOREBOARD_RETRY.RD_ACCEPTS",
        "EventCode": "0x23",
        "EventName": "UNC_M2HBM_SCOREBOARD_RETRY.RD_ACCEPTS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts read accepts from MC Scoreboard for replay txn's",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Retry - Mem Mirroring Mode",
        "EventCode": "0x23",
        "EventName": "UNC_M2HBM_SCOREBOARD_RETRY.RD_REJECTS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts read rejects from MC Scoreboard for replay txn's",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Retry - Mem Mirroring Mode",
        "EventCode": "0x23",
        "EventName": "UNC_M2HBM_SCOREBOARD_RETRY.WR_ACCEPTS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts write accepts from MC Scoreboard for replay txn's",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 0",
        "EventCode": "0xd0",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR0",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 0 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 1",
        "EventCode": "0xd0",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR1",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 1 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 2",
        "EventCode": "0xd0",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR2",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 2 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 3",
        "EventCode": "0xd0",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR3",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 3 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 4",
        "EventCode": "0xd0",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR4",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 4 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 5",
        "EventCode": "0xd0",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR5",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 5 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 6",
        "EventCode": "0xd0",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR6",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 6 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 7",
        "EventCode": "0xd0",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_AD_AG0.TGR7",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 7 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 0",
        "EventCode": "0xd2",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR0",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 0 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 1",
        "EventCode": "0xd2",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR1",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 1 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 2",
        "EventCode": "0xd2",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR2",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 2 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 3",
        "EventCode": "0xd2",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR3",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 3 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 4",
        "EventCode": "0xd2",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR4",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 4 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 5",
        "EventCode": "0xd2",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR5",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 5 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 6",
        "EventCode": "0xd2",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR6",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 6 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 7",
        "EventCode": "0xd2",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_AD_AG1.TGR7",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 7 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 0",
        "EventCode": "0xd4",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR0",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 0 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 1",
        "EventCode": "0xd4",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR1",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 1 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 2",
        "EventCode": "0xd4",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR2",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 2 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 3",
        "EventCode": "0xd4",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR3",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 3 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 4",
        "EventCode": "0xd4",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR4",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 4 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 5",
        "EventCode": "0xd4",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR5",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 5 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 6",
        "EventCode": "0xd4",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR6",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 6 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 7",
        "EventCode": "0xd4",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_BL_AG0.TGR7",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 7 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 0",
        "EventCode": "0xd6",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR0",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 0 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 1",
        "EventCode": "0xd6",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR1",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 1 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 2",
        "EventCode": "0xd6",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR2",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 2 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 3",
        "EventCode": "0xd6",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR3",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 3 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 4",
        "EventCode": "0xd6",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR4",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 4 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 5",
        "EventCode": "0xd6",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR5",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 5 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 6",
        "EventCode": "0xd6",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR6",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 6 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 7",
        "EventCode": "0xd6",
        "EventName": "UNC_M2HBM_STALL0_NO_TxR_HORZ_CRD_BL_AG1.TGR7",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 7 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 10",
        "EventCode": "0xd1",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR10",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 10 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 11",
        "EventCode": "0xd1",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR11",
        "PerPkg": "1",
        "PublicDescription": "Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 12",
        "EventCode": "0xd1",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR12",
        "PerPkg": "1",
        "PublicDescription": "Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 13",
        "EventCode": "0xd1",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR13",
        "PerPkg": "1",
        "PublicDescription": "Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 14",
        "EventCode": "0xd1",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR14",
        "PerPkg": "1",
        "PublicDescription": "Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 15",
        "EventCode": "0xd1",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR15",
        "PerPkg": "1",
        "PublicDescription": "Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 8",
        "EventCode": "0xd1",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR8",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 8 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 9",
        "EventCode": "0xd1",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_AD_AG0.TGR9",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent0 Transgress Credits : For Transgress 9 : Number of cycles the AD Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 10",
        "EventCode": "0xd3",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_AD_AG1.TGR10",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 10 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 11",
        "EventCode": "0xd3",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_AD_AG1.TGR11",
        "PerPkg": "1",
        "PublicDescription": "Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 12",
        "EventCode": "0xd3",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_AD_AG1.TGR12",
        "PerPkg": "1",
        "PublicDescription": "Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 13",
        "EventCode": "0xd3",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_AD_AG1.TGR13",
        "PerPkg": "1",
        "PublicDescription": "Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 14",
        "EventCode": "0xd3",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_AD_AG1.TGR14",
        "PerPkg": "1",
        "PublicDescription": "Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 15",
        "EventCode": "0xd3",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_AD_AG1.TGR15",
        "PerPkg": "1",
        "PublicDescription": "Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 8",
        "EventCode": "0xd3",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_AD_AG1.TGR8",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 8 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 9",
        "EventCode": "0xd3",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_AD_AG1.TGR9",
        "PerPkg": "1",
        "PublicDescription": "Stall on No AD Agent1 Transgress Credits : For Transgress 9 : Number of cycles the AD Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 10",
        "EventCode": "0xd5",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_BL_AG0.TGR10",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 10 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 11",
        "EventCode": "0xd5",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_BL_AG0.TGR11",
        "PerPkg": "1",
        "PublicDescription": "Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 12",
        "EventCode": "0xd5",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_BL_AG0.TGR12",
        "PerPkg": "1",
        "PublicDescription": "Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 13",
        "EventCode": "0xd5",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_BL_AG0.TGR13",
        "PerPkg": "1",
        "PublicDescription": "Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 14",
        "EventCode": "0xd5",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_BL_AG0.TGR14",
        "PerPkg": "1",
        "PublicDescription": "Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "For Transgress 15",
        "EventCode": "0xd5",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_BL_AG0.TGR15",
        "PerPkg": "1",
        "PublicDescription": "Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 8",
        "EventCode": "0xd5",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_BL_AG0.TGR8",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 8 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 9",
        "EventCode": "0xd5",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_BL_AG0.TGR9",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent0 Transgress Credits : For Transgress 9 : Number of cycles the BL Agent 0 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 10",
        "EventCode": "0xd7",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_BL_AG1.TGR10",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 10 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 8",
        "EventCode": "0xd7",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_BL_AG1.TGR8",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 8 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 9",
        "EventCode": "0xd7",
        "EventName": "UNC_M2HBM_STALL1_NO_TxR_HORZ_CRD_BL_AG1.TGR9",
        "PerPkg": "1",
        "PublicDescription": "Stall on No BL Agent1 Transgress Credits : For Transgress 9 : Number of cycles the BL Agent 1 Egress Buffer is stalled waiting for a TGR credit to become available, per transgress.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "number of allocations into the TA buffer : AD credited",
        "EventCode": "0xc7",
        "EventName": "UNC_M2HBM_TA_AGT_INSERTS.AD",
        "PerPkg": "1",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "number of allocations into the TA buffer : BL credited",
        "EventCode": "0xc7",
        "EventName": "UNC_M2HBM_TA_AGT_INSERTS.BL",
        "PerPkg": "1",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Occupancy event for ingress buffer : AD credited",
        "EventCode": "0xc6",
        "EventName": "UNC_M2HBM_TA_AGT_OCCUPANCY.AD",
        "PerPkg": "1",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Occupancy event for ingress buffer : BL credited",
        "EventCode": "0xc6",
        "EventName": "UNC_M2HBM_TA_AGT_OCCUPANCY.BL",
        "PerPkg": "1",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number AD Ingress Credits",
        "EventCode": "0x2e",
        "EventName": "UNC_M2HBM_TGR_AD_CREDITS",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Number BL Ingress Credits",
        "EventCode": "0x2f",
        "EventName": "UNC_M2HBM_TGR_BL_CREDITS",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TRACKER.FULL_CH0",
        "EventCode": "0x32",
        "EventName": "UNC_M2HBM_TRACKER.FULL_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x101",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TRACKER.FULL_CH1",
        "EventCode": "0x32",
        "EventName": "UNC_M2HBM_TRACKER.FULL_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x201",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TRACKER.INSERTS_CH0",
        "EventCode": "0x32",
        "EventName": "UNC_M2HBM_TRACKER.INSERTS_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x104",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TRACKER.INSERTS_CH1",
        "EventCode": "0x32",
        "EventName": "UNC_M2HBM_TRACKER.INSERTS_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x204",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TRACKER.NE_CH0",
        "EventCode": "0x32",
        "EventName": "UNC_M2HBM_TRACKER.NE_CH0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x102",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TRACKER.NE_CH1",
        "EventCode": "0x32",
        "EventName": "UNC_M2HBM_TRACKER.NE_CH1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x202",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Tracker Inserts : Channel 0",
        "EventCode": "0x32",
        "EventName": "UNC_M2HBM_TRACKER_INSERTS.CH0",
        "PerPkg": "1",
        "UMask": "0x104",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Tracker Inserts : Channel 1",
        "EventCode": "0x32",
        "EventName": "UNC_M2HBM_TRACKER_INSERTS.CH1",
        "PerPkg": "1",
        "UMask": "0x204",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Tracker Occupancy : Channel 0",
        "EventCode": "0x33",
        "EventName": "UNC_M2HBM_TRACKER_OCCUPANCY.CH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Tracker Occupancy : Channel 1",
        "EventCode": "0x33",
        "EventName": "UNC_M2HBM_TRACKER_OCCUPANCY.CH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AD Egress (to CMS) : AD Egress (to CMS) Full",
        "EventCode": "0x06",
        "EventName": "UNC_M2HBM_TxC_AD.CYCLES_FULL",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of cycles AD egress is full",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AD Egress (to CMS) : AD Egress (to CMS) Not Empty",
        "EventCode": "0x06",
        "EventName": "UNC_M2HBM_TxC_AD.CYCLES_NE",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of cycles AD Egress is not empty",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AD Egress (to CMS) : AD Egress (to CMS) Allocations",
        "EventCode": "0x06",
        "EventName": "UNC_M2HBM_TxC_AD.INSERTS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts anytime a AD packet is added to Egress",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AD Egress Credits : Credit Returns",
        "EventCode": "0x08",
        "EventName": "UNC_M2HBM_TxC_AD_CREDITS.RETURNED",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of AD credits returns that m2m acquired from CMS",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AD Egress Credits : Stalled, No Credits",
        "EventCode": "0x08",
        "EventName": "UNC_M2HBM_TxC_AD_CREDITS.STALLED",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of cycles AD egress is stalled due to non-availability of AD credits.",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AD Egress Credits : Zero Credits",
        "EventCode": "0x08",
        "EventName": "UNC_M2HBM_TxC_AD_CREDITS.ZERO",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of cycles AD egress credits is zero.",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AD Egress (to CMS) Credits Occupancy",
        "EventCode": "0x09",
        "EventName": "UNC_M2HBM_TxC_AD_CREDIT_OCCUPANCY",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AD Egress (to CMS) : AD Egress (to CMS) Allocations",
        "EventCode": "0x06",
        "EventName": "UNC_M2HBM_TxC_AD_INSERTS",
        "PerPkg": "1",
        "PublicDescription": "Counts anytime a AD packet is added to Egress",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AD Egress (to CMS) Occupancy",
        "EventCode": "0x07",
        "EventName": "UNC_M2HBM_TxC_AD_OCCUPANCY",
        "PerPkg": "1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TxC_AKC.AD_RD_CRD",
        "EventCode": "0x69",
        "EventName": "UNC_M2HBM_TxC_AKC.AD_RD_CRD",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TxC_AKC.BL_RD_CRD",
        "EventCode": "0x69",
        "EventName": "UNC_M2HBM_TxC_AKC.BL_RD_CRD",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TxC_AKC.CRD_RETURNS",
        "EventCode": "0x69",
        "EventName": "UNC_M2HBM_TxC_AKC.CRD_RETURNS",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TxC_AKC.INSERTS",
        "EventCode": "0x69",
        "EventName": "UNC_M2HBM_TxC_AKC.INSERTS",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Credit : Credit Returns - CMS0",
        "EventCode": "0x12",
        "EventName": "UNC_M2HBM_TxC_AK_CREDITS.RETURNED_CMS0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the credit returns for AK Add port 0",
        "UMask": "0x101",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Credit : Credit Returns - CMS1",
        "EventCode": "0x12",
        "EventName": "UNC_M2HBM_TxC_AK_CREDITS.RETURNED_CMS1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the credit returns for AK Add port 1",
        "UMask": "0x201",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Credit : Stalled, No Credits - CMS0",
        "EventCode": "0x12",
        "EventName": "UNC_M2HBM_TxC_AK_CREDITS.STALLED_CMS0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of cycles for which AK arbitration is stalled in egress due to no Add 0 credits",
        "UMask": "0x104",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Credit : Stalled, No Credits - CMS1",
        "EventCode": "0x12",
        "EventName": "UNC_M2HBM_TxC_AK_CREDITS.STALLED_CMS1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of cycles for which AK arbitration is stalled in egress due to no Add 1 credits",
        "UMask": "0x204",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Credit : Zero Credits - CMS0",
        "EventCode": "0x12",
        "EventName": "UNC_M2HBM_TxC_AK_CREDITS.ZERO_CMS0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of cycles with zero AK Add 0 credits",
        "UMask": "0x102",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Credit : Zero Credits - CMS1",
        "EventCode": "0x12",
        "EventName": "UNC_M2HBM_TxC_AK_CREDITS.ZERO_CMS1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of cycles with zero AK Add 1 credits",
        "UMask": "0x202",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Credits Occupancy : Common Mesh Stop - Near Side",
        "EventCode": "0x13",
        "EventName": "UNC_M2HBM_TxC_AK_CREDIT_OCCUPANCY.CMS0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Credits Occupancy : Common Mesh Stop - Far Side",
        "EventCode": "0x13",
        "EventName": "UNC_M2HBM_TxC_AK_CREDIT_OCCUPANCY.CMS1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Full : Common Mesh Stop - Near Side",
        "EventCode": "0x0d",
        "EventName": "UNC_M2HBM_TxC_AK_CYCLES_FULL.CMS0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Full : Common Mesh Stop - Far Side",
        "EventCode": "0x0d",
        "EventName": "UNC_M2HBM_TxC_AK_CYCLES_FULL.CMS1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Full",
        "EventCode": "0x0d",
        "EventName": "UNC_M2HBM_TxC_AK_CYCLES_FULL.RDCRD0",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Full",
        "EventCode": "0x0d",
        "EventName": "UNC_M2HBM_TxC_AK_CYCLES_FULL.RDCRD1",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Full",
        "EventCode": "0x0d",
        "EventName": "UNC_M2HBM_TxC_AK_CYCLES_FULL.WRCMP0",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Full",
        "EventCode": "0x0d",
        "EventName": "UNC_M2HBM_TxC_AK_CYCLES_FULL.WRCMP1",
        "PerPkg": "1",
        "UMask": "0x80",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Full",
        "EventCode": "0x0d",
        "EventName": "UNC_M2HBM_TxC_AK_CYCLES_FULL.WRCRD0",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Full",
        "EventCode": "0x0d",
        "EventName": "UNC_M2HBM_TxC_AK_CYCLES_FULL.WRCRD1",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Not Empty : Common Mesh Stop - Near Side",
        "EventCode": "0x0c",
        "EventName": "UNC_M2HBM_TxC_AK_CYCLES_NE.CMS0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Not Empty : Common Mesh Stop - Far Side",
        "EventCode": "0x0c",
        "EventName": "UNC_M2HBM_TxC_AK_CYCLES_NE.CMS1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Not Empty",
        "EventCode": "0x0c",
        "EventName": "UNC_M2HBM_TxC_AK_CYCLES_NE.RDCRD",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Not Empty",
        "EventCode": "0x0c",
        "EventName": "UNC_M2HBM_TxC_AK_CYCLES_NE.WRCMP",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Not Empty",
        "EventCode": "0x0c",
        "EventName": "UNC_M2HBM_TxC_AK_CYCLES_NE.WRCRD",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Occupancy : Common Mesh Stop - Near Side",
        "EventCode": "0x0b",
        "EventName": "UNC_M2HBM_TxC_AK_OCCUPANCY.CMS0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Occupancy : Common Mesh Stop - Far Side",
        "EventCode": "0x0b",
        "EventName": "UNC_M2HBM_TxC_AK_OCCUPANCY.CMS1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Occupancy",
        "EventCode": "0x0b",
        "EventName": "UNC_M2HBM_TxC_AK_OCCUPANCY.RDCRD",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Occupancy",
        "EventCode": "0x0b",
        "EventName": "UNC_M2HBM_TxC_AK_OCCUPANCY.WRCMP",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) Occupancy",
        "EventCode": "0x0b",
        "EventName": "UNC_M2HBM_TxC_AK_OCCUPANCY.WRCRD",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) : Full - CMS0 - Near Side",
        "EventCode": "0x0E",
        "EventName": "UNC_M2HBM_TxC_BL.FULL_CMS0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the cycles where BL egress is full for ADD 0 port",
        "UMask": "0x104",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) : Full - CMS1 - Far Side",
        "EventCode": "0x0E",
        "EventName": "UNC_M2HBM_TxC_BL.FULL_CMS1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the cycles where BL egress is full for ADD 1 port",
        "UMask": "0x204",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) : Inserts - CMS0 - Near Side",
        "EventCode": "0x0E",
        "EventName": "UNC_M2HBM_TxC_BL.INSERTS_CMS0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of BL transactions to CMS add port 0",
        "UMask": "0x101",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) : Inserts - CMS1 - Far Side",
        "EventCode": "0x0E",
        "EventName": "UNC_M2HBM_TxC_BL.INSERTS_CMS1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of BL transactions to CMS add port 1",
        "UMask": "0x201",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) : Not Empty - CMS0 - Near Side",
        "EventCode": "0x0E",
        "EventName": "UNC_M2HBM_TxC_BL.NE_CMS0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the cycles when BL egress is not empty where transactions are targeting add port 0.",
        "UMask": "0x102",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) : Not Empty - CMS1 - Far Side",
        "EventCode": "0x0E",
        "EventName": "UNC_M2HBM_TxC_BL.NE_CMS1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the cycles when BL egress is not empty where transactions are targeting add port 1.",
        "UMask": "0x202",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) Credits : Credit Returns - CMS0",
        "EventCode": "0x10",
        "EventName": "UNC_M2HBM_TxC_BL_CREDITS.RETURNED_CMS0",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of credit returns for ADD 0 port",
        "UMask": "0x101",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) Credits : Credit Returns - CMS1",
        "EventCode": "0x10",
        "EventName": "UNC_M2HBM_TxC_BL_CREDITS.RETURNED_CMS1",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of credit returns for ADD 1 port",
        "UMask": "0x201",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) Credits : Stalled, No Credits - CMS0",
        "EventCode": "0x10",
        "EventName": "UNC_M2HBM_TxC_BL_CREDITS.STALLED_CMS0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of cycles for which BL egress is stalled due to no credit on add 0",
        "UMask": "0x104",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) Credits : Stalled, No Credits - CMS1",
        "EventCode": "0x10",
        "EventName": "UNC_M2HBM_TxC_BL_CREDITS.STALLED_CMS1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of cycles for which BL egress is stalled due to no credit on add 1",
        "UMask": "0x204",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) Credits : Zero Credits - CMS0",
        "EventCode": "0x10",
        "EventName": "UNC_M2HBM_TxC_BL_CREDITS.ZERO_CMS0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of cycles where the ADD 0 credit is zero",
        "UMask": "0x102",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) Credits : Zero Credits - CMS1",
        "EventCode": "0x10",
        "EventName": "UNC_M2HBM_TxC_BL_CREDITS.ZERO_CMS1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of cycles where the ADD 1 credit is zero",
        "UMask": "0x202",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) Credits Occupancy : Common Mesh Stop - Near Side",
        "EventCode": "0x11",
        "EventName": "UNC_M2HBM_TxC_BL_CREDIT_OCCUPANCY.CMS0",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Add port 0 mesh credit counter",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) Credits Occupancy : Common Mesh Stop - Far Side",
        "EventCode": "0x11",
        "EventName": "UNC_M2HBM_TxC_BL_CREDIT_OCCUPANCY.CMS1",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Add port 1 mesh credit counter",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) Occupancy : All",
        "EventCode": "0x0f",
        "EventName": "UNC_M2HBM_TxC_BL_OCCUPANCY.ALL",
        "PerPkg": "1",
        "UMask": "0x3",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) Occupancy : Common Mesh Stop - Near Side",
        "EventCode": "0x0f",
        "EventName": "UNC_M2HBM_TxC_BL_OCCUPANCY.CMS0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "BL Egress (to CMS) Occupancy : Common Mesh Stop - Far Side",
        "EventCode": "0x0f",
        "EventName": "UNC_M2HBM_TxC_BL_OCCUPANCY.CMS1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) : Full",
        "EventCode": "0x0A",
        "EventName": "UNC_M2HBM_TxC_EGRESS_AK.CYCLES_FULL",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) : Not Empty",
        "EventCode": "0x0A",
        "EventName": "UNC_M2HBM_TxC_EGRESS_AK.CYCLES_NE",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "AK Egress (to CMS) : Allocations",
        "EventCode": "0x0A",
        "EventName": "UNC_M2HBM_TxC_EGRESS_AK.INSERTS",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Egress Mesh Credits : Akc Add 1 Mesh credit count",
        "EventCode": "0x45",
        "EventName": "UNC_M2HBM_TxC_MESH_CREDITS.AKC_CM1",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Egress Mesh Credits : Akc Add 0 Mesh credits count",
        "EventCode": "0x45",
        "EventName": "UNC_M2HBM_TxC_MESH_CREDITS.AKC_CMS0",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Egress Mesh Credits : Ak Add 0 mesh credit count",
        "EventCode": "0x45",
        "EventName": "UNC_M2HBM_TxC_MESH_CREDITS.AK_CMS0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal ADS Used : AD - All",
        "EventCode": "0xa6",
        "EventName": "UNC_M2HBM_TxR_HORZ_ADS_USED.AD_ALL",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal ADS Used : AD - All : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent. : All == Credited + Uncredited",
        "UMask": "0x80000011",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal ADS Used : AD - Credited",
        "EventCode": "0xa6",
        "EventName": "UNC_M2HBM_TxR_HORZ_ADS_USED.AD_CRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal ADS Used : AD - Credited : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal ADS Used : AD - Uncredited",
        "EventCode": "0xa6",
        "EventName": "UNC_M2HBM_TxR_HORZ_ADS_USED.AD_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal ADS Used : AD - Uncredited : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal ADS Used : BL - All",
        "EventCode": "0xa6",
        "EventName": "UNC_M2HBM_TxR_HORZ_ADS_USED.BL_ALL",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal ADS Used : BL - All : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent. : All == Credited + Uncredited",
        "UMask": "0x80000044",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal ADS Used : BL - Credited",
        "EventCode": "0xa6",
        "EventName": "UNC_M2HBM_TxR_HORZ_ADS_USED.BL_CRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal ADS Used : BL - Credited : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal ADS Used : BL - Uncredited",
        "EventCode": "0xa6",
        "EventName": "UNC_M2HBM_TxR_HORZ_ADS_USED.BL_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal ADS Used : BL - Uncredited : Number of packets using the Horizontal Anti-Deadlock Slot, broken down by ring type and CMS Agent.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Bypass Used : AD - All",
        "EventCode": "0xa7",
        "EventName": "UNC_M2HBM_TxR_HORZ_BYPASS.AD_ALL",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Bypass Used : AD - All : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent. : All == Credited + Uncredited",
        "UMask": "0x80000011",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Bypass Used : AD - Credited",
        "EventCode": "0xa7",
        "EventName": "UNC_M2HBM_TxR_HORZ_BYPASS.AD_CRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Bypass Used : AD - Credited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Bypass Used : AD - Uncredited",
        "EventCode": "0xa7",
        "EventName": "UNC_M2HBM_TxR_HORZ_BYPASS.AD_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Bypass Used : AD - Uncredited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Bypass Used : AK",
        "EventCode": "0xa7",
        "EventName": "UNC_M2HBM_TxR_HORZ_BYPASS.AK",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Bypass Used : AK : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Bypass Used : AKC - Uncredited",
        "EventCode": "0xa7",
        "EventName": "UNC_M2HBM_TxR_HORZ_BYPASS.AKC_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Bypass Used : AKC - Uncredited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Bypass Used : BL - All",
        "EventCode": "0xa7",
        "EventName": "UNC_M2HBM_TxR_HORZ_BYPASS.BL_ALL",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Bypass Used : BL - All : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent. : All == Credited + Uncredited",
        "UMask": "0x80000044",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Bypass Used : BL - Credited",
        "EventCode": "0xa7",
        "EventName": "UNC_M2HBM_TxR_HORZ_BYPASS.BL_CRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Bypass Used : BL - Credited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Bypass Used : BL - Uncredited",
        "EventCode": "0xa7",
        "EventName": "UNC_M2HBM_TxR_HORZ_BYPASS.BL_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Bypass Used : BL - Uncredited : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Bypass Used : IV",
        "EventCode": "0xa7",
        "EventName": "UNC_M2HBM_TxR_HORZ_BYPASS.IV",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Bypass Used : IV : Number of packets bypassing the Horizontal Egress, broken down by ring type and CMS Agent.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - All",
        "EventCode": "0xa2",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_FULL.AD_ALL",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - All : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited",
        "UMask": "0x80000011",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - Credited",
        "EventCode": "0xa2",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_FULL.AD_CRD",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - Credited : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - Uncredited",
        "EventCode": "0xa2",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_FULL.AD_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : AD - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : AK",
        "EventCode": "0xa2",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_FULL.AK",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : AK : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : AKC - Uncredited",
        "EventCode": "0xa2",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_FULL.AKC_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : AKC - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - All",
        "EventCode": "0xa2",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_FULL.BL_ALL",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - All : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited",
        "UMask": "0x80000044",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - Credited",
        "EventCode": "0xa2",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_FULL.BL_CRD",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - Credited : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - Uncredited",
        "EventCode": "0xa2",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_FULL.BL_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : BL - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Full : IV",
        "EventCode": "0xa2",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_FULL.IV",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Full : IV : Cycles the Transgress buffers in the Common Mesh Stop are Full.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - All",
        "EventCode": "0xa3",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_NE.AD_ALL",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - All : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited",
        "UMask": "0x80000011",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - Credited",
        "EventCode": "0xa3",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_NE.AD_CRD",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - Credited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - Uncredited",
        "EventCode": "0xa3",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_NE.AD_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AD - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AK",
        "EventCode": "0xa3",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_NE.AK",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AK : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AKC - Uncredited",
        "EventCode": "0xa3",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_NE.AKC_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : AKC - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - All",
        "EventCode": "0xa3",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_NE.BL_ALL",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - All : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited",
        "UMask": "0x80000044",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - Credited",
        "EventCode": "0xa3",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_NE.BL_CRD",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - Credited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - Uncredited",
        "EventCode": "0xa3",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_NE.BL_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : BL - Uncredited : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : IV",
        "EventCode": "0xa3",
        "EventName": "UNC_M2HBM_TxR_HORZ_CYCLES_NE.IV",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Horizontal Egress Queue is Not Empty : IV : Cycles the Transgress buffers in the Common Mesh Stop are Not-Empty.  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Inserts : AD - All",
        "EventCode": "0xa1",
        "EventName": "UNC_M2HBM_TxR_HORZ_INSERTS.AD_ALL",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Inserts : AD - All : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited",
        "UMask": "0x80000011",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Inserts : AD - Credited",
        "EventCode": "0xa1",
        "EventName": "UNC_M2HBM_TxR_HORZ_INSERTS.AD_CRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Inserts : AD - Credited : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Inserts : AD - Uncredited",
        "EventCode": "0xa1",
        "EventName": "UNC_M2HBM_TxR_HORZ_INSERTS.AD_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Inserts : AD - Uncredited : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Inserts : AK",
        "EventCode": "0xa1",
        "EventName": "UNC_M2HBM_TxR_HORZ_INSERTS.AK",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Inserts : AK : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Inserts : AKC - Uncredited",
        "EventCode": "0xa1",
        "EventName": "UNC_M2HBM_TxR_HORZ_INSERTS.AKC_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Inserts : AKC - Uncredited : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Inserts : BL - All",
        "EventCode": "0xa1",
        "EventName": "UNC_M2HBM_TxR_HORZ_INSERTS.BL_ALL",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Inserts : BL - All : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited",
        "UMask": "0x80000044",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Inserts : BL - Credited",
        "EventCode": "0xa1",
        "EventName": "UNC_M2HBM_TxR_HORZ_INSERTS.BL_CRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Inserts : BL - Credited : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Inserts : BL - Uncredited",
        "EventCode": "0xa1",
        "EventName": "UNC_M2HBM_TxR_HORZ_INSERTS.BL_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Inserts : BL - Uncredited : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Inserts : IV",
        "EventCode": "0xa1",
        "EventName": "UNC_M2HBM_TxR_HORZ_INSERTS.IV",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Inserts : IV : Number of allocations into the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress NACKs : AD - All",
        "EventCode": "0xa4",
        "EventName": "UNC_M2HBM_TxR_HORZ_NACK.AD_ALL",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress NACKs : AD - All : Counts number of Egress packets NACK'ed on to the Horizontal Ring : All == Credited + Uncredited",
        "UMask": "0x80000011",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress NACKs : AD - Credited",
        "EventCode": "0xa4",
        "EventName": "UNC_M2HBM_TxR_HORZ_NACK.AD_CRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress NACKs : AD - Credited : Counts number of Egress packets NACK'ed on to the Horizontal Ring",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress NACKs : AD - Uncredited",
        "EventCode": "0xa4",
        "EventName": "UNC_M2HBM_TxR_HORZ_NACK.AD_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress NACKs : AD - Uncredited : Counts number of Egress packets NACK'ed on to the Horizontal Ring",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress NACKs : AK",
        "EventCode": "0xa4",
        "EventName": "UNC_M2HBM_TxR_HORZ_NACK.AK",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress NACKs : AK : Counts number of Egress packets NACK'ed on to the Horizontal Ring",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress NACKs : AKC - Uncredited",
        "EventCode": "0xa4",
        "EventName": "UNC_M2HBM_TxR_HORZ_NACK.AKC_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress NACKs : AKC - Uncredited : Counts number of Egress packets NACK'ed on to the Horizontal Ring",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress NACKs : BL - All",
        "EventCode": "0xa4",
        "EventName": "UNC_M2HBM_TxR_HORZ_NACK.BL_ALL",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress NACKs : BL - All : Counts number of Egress packets NACK'ed on to the Horizontal Ring : All == Credited + Uncredited",
        "UMask": "0x80000044",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress NACKs : BL - Credited",
        "EventCode": "0xa4",
        "EventName": "UNC_M2HBM_TxR_HORZ_NACK.BL_CRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress NACKs : BL - Credited : Counts number of Egress packets NACK'ed on to the Horizontal Ring",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress NACKs : BL - Uncredited",
        "EventCode": "0xa4",
        "EventName": "UNC_M2HBM_TxR_HORZ_NACK.BL_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress NACKs : BL - Uncredited : Counts number of Egress packets NACK'ed on to the Horizontal Ring",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress NACKs : IV",
        "EventCode": "0xa4",
        "EventName": "UNC_M2HBM_TxR_HORZ_NACK.IV",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress NACKs : IV : Counts number of Egress packets NACK'ed on to the Horizontal Ring",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Occupancy : AD - All",
        "EventCode": "0xa0",
        "EventName": "UNC_M2HBM_TxR_HORZ_OCCUPANCY.AD_ALL",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Occupancy : AD - All : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited",
        "UMask": "0x80000011",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Occupancy : AD - Credited",
        "EventCode": "0xa0",
        "EventName": "UNC_M2HBM_TxR_HORZ_OCCUPANCY.AD_CRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Occupancy : AD - Credited : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Occupancy : AD - Uncredited",
        "EventCode": "0xa0",
        "EventName": "UNC_M2HBM_TxR_HORZ_OCCUPANCY.AD_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Occupancy : AD - Uncredited : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Occupancy : AK",
        "EventCode": "0xa0",
        "EventName": "UNC_M2HBM_TxR_HORZ_OCCUPANCY.AK",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Occupancy : AK : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Occupancy : AKC - Uncredited",
        "EventCode": "0xa0",
        "EventName": "UNC_M2HBM_TxR_HORZ_OCCUPANCY.AKC_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Occupancy : AKC - Uncredited : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Occupancy : BL - All",
        "EventCode": "0xa0",
        "EventName": "UNC_M2HBM_TxR_HORZ_OCCUPANCY.BL_ALL",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Occupancy : BL - All : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh. : All == Credited + Uncredited",
        "UMask": "0x80000044",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Occupancy : BL - Credited",
        "EventCode": "0xa0",
        "EventName": "UNC_M2HBM_TxR_HORZ_OCCUPANCY.BL_CRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Occupancy : BL - Credited : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Occupancy : BL - Uncredited",
        "EventCode": "0xa0",
        "EventName": "UNC_M2HBM_TxR_HORZ_OCCUPANCY.BL_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Occupancy : BL - Uncredited : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Occupancy : IV",
        "EventCode": "0xa0",
        "EventName": "UNC_M2HBM_TxR_HORZ_OCCUPANCY.IV",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Occupancy : IV : Occupancy event for the Transgress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Horizontal Ring on the Mesh.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Injection Starvation : AD - Uncredited",
        "EventCode": "0xa5",
        "EventName": "UNC_M2HBM_TxR_HORZ_STARVED.AD_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Injection Starvation : AD - Uncredited : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Injection Starvation : AK",
        "EventCode": "0xa5",
        "EventName": "UNC_M2HBM_TxR_HORZ_STARVED.AK",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Injection Starvation : AK : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Injection Starvation : AKC - Uncredited",
        "EventCode": "0xa5",
        "EventName": "UNC_M2HBM_TxR_HORZ_STARVED.AKC_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Injection Starvation : AKC - Uncredited : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.",
        "UMask": "0x80000080",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Injection Starvation : BL - Uncredited",
        "EventCode": "0xa5",
        "EventName": "UNC_M2HBM_TxR_HORZ_STARVED.BL_UNCRD",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Injection Starvation : BL - Uncredited : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Horizontal Egress Injection Starvation : IV",
        "EventCode": "0xa5",
        "EventName": "UNC_M2HBM_TxR_HORZ_STARVED.IV",
        "PerPkg": "1",
        "PublicDescription": "CMS Horizontal Egress Injection Starvation : IV : Counts injection starvation.  This starvation is triggered when the CMS Transgress buffer cannot send a transaction onto the Horizontal ring for a long period of time.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical ADS Used : AD - Agent 0",
        "EventCode": "0x9c",
        "EventName": "UNC_M2HBM_TxR_VERT_ADS_USED.AD_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical ADS Used : AD - Agent 0 : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical ADS Used : AD - Agent 1",
        "EventCode": "0x9c",
        "EventName": "UNC_M2HBM_TxR_VERT_ADS_USED.AD_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical ADS Used : AD - Agent 1 : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical ADS Used : BL - Agent 0",
        "EventCode": "0x9c",
        "EventName": "UNC_M2HBM_TxR_VERT_ADS_USED.BL_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical ADS Used : BL - Agent 0 : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical ADS Used : BL - Agent 1",
        "EventCode": "0x9c",
        "EventName": "UNC_M2HBM_TxR_VERT_ADS_USED.BL_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical ADS Used : BL - Agent 1 : Number of packets using the Vertical Anti-Deadlock Slot, broken down by ring type and CMS Agent.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical ADS Used : AD - Agent 0",
        "EventCode": "0x9d",
        "EventName": "UNC_M2HBM_TxR_VERT_BYPASS.AD_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical ADS Used : AD - Agent 0 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical ADS Used : AD - Agent 1",
        "EventCode": "0x9d",
        "EventName": "UNC_M2HBM_TxR_VERT_BYPASS.AD_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical ADS Used : AD - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical ADS Used : AK - Agent 0",
        "EventCode": "0x9d",
        "EventName": "UNC_M2HBM_TxR_VERT_BYPASS.AK_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical ADS Used : AK - Agent 0 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical ADS Used : AK - Agent 1",
        "EventCode": "0x9d",
        "EventName": "UNC_M2HBM_TxR_VERT_BYPASS.AK_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical ADS Used : AK - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical ADS Used : BL - Agent 0",
        "EventCode": "0x9d",
        "EventName": "UNC_M2HBM_TxR_VERT_BYPASS.BL_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical ADS Used : BL - Agent 0 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical ADS Used : BL - Agent 1",
        "EventCode": "0x9d",
        "EventName": "UNC_M2HBM_TxR_VERT_BYPASS.BL_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical ADS Used : BL - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical ADS Used : IV - Agent 1",
        "EventCode": "0x9d",
        "EventName": "UNC_M2HBM_TxR_VERT_BYPASS.IV_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical ADS Used : IV - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical ADS Used : AKC - Agent 0",
        "EventCode": "0x9e",
        "EventName": "UNC_M2HBM_TxR_VERT_BYPASS_1.AKC_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical ADS Used : AKC - Agent 0 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical ADS Used : AKC - Agent 1",
        "EventCode": "0x9e",
        "EventName": "UNC_M2HBM_TxR_VERT_BYPASS_1.AKC_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical ADS Used : AKC - Agent 1 : Number of packets bypassing the Vertical Egress, broken down by ring type and CMS Agent.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AD - Agent 0",
        "EventCode": "0x94",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_FULL0.AD_AG0",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AD - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AD - Agent 1",
        "EventCode": "0x94",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_FULL0.AD_AG1",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AD - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AD ring.  This is commonly used for outbound requests.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AK - Agent 0",
        "EventCode": "0x94",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_FULL0.AK_AG0",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AK - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AK - Agent 1",
        "EventCode": "0x94",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_FULL0.AK_AG1",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AK - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AK ring.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : BL - Agent 0",
        "EventCode": "0x94",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_FULL0.BL_AG0",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : BL - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the BL ring.  This is commonly used to send data from the cache to various destinations.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : BL - Agent 1",
        "EventCode": "0x94",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_FULL0.BL_AG1",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : BL - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the BL ring.  This is commonly used for transferring writeback data to the cache.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : IV - Agent 0",
        "EventCode": "0x94",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_FULL0.IV_AG0",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : IV - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the IV ring.  This is commonly used for snoops to the cores.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AKC - Agent 0",
        "EventCode": "0x95",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_FULL1.AKC_AG0",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AKC - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Full : AKC - Agent 1",
        "EventCode": "0x95",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_FULL1.AKC_AG1",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Full : AKC - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Full.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AD - Agent 0",
        "EventCode": "0x96",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_NE0.AD_AG0",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AD - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AD - Agent 1",
        "EventCode": "0x96",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_NE0.AD_AG1",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AD - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AD ring.  This is commonly used for outbound requests.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AK - Agent 0",
        "EventCode": "0x96",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_NE0.AK_AG0",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AK - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AK - Agent 1",
        "EventCode": "0x96",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_NE0.AK_AG1",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AK - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AK ring.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : BL - Agent 0",
        "EventCode": "0x96",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_NE0.BL_AG0",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : BL - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the BL ring.  This is commonly used to send data from the cache to various destinations.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : BL - Agent 1",
        "EventCode": "0x96",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_NE0.BL_AG1",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : BL - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the BL ring.  This is commonly used for transferring writeback data to the cache.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : IV - Agent 0",
        "EventCode": "0x96",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_NE0.IV_AG0",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : IV - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the IV ring.  This is commonly used for snoops to the cores.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AKC - Agent 0",
        "EventCode": "0x97",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_NE1.AKC_AG0",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AKC - Agent 0 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AKC - Agent 1",
        "EventCode": "0x97",
        "EventName": "UNC_M2HBM_TxR_VERT_CYCLES_NE1.AKC_AG1",
        "PerPkg": "1",
        "PublicDescription": "Cycles CMS Vertical Egress Queue Is Not Empty : AKC - Agent 1 : Number of cycles the Common Mesh Stop Egress was Not Empty.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Allocations : AD - Agent 0",
        "EventCode": "0x92",
        "EventName": "UNC_M2HBM_TxR_VERT_INSERTS0.AD_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Allocations : AD - Agent 0 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Allocations : AD - Agent 1",
        "EventCode": "0x92",
        "EventName": "UNC_M2HBM_TxR_VERT_INSERTS0.AD_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Allocations : AD - Agent 1 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AD ring.  This is commonly used for outbound requests.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Allocations : AK - Agent 0",
        "EventCode": "0x92",
        "EventName": "UNC_M2HBM_TxR_VERT_INSERTS0.AK_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Allocations : AK - Agent 0 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Allocations : AK - Agent 1",
        "EventCode": "0x92",
        "EventName": "UNC_M2HBM_TxR_VERT_INSERTS0.AK_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Allocations : AK - Agent 1 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AK ring.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Allocations : BL - Agent 0",
        "EventCode": "0x92",
        "EventName": "UNC_M2HBM_TxR_VERT_INSERTS0.BL_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Allocations : BL - Agent 0 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the BL ring.  This is commonly used to send data from the cache to various destinations.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Allocations : BL - Agent 1",
        "EventCode": "0x92",
        "EventName": "UNC_M2HBM_TxR_VERT_INSERTS0.BL_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Allocations : BL - Agent 1 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the BL ring.  This is commonly used for transferring writeback data to the cache.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Allocations : IV - Agent 0",
        "EventCode": "0x92",
        "EventName": "UNC_M2HBM_TxR_VERT_INSERTS0.IV_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Allocations : IV - Agent 0 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the IV ring.  This is commonly used for snoops to the cores.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Allocations : AKC - Agent 0",
        "EventCode": "0x93",
        "EventName": "UNC_M2HBM_TxR_VERT_INSERTS1.AKC_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Allocations : AKC - Agent 0 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Allocations : AKC - Agent 1",
        "EventCode": "0x93",
        "EventName": "UNC_M2HBM_TxR_VERT_INSERTS1.AKC_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Allocations : AKC - Agent 1 : Number of allocations into the Common Mesh Stop Egress.  The Egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TxR_VERT_IRADS_USED.AD_CRD",
        "EventCode": "0x9f",
        "EventName": "UNC_M2HBM_TxR_VERT_IRADS_USED.AD_CRD",
        "PerPkg": "1",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TxR_VERT_IRADS_USED.AD_UNCRD",
        "EventCode": "0x9f",
        "EventName": "UNC_M2HBM_TxR_VERT_IRADS_USED.AD_UNCRD",
        "PerPkg": "1",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TxR_VERT_IRADS_USED.AK",
        "EventCode": "0x9f",
        "EventName": "UNC_M2HBM_TxR_VERT_IRADS_USED.AK",
        "PerPkg": "1",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TxR_VERT_IRADS_USED.AKC",
        "EventCode": "0x9f",
        "EventName": "UNC_M2HBM_TxR_VERT_IRADS_USED.AKC",
        "PerPkg": "1",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TxR_VERT_IRADS_USED.BL_CRD",
        "EventCode": "0x9f",
        "EventName": "UNC_M2HBM_TxR_VERT_IRADS_USED.BL_CRD",
        "PerPkg": "1",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TxR_VERT_IRADS_USED.BL_UNCRD",
        "EventCode": "0x9f",
        "EventName": "UNC_M2HBM_TxR_VERT_IRADS_USED.BL_UNCRD",
        "PerPkg": "1",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "UNC_M2HBM_TxR_VERT_IRADS_USED.IV",
        "EventCode": "0x9f",
        "EventName": "UNC_M2HBM_TxR_VERT_IRADS_USED.IV",
        "PerPkg": "1",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress NACKs : AD - Agent 0",
        "EventCode": "0x98",
        "EventName": "UNC_M2HBM_TxR_VERT_NACK0.AD_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress NACKs : AD - Agent 0 : Counts number of Egress packets NACK'ed on to the Vertical Ring",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress NACKs : AD - Agent 1",
        "EventCode": "0x98",
        "EventName": "UNC_M2HBM_TxR_VERT_NACK0.AD_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress NACKs : AD - Agent 1 : Counts number of Egress packets NACK'ed on to the Vertical Ring",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress NACKs : AK - Agent 0",
        "EventCode": "0x98",
        "EventName": "UNC_M2HBM_TxR_VERT_NACK0.AK_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress NACKs : AK - Agent 0 : Counts number of Egress packets NACK'ed on to the Vertical Ring",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress NACKs : AK - Agent 1",
        "EventCode": "0x98",
        "EventName": "UNC_M2HBM_TxR_VERT_NACK0.AK_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress NACKs : AK - Agent 1 : Counts number of Egress packets NACK'ed on to the Vertical Ring",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress NACKs : BL - Agent 0",
        "EventCode": "0x98",
        "EventName": "UNC_M2HBM_TxR_VERT_NACK0.BL_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress NACKs : BL - Agent 0 : Counts number of Egress packets NACK'ed on to the Vertical Ring",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress NACKs : BL - Agent 1",
        "EventCode": "0x98",
        "EventName": "UNC_M2HBM_TxR_VERT_NACK0.BL_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress NACKs : BL - Agent 1 : Counts number of Egress packets NACK'ed on to the Vertical Ring",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress NACKs : IV",
        "EventCode": "0x98",
        "EventName": "UNC_M2HBM_TxR_VERT_NACK0.IV_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress NACKs : IV : Counts number of Egress packets NACK'ed on to the Vertical Ring",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress NACKs : AKC - Agent 0",
        "EventCode": "0x99",
        "EventName": "UNC_M2HBM_TxR_VERT_NACK1.AKC_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress NACKs : AKC - Agent 0 : Counts number of Egress packets NACK'ed on to the Vertical Ring",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress NACKs : AKC - Agent 1",
        "EventCode": "0x99",
        "EventName": "UNC_M2HBM_TxR_VERT_NACK1.AKC_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress NACKs : AKC - Agent 1 : Counts number of Egress packets NACK'ed on to the Vertical Ring",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Occupancy : AD - Agent 0",
        "EventCode": "0x90",
        "EventName": "UNC_M2HBM_TxR_VERT_OCCUPANCY0.AD_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Occupancy : AD - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Occupancy : AD - Agent 1",
        "EventCode": "0x90",
        "EventName": "UNC_M2HBM_TxR_VERT_OCCUPANCY0.AD_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Occupancy : AD - Agent 1 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AD ring.  This is commonly used for outbound requests.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Occupancy : AK - Agent 0",
        "EventCode": "0x90",
        "EventName": "UNC_M2HBM_TxR_VERT_OCCUPANCY0.AK_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Occupancy : AK - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Occupancy : AK - Agent 1",
        "EventCode": "0x90",
        "EventName": "UNC_M2HBM_TxR_VERT_OCCUPANCY0.AK_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Occupancy : AK - Agent 1 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the AK ring.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Occupancy : BL - Agent 0",
        "EventCode": "0x90",
        "EventName": "UNC_M2HBM_TxR_VERT_OCCUPANCY0.BL_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Occupancy : BL - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the BL ring.  This is commonly used to send data from the cache to various destinations.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Occupancy : BL - Agent 1",
        "EventCode": "0x90",
        "EventName": "UNC_M2HBM_TxR_VERT_OCCUPANCY0.BL_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Occupancy : BL - Agent 1 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 1 destined for the BL ring.  This is commonly used for transferring writeback data to the cache.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Occupancy : IV - Agent 0",
        "EventCode": "0x90",
        "EventName": "UNC_M2HBM_TxR_VERT_OCCUPANCY0.IV_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Occupancy : IV - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the IV ring.  This is commonly used for snoops to the cores.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Occupancy : AKC - Agent 0",
        "EventCode": "0x91",
        "EventName": "UNC_M2HBM_TxR_VERT_OCCUPANCY1.AKC_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Occupancy : AKC - Agent 0 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AD ring.  Some example include outbound requests, snoop requests, and snoop responses.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vert Egress Occupancy : AKC - Agent 1",
        "EventCode": "0x91",
        "EventName": "UNC_M2HBM_TxR_VERT_OCCUPANCY1.AKC_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vert Egress Occupancy : AKC - Agent 1 : Occupancy event for the Egress buffers in the Common Mesh Stop  The egress is used to queue up requests destined for the Vertical Ring on the Mesh. : Ring transactions from Agent 0 destined for the AK ring.  This is commonly used for credit returns and GO responses.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress Injection Starvation : AD - Agent 0",
        "EventCode": "0x9a",
        "EventName": "UNC_M2HBM_TxR_VERT_STARVED0.AD_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress Injection Starvation : AD - Agent 0 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress Injection Starvation : AD - Agent 1",
        "EventCode": "0x9a",
        "EventName": "UNC_M2HBM_TxR_VERT_STARVED0.AD_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress Injection Starvation : AD - Agent 1 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.",
        "UMask": "0x80000010",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress Injection Starvation : AK - Agent 0",
        "EventCode": "0x9a",
        "EventName": "UNC_M2HBM_TxR_VERT_STARVED0.AK_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress Injection Starvation : AK - Agent 0 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress Injection Starvation : AK - Agent 1",
        "EventCode": "0x9a",
        "EventName": "UNC_M2HBM_TxR_VERT_STARVED0.AK_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress Injection Starvation : AK - Agent 1 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.",
        "UMask": "0x80000020",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress Injection Starvation : BL - Agent 0",
        "EventCode": "0x9a",
        "EventName": "UNC_M2HBM_TxR_VERT_STARVED0.BL_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress Injection Starvation : BL - Agent 0 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress Injection Starvation : BL - Agent 1",
        "EventCode": "0x9a",
        "EventName": "UNC_M2HBM_TxR_VERT_STARVED0.BL_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress Injection Starvation : BL - Agent 1 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.",
        "UMask": "0x80000040",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress Injection Starvation : IV",
        "EventCode": "0x9a",
        "EventName": "UNC_M2HBM_TxR_VERT_STARVED0.IV_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress Injection Starvation : IV : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 0",
        "EventCode": "0x9b",
        "EventName": "UNC_M2HBM_TxR_VERT_STARVED1.AKC_AG0",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 0 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 1",
        "EventCode": "0x9b",
        "EventName": "UNC_M2HBM_TxR_VERT_STARVED1.AKC_AG1",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 1 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 0",
        "EventCode": "0x9b",
        "EventName": "UNC_M2HBM_TxR_VERT_STARVED1.TGC",
        "PerPkg": "1",
        "PublicDescription": "CMS Vertical Egress Injection Starvation : AKC - Agent 0 : Counts injection starvation.  This starvation is triggered when the CMS Egress cannot send a transaction onto the Vertical ring for a long period of time.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical AD Ring In Use : Down and Even",
        "EventCode": "0xb0",
        "EventName": "UNC_M2HBM_VERT_RING_AD_IN_USE.DN_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Vertical AD Ring In Use : Down and Even : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical AD Ring In Use : Down and Odd",
        "EventCode": "0xb0",
        "EventName": "UNC_M2HBM_VERT_RING_AD_IN_USE.DN_ODD",
        "PerPkg": "1",
        "PublicDescription": "Vertical AD Ring In Use : Down and Odd : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical AD Ring In Use : Up and Even",
        "EventCode": "0xb0",
        "EventName": "UNC_M2HBM_VERT_RING_AD_IN_USE.UP_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Vertical AD Ring In Use : Up and Even : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical AD Ring In Use : Up and Odd",
        "EventCode": "0xb0",
        "EventName": "UNC_M2HBM_VERT_RING_AD_IN_USE.UP_ODD",
        "PerPkg": "1",
        "PublicDescription": "Vertical AD Ring In Use : Up and Odd : Counts the number of cycles that the Vertical AD ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  We really have two rings  -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical AKC Ring In Use : Down and Even",
        "EventCode": "0xb4",
        "EventName": "UNC_M2HBM_VERT_RING_AKC_IN_USE.DN_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Vertical AKC Ring In Use : Down and Even : Counts the number of cycles that the Vertical AKC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical AKC Ring In Use : Down and Odd",
        "EventCode": "0xb4",
        "EventName": "UNC_M2HBM_VERT_RING_AKC_IN_USE.DN_ODD",
        "PerPkg": "1",
        "PublicDescription": "Vertical AKC Ring In Use : Down and Odd : Counts the number of cycles that the Vertical AKC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical AKC Ring In Use : Up and Even",
        "EventCode": "0xb4",
        "EventName": "UNC_M2HBM_VERT_RING_AKC_IN_USE.UP_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Vertical AKC Ring In Use : Up and Even : Counts the number of cycles that the Vertical AKC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical AKC Ring In Use : Up and Odd",
        "EventCode": "0xb4",
        "EventName": "UNC_M2HBM_VERT_RING_AKC_IN_USE.UP_ODD",
        "PerPkg": "1",
        "PublicDescription": "Vertical AKC Ring In Use : Up and Odd : Counts the number of cycles that the Vertical AKC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical AK Ring In Use : Down and Even",
        "EventCode": "0xb1",
        "EventName": "UNC_M2HBM_VERT_RING_AK_IN_USE.DN_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Vertical AK Ring In Use : Down and Even : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical AK Ring In Use : Down and Odd",
        "EventCode": "0xb1",
        "EventName": "UNC_M2HBM_VERT_RING_AK_IN_USE.DN_ODD",
        "PerPkg": "1",
        "PublicDescription": "Vertical AK Ring In Use : Down and Odd : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical AK Ring In Use : Up and Even",
        "EventCode": "0xb1",
        "EventName": "UNC_M2HBM_VERT_RING_AK_IN_USE.UP_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Vertical AK Ring In Use : Up and Even : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical AK Ring In Use : Up and Odd",
        "EventCode": "0xb1",
        "EventName": "UNC_M2HBM_VERT_RING_AK_IN_USE.UP_ODD",
        "PerPkg": "1",
        "PublicDescription": "Vertical AK Ring In Use : Up and Odd : Counts the number of cycles that the Vertical AK ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical BL Ring in Use : Down and Even",
        "EventCode": "0xb2",
        "EventName": "UNC_M2HBM_VERT_RING_BL_IN_USE.DN_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Vertical BL Ring in Use : Down and Even : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical BL Ring in Use : Down and Odd",
        "EventCode": "0xb2",
        "EventName": "UNC_M2HBM_VERT_RING_BL_IN_USE.DN_ODD",
        "PerPkg": "1",
        "PublicDescription": "Vertical BL Ring in Use : Down and Odd : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical BL Ring in Use : Up and Even",
        "EventCode": "0xb2",
        "EventName": "UNC_M2HBM_VERT_RING_BL_IN_USE.UP_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Vertical BL Ring in Use : Up and Even : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical BL Ring in Use : Up and Odd",
        "EventCode": "0xb2",
        "EventName": "UNC_M2HBM_VERT_RING_BL_IN_USE.UP_ODD",
        "PerPkg": "1",
        "PublicDescription": "Vertical BL Ring in Use : Up and Odd : Counts the number of cycles that the Vertical BL ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from  the ring stop.We really have two rings -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical IV Ring in Use : Down",
        "EventCode": "0xb3",
        "EventName": "UNC_M2HBM_VERT_RING_IV_IN_USE.DN",
        "PerPkg": "1",
        "PublicDescription": "Vertical IV Ring in Use : Down : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ODD.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical IV Ring in Use : Up",
        "EventCode": "0xb3",
        "EventName": "UNC_M2HBM_VERT_RING_IV_IN_USE.UP",
        "PerPkg": "1",
        "PublicDescription": "Vertical IV Ring in Use : Up : Counts the number of cycles that the Vertical IV ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.  There is only 1 IV ring.  Therefore, if one wants to monitor the Even ring, they should select both UP_EVEN and DN_EVEN.  To monitor the Odd ring, they should select both UP_ODD and DN_ODD.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical TGC Ring In Use : Down and Even",
        "EventCode": "0xb5",
        "EventName": "UNC_M2HBM_VERT_RING_TGC_IN_USE.DN_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Vertical TGC Ring In Use : Down and Even : Counts the number of cycles that the Vertical TGC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000004",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical TGC Ring In Use : Down and Odd",
        "EventCode": "0xb5",
        "EventName": "UNC_M2HBM_VERT_RING_TGC_IN_USE.DN_ODD",
        "PerPkg": "1",
        "PublicDescription": "Vertical TGC Ring In Use : Down and Odd : Counts the number of cycles that the Vertical TGC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000008",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical TGC Ring In Use : Up and Even",
        "EventCode": "0xb5",
        "EventName": "UNC_M2HBM_VERT_RING_TGC_IN_USE.UP_EVEN",
        "PerPkg": "1",
        "PublicDescription": "Vertical TGC Ring In Use : Up and Even : Counts the number of cycles that the Vertical TGC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000001",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Vertical TGC Ring In Use : Up and Odd",
        "EventCode": "0xb5",
        "EventName": "UNC_M2HBM_VERT_RING_TGC_IN_USE.UP_ODD",
        "PerPkg": "1",
        "PublicDescription": "Vertical TGC Ring In Use : Up and Odd : Counts the number of cycles that the Vertical TGC ring is being used at this ring stop.  This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.We really have two rings in JKT -- a clockwise ring and a counter-clockwise ring.  On the left side of the ring, the UP direction is on the clockwise ring and DN is on the counter-clockwise ring.  On the right side of the ring, this is reversed.  The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring.  In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.",
        "UMask": "0x80000002",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "WPQ Flush : Channel 0",
        "EventCode": "0x42",
        "EventName": "UNC_M2HBM_WPQ_FLUSH.CH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "WPQ Flush : Channel 1",
        "EventCode": "0x42",
        "EventName": "UNC_M2HBM_WPQ_FLUSH.CH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "M2M and iMC WPQ Cycles w/Credits - Regular : Channel 0",
        "EventCode": "0x37",
        "EventName": "UNC_M2HBM_WPQ_NO_REG_CRD.CHN0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "M2M and iMC WPQ Cycles w/Credits - Regular : Channel 1",
        "EventCode": "0x37",
        "EventName": "UNC_M2HBM_WPQ_NO_REG_CRD.CHN1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "M2M and iMC WPQ Cycles w/Credits - Special : Channel 0",
        "EventCode": "0x38",
        "EventName": "UNC_M2HBM_WPQ_NO_SPEC_CRD.CHN0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "M2M and iMC WPQ Cycles w/Credits - Special : Channel 1",
        "EventCode": "0x38",
        "EventName": "UNC_M2HBM_WPQ_NO_SPEC_CRD.CHN1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Write Tracker Inserts : Channel 0",
        "EventCode": "0x40",
        "EventName": "UNC_M2HBM_WR_TRACKER_INSERTS.CH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Write Tracker Inserts : Channel 1",
        "EventCode": "0x40",
        "EventName": "UNC_M2HBM_WR_TRACKER_INSERTS.CH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Write Tracker Non-Posted Inserts : Channel 0",
        "EventCode": "0x4d",
        "EventName": "UNC_M2HBM_WR_TRACKER_NONPOSTED_INSERTS.CH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Write Tracker Non-Posted Inserts : Channel 1",
        "EventCode": "0x4d",
        "EventName": "UNC_M2HBM_WR_TRACKER_NONPOSTED_INSERTS.CH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Write Tracker Non-Posted Occupancy : Channel 0",
        "EventCode": "0x4c",
        "EventName": "UNC_M2HBM_WR_TRACKER_NONPOSTED_OCCUPANCY.CH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Write Tracker Non-Posted Occupancy : Channel 1",
        "EventCode": "0x4c",
        "EventName": "UNC_M2HBM_WR_TRACKER_NONPOSTED_OCCUPANCY.CH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Write Tracker Posted Inserts : Channel 0",
        "EventCode": "0x48",
        "EventName": "UNC_M2HBM_WR_TRACKER_POSTED_INSERTS.CH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Write Tracker Posted Inserts : Channel 1",
        "EventCode": "0x48",
        "EventName": "UNC_M2HBM_WR_TRACKER_POSTED_INSERTS.CH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Write Tracker Posted Occupancy : Channel 0",
        "EventCode": "0x47",
        "EventName": "UNC_M2HBM_WR_TRACKER_POSTED_OCCUPANCY.CH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Write Tracker Posted Occupancy : Channel 1",
        "EventCode": "0x47",
        "EventName": "UNC_M2HBM_WR_TRACKER_POSTED_OCCUPANCY.CH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "M2HBM"
    },
    {
        "BriefDescription": "Activate due to read, write, underfill, or bypass",
        "EventCode": "0x02",
        "EventName": "UNC_MCHBM_ACT_COUNT.ALL",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Activate commands sent on this channel.  Activate commands are issued to open up a page on the HBM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0xff",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Activate due to read",
        "EventCode": "0x02",
        "EventName": "UNC_MCHBM_ACT_COUNT.RD",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Activate commands sent on this channel.  Activate commands are issued to open up a page on the HBM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x11",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Activate Count : Activate due to Read in PCH0",
        "EventCode": "0x02",
        "EventName": "UNC_MCHBM_ACT_COUNT.RD_PCH0",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Activate commands sent on this channel.  Activate commands are issued to open up a page on the HBM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x1",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Activate Count : Activate due to Read in PCH1",
        "EventCode": "0x02",
        "EventName": "UNC_MCHBM_ACT_COUNT.RD_PCH1",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Activate commands sent on this channel.  Activate commands are issued to open up a page on the HBM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x10",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Activate Count : Underfill Read transaction on Page Empty or Page Miss",
        "EventCode": "0x02",
        "EventName": "UNC_MCHBM_ACT_COUNT.UFILL",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Activate commands sent on this channel.  Activate commands are issued to open up a page on the HBM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x44",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Activate Count",
        "EventCode": "0x02",
        "EventName": "UNC_MCHBM_ACT_COUNT.UFILL_PCH0",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Activate commands sent on this channel.  Activate commands are issued to open up a page on the HBM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x4",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Activate Count",
        "EventCode": "0x02",
        "EventName": "UNC_MCHBM_ACT_COUNT.UFILL_PCH1",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Activate commands sent on this channel.  Activate commands are issued to open up a page on the HBM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x40",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Activate due to write",
        "EventCode": "0x02",
        "EventName": "UNC_MCHBM_ACT_COUNT.WR",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Activate commands sent on this channel.  Activate commands are issued to open up a page on the HBM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x22",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Activate Count : Activate due to Write in PCH0",
        "EventCode": "0x02",
        "EventName": "UNC_MCHBM_ACT_COUNT.WR_PCH0",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Activate commands sent on this channel.  Activate commands are issued to open up a page on the HBM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x2",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Activate Count : Activate due to Write in PCH1",
        "EventCode": "0x02",
        "EventName": "UNC_MCHBM_ACT_COUNT.WR_PCH1",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Activate commands sent on this channel.  Activate commands are issued to open up a page on the HBM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x20",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "All CAS commands issued",
        "EventCode": "0x05",
        "EventName": "UNC_MCHBM_CAS_COUNT.ALL",
        "PerPkg": "1",
        "UMask": "0xff",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Pseudo Channel 0",
        "EventCode": "0x05",
        "EventName": "UNC_MCHBM_CAS_COUNT.PCH0",
        "PerPkg": "1",
        "PublicDescription": "HBM RD_CAS and WR_CAS Commands",
        "UMask": "0x40",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Pseudo Channel 1",
        "EventCode": "0x05",
        "EventName": "UNC_MCHBM_CAS_COUNT.PCH1",
        "PerPkg": "1",
        "PublicDescription": "HBM RD_CAS and WR_CAS Commands",
        "UMask": "0x80",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Read CAS commands issued (regular and underfill)",
        "EventCode": "0x05",
        "EventName": "UNC_MCHBM_CAS_COUNT.RD",
        "PerPkg": "1",
        "UMask": "0xcf",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Regular read CAS commands with precharge",
        "EventCode": "0x05",
        "EventName": "UNC_MCHBM_CAS_COUNT.RD_PRE_REG",
        "PerPkg": "1",
        "UMask": "0xc2",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Underfill read CAS commands with precharge",
        "EventCode": "0x05",
        "EventName": "UNC_MCHBM_CAS_COUNT.RD_PRE_UNDERFILL",
        "PerPkg": "1",
        "UMask": "0xc8",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Regular read CAS commands issued (does not include underfills)",
        "EventCode": "0x05",
        "EventName": "UNC_MCHBM_CAS_COUNT.RD_REG",
        "PerPkg": "1",
        "UMask": "0xc1",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Underfill read CAS commands issued",
        "EventCode": "0x05",
        "EventName": "UNC_MCHBM_CAS_COUNT.RD_UNDERFILL",
        "PerPkg": "1",
        "UMask": "0xc4",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Write CAS commands issued",
        "EventCode": "0x05",
        "EventName": "UNC_MCHBM_CAS_COUNT.WR",
        "PerPkg": "1",
        "UMask": "0xf0",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM RD_CAS and WR_CAS Commands. : HBM WR_CAS commands w/o auto-pre",
        "EventCode": "0x05",
        "EventName": "UNC_MCHBM_CAS_COUNT.WR_NONPRE",
        "PerPkg": "1",
        "UMask": "0xd0",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Write CAS commands with precharge",
        "EventCode": "0x05",
        "EventName": "UNC_MCHBM_CAS_COUNT.WR_PRE",
        "PerPkg": "1",
        "UMask": "0xe0",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Pseudo Channel 0",
        "EventCode": "0x06",
        "EventName": "UNC_MCHBM_CAS_ISSUED_REQ_LEN.PCH0",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Pseudo Channel 1",
        "EventCode": "0x06",
        "EventName": "UNC_MCHBM_CAS_ISSUED_REQ_LEN.PCH1",
        "PerPkg": "1",
        "UMask": "0x80",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Read CAS Command in Interleaved Mode (32B)",
        "EventCode": "0x06",
        "EventName": "UNC_MCHBM_CAS_ISSUED_REQ_LEN.RD_32B",
        "PerPkg": "1",
        "UMask": "0xc8",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Read CAS Command in Regular Mode (64B) in Pseudochannel 0",
        "EventCode": "0x06",
        "EventName": "UNC_MCHBM_CAS_ISSUED_REQ_LEN.RD_64B",
        "PerPkg": "1",
        "UMask": "0xc1",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Underfill Read CAS Command in Interleaved Mode (32B)",
        "EventCode": "0x06",
        "EventName": "UNC_MCHBM_CAS_ISSUED_REQ_LEN.RD_UFILL_32B",
        "PerPkg": "1",
        "UMask": "0xd0",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Underfill Read CAS Command in Regular Mode (64B) in Pseudochannel 1",
        "EventCode": "0x06",
        "EventName": "UNC_MCHBM_CAS_ISSUED_REQ_LEN.RD_UFILL_64B",
        "PerPkg": "1",
        "UMask": "0xc2",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Write CAS Command in Interleaved Mode (32B)",
        "EventCode": "0x06",
        "EventName": "UNC_MCHBM_CAS_ISSUED_REQ_LEN.WR_32B",
        "PerPkg": "1",
        "UMask": "0xe0",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Write CAS Command in Regular Mode (64B) in Pseudochannel 0",
        "EventCode": "0x06",
        "EventName": "UNC_MCHBM_CAS_ISSUED_REQ_LEN.WR_64B",
        "PerPkg": "1",
        "UMask": "0xc4",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "IMC Clockticks at DCLK frequency",
        "EventCode": "0x01",
        "EventName": "UNC_MCHBM_CLOCKTICKS",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Precharge All Commands",
        "EventCode": "0x44",
        "EventName": "UNC_MCHBM_HBM_PREALL.PCH0",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of times that the precharge all command was sent.",
        "UMask": "0x1",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Precharge All Commands",
        "EventCode": "0x44",
        "EventName": "UNC_MCHBM_HBM_PREALL.PCH1",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of times that the precharge all command was sent.",
        "UMask": "0x2",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "All Precharge Commands",
        "EventCode": "0x44",
        "EventName": "UNC_MCHBM_HBM_PRE_ALL",
        "PerPkg": "1",
        "PublicDescription": "Precharge All Commands: Counts the number of times that the precharge all command was sent.",
        "UMask": "0x3",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "IMC Clockticks at HCLK frequency",
        "EventCode": "0x01",
        "EventName": "UNC_MCHBM_HCLOCKTICKS",
        "PerPkg": "1",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "All precharge events",
        "EventCode": "0x03",
        "EventName": "UNC_MCHBM_PRE_COUNT.ALL",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Precharge commands sent on this channel.",
        "UMask": "0xff",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Precharge from MC page table",
        "EventCode": "0x03",
        "EventName": "UNC_MCHBM_PRE_COUNT.PGT",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Precharge commands sent on this channel.",
        "UMask": "0x88",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Precharge commands. : Precharges from Page Table",
        "EventCode": "0x03",
        "EventName": "UNC_MCHBM_PRE_COUNT.PGT_PCH0",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Precharge commands sent on this channel. : Equivalent to PAGE_EMPTY",
        "UMask": "0x8",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Precharge commands.",
        "EventCode": "0x03",
        "EventName": "UNC_MCHBM_PRE_COUNT.PGT_PCH1",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Precharge commands sent on this channel.",
        "UMask": "0x80",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Precharge due to read on page miss",
        "EventCode": "0x03",
        "EventName": "UNC_MCHBM_PRE_COUNT.RD",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Precharge commands sent on this channel.",
        "UMask": "0x11",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Precharge commands. : Precharge due to read",
        "EventCode": "0x03",
        "EventName": "UNC_MCHBM_PRE_COUNT.RD_PCH0",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Precharge commands sent on this channel. : Precharge from read bank scheduler",
        "UMask": "0x1",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Precharge commands.",
        "EventCode": "0x03",
        "EventName": "UNC_MCHBM_PRE_COUNT.RD_PCH1",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Precharge commands sent on this channel.",
        "UMask": "0x10",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Precharge commands.",
        "EventCode": "0x03",
        "EventName": "UNC_MCHBM_PRE_COUNT.UFILL",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Precharge commands sent on this channel.",
        "UMask": "0x44",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Precharge commands.",
        "EventCode": "0x03",
        "EventName": "UNC_MCHBM_PRE_COUNT.UFILL_PCH0",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Precharge commands sent on this channel.",
        "UMask": "0x4",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Precharge commands.",
        "EventCode": "0x03",
        "EventName": "UNC_MCHBM_PRE_COUNT.UFILL_PCH1",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Precharge commands sent on this channel.",
        "UMask": "0x40",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Precharge due to write on page miss",
        "EventCode": "0x03",
        "EventName": "UNC_MCHBM_PRE_COUNT.WR",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Precharge commands sent on this channel.",
        "UMask": "0x22",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Precharge commands. : Precharge due to write",
        "EventCode": "0x03",
        "EventName": "UNC_MCHBM_PRE_COUNT.WR_PCH0",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Precharge commands sent on this channel. : Precharge from write bank scheduler",
        "UMask": "0x2",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "HBM Precharge commands.",
        "EventCode": "0x03",
        "EventName": "UNC_MCHBM_PRE_COUNT.WR_PCH1",
        "PerPkg": "1",
        "PublicDescription": "Counts the number of HBM Precharge commands sent on this channel.",
        "UMask": "0x20",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Counts the number of cycles where the read buffer has greater than UMASK elements.  NOTE: Umask must be set to the maximum number of elements in the queue (24 entries for SPR).",
        "EventCode": "0x19",
        "EventName": "UNC_MCHBM_RDB_FULL",
        "PerPkg": "1",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Counts the number of inserts into the read buffer.",
        "EventCode": "0x17",
        "EventName": "UNC_MCHBM_RDB_INSERTS",
        "PerPkg": "1",
        "UMask": "0x3",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Read Data Buffer Inserts",
        "EventCode": "0x17",
        "EventName": "UNC_MCHBM_RDB_INSERTS.PCH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Read Data Buffer Inserts",
        "EventCode": "0x17",
        "EventName": "UNC_MCHBM_RDB_INSERTS.PCH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Counts the number of elements in the read buffer per cycle.",
        "EventCode": "0x1a",
        "EventName": "UNC_MCHBM_RDB_OCCUPANCY",
        "PerPkg": "1",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Read Pending Queue Allocations",
        "EventCode": "0x10",
        "EventName": "UNC_MCHBM_RPQ_INSERTS.PCH0",
        "PerPkg": "1",
        "PublicDescription": "Read Pending Queue Allocations: Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.",
        "UMask": "0x1",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Read Pending Queue Allocations",
        "EventCode": "0x10",
        "EventName": "UNC_MCHBM_RPQ_INSERTS.PCH1",
        "PerPkg": "1",
        "PublicDescription": "Read Pending Queue Allocations: Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.",
        "UMask": "0x2",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Read Pending Queue Occupancy",
        "EventCode": "0x80",
        "EventName": "UNC_MCHBM_RPQ_OCCUPANCY_PCH0",
        "PerPkg": "1",
        "PublicDescription": "Read Pending Queue Occupancy: Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Read Pending Queue Occupancy",
        "EventCode": "0x81",
        "EventName": "UNC_MCHBM_RPQ_OCCUPANCY_PCH1",
        "PerPkg": "1",
        "PublicDescription": "Read Pending Queue Occupancy: Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Write Pending Queue Allocations",
        "EventCode": "0x20",
        "EventName": "UNC_MCHBM_WPQ_INSERTS.PCH0",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue Allocations: Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.",
        "UMask": "0x1",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Write Pending Queue Allocations",
        "EventCode": "0x20",
        "EventName": "UNC_MCHBM_WPQ_INSERTS.PCH1",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue Allocations: Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.",
        "UMask": "0x2",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Write Pending Queue Occupancy",
        "EventCode": "0x82",
        "EventName": "UNC_MCHBM_WPQ_OCCUPANCY_PCH0",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue Occupancy: Accumulates the occupancies of the Write Pending Queue each cycle.  This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after being issued to memory.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.  So, we provide filtering based on if the request has posted or not.  By using the not posted filter, we can track how long writes spent in the iMC before completions were sent to the HA.  The posted filter, on the other hand, provides information about how much queueing is actually happening in the iMC for writes before they are actually issued to memory.  High average occupancies will generally coincide with high write major mode counts.",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Write Pending Queue Occupancy",
        "EventCode": "0x83",
        "EventName": "UNC_MCHBM_WPQ_OCCUPANCY_PCH1",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue Occupancy: Accumulates the occupancies of the Write Pending Queue each cycle.  This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after being issued to memory.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.  So, we provide filtering based on if the request has posted or not.  By using the not posted filter, we can track how long writes spent in the iMC before completions were sent to the HA.  The posted filter, on the other hand, provides information about how much queueing is actually happening in the iMC for writes before they are actually issued to memory.  High average occupancies will generally coincide with high write major mode counts.",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Write Pending Queue CAM Match",
        "EventCode": "0x23",
        "EventName": "UNC_MCHBM_WPQ_READ_HIT",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Write Pending Queue CAM Match",
        "EventCode": "0x23",
        "EventName": "UNC_MCHBM_WPQ_READ_HIT.PCH0",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue CAM Match: Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.",
        "UMask": "0x1",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Write Pending Queue CAM Match",
        "EventCode": "0x23",
        "EventName": "UNC_MCHBM_WPQ_READ_HIT.PCH1",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue CAM Match: Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.",
        "UMask": "0x2",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Write Pending Queue CAM Match",
        "EventCode": "0x24",
        "EventName": "UNC_MCHBM_WPQ_WRITE_HIT",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Write Pending Queue CAM Match",
        "EventCode": "0x24",
        "EventName": "UNC_MCHBM_WPQ_WRITE_HIT.PCH0",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue CAM Match: Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.",
        "UMask": "0x1",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Write Pending Queue CAM Match",
        "EventCode": "0x24",
        "EventName": "UNC_MCHBM_WPQ_WRITE_HIT.PCH1",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue CAM Match: Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.",
        "UMask": "0x2",
        "Unit": "MCHBM"
    },
    {
        "BriefDescription": "Activate due to read, write, underfill, or bypass",
        "EventCode": "0x02",
        "EventName": "UNC_M_ACT_COUNT.ALL",
        "PerPkg": "1",
        "PublicDescription": "DRAM Activate Count : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0xff",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Activate due to read",
        "EventCode": "0x02",
        "EventName": "UNC_M_ACT_COUNT.RD",
        "PerPkg": "1",
        "PublicDescription": "DRAM Activate Count : Read transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x11",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Activate Count : Activate due to Read in PCH0",
        "EventCode": "0x02",
        "EventName": "UNC_M_ACT_COUNT.RD_PCH0",
        "PerPkg": "1",
        "PublicDescription": "DRAM Activate Count : Activate due to Read in PCH0 : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Activate Count : Activate due to Read in PCH1",
        "EventCode": "0x02",
        "EventName": "UNC_M_ACT_COUNT.RD_PCH1",
        "PerPkg": "1",
        "PublicDescription": "DRAM Activate Count : Activate due to Read in PCH1 : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Activate Count : Underfill Read transaction on Page Empty or Page Miss",
        "EventCode": "0x02",
        "EventName": "UNC_M_ACT_COUNT.UFILL",
        "PerPkg": "1",
        "PublicDescription": "DRAM Activate Count : Underfill Read transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x44",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Activate Count",
        "EventCode": "0x02",
        "EventName": "UNC_M_ACT_COUNT.UFILL_PCH0",
        "PerPkg": "1",
        "PublicDescription": "DRAM Activate Count : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Activate Count",
        "EventCode": "0x02",
        "EventName": "UNC_M_ACT_COUNT.UFILL_PCH1",
        "PerPkg": "1",
        "PublicDescription": "DRAM Activate Count : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x40",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Activate due to write",
        "EventCode": "0x02",
        "EventName": "UNC_M_ACT_COUNT.WR",
        "PerPkg": "1",
        "PublicDescription": "DRAM Activate Count : Write transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x22",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Activate Count : Activate due to Write in PCH0",
        "EventCode": "0x02",
        "EventName": "UNC_M_ACT_COUNT.WR_PCH0",
        "PerPkg": "1",
        "PublicDescription": "DRAM Activate Count : Activate due to Write in PCH0 : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Activate Count : Activate due to Write in PCH1",
        "EventCode": "0x02",
        "EventName": "UNC_M_ACT_COUNT.WR_PCH1",
        "PerPkg": "1",
        "PublicDescription": "DRAM Activate Count : Activate due to Write in PCH1 : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "ACT commands issued, by priority",
        "EventCode": "0x28",
        "EventName": "UNC_M_ACT_PRIO.PCH0",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "ACT commands issued, by priority",
        "EventCode": "0x28",
        "EventName": "UNC_M_ACT_PRIO.PCH1",
        "PerPkg": "1",
        "UMask": "0x80",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "ACT commands issued, by priority : Critical Reads",
        "EventCode": "0x28",
        "EventName": "UNC_M_ACT_PRIO.RD_CRITICAL",
        "PerPkg": "1",
        "UMask": "0xc2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "ACT commands issued, by priority : Normal Reads",
        "EventCode": "0x28",
        "EventName": "UNC_M_ACT_PRIO.RD_NORMAL",
        "PerPkg": "1",
        "UMask": "0xc1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "ACT commands issued, by priority : Starved Reads",
        "EventCode": "0x28",
        "EventName": "UNC_M_ACT_PRIO.RD_STARVED",
        "PerPkg": "1",
        "UMask": "0xc4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "ACT commands issued, by priority : Critical Writes",
        "EventCode": "0x28",
        "EventName": "UNC_M_ACT_PRIO.WR_CRITICAL",
        "PerPkg": "1",
        "UMask": "0xd0",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "ACT commands issued, by priority : Normal Writes",
        "EventCode": "0x28",
        "EventName": "UNC_M_ACT_PRIO.WR_NORMAL",
        "PerPkg": "1",
        "UMask": "0xc8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "ACT commands issued, by priority : Starved Writes",
        "EventCode": "0x28",
        "EventName": "UNC_M_ACT_PRIO.WR_STARVED",
        "PerPkg": "1",
        "UMask": "0xe0",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_BS_STARVED.SET0",
        "EventCode": "0x2A",
        "EventName": "UNC_M_BS_STARVED.SET0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_BS_STARVED.SET1",
        "EventCode": "0x2A",
        "EventName": "UNC_M_BS_STARVED.SET1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_BS_STARVED.SET2",
        "EventCode": "0x2A",
        "EventName": "UNC_M_BS_STARVED.SET2",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_BS_STARVED.SET3",
        "EventCode": "0x2A",
        "EventName": "UNC_M_BS_STARVED.SET3",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "All DRAM CAS commands issued",
        "EventCode": "0x05",
        "EventName": "UNC_M_CAS_COUNT.ALL",
        "PerPkg": "1",
        "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : All DRAM Read and Write actions : DRAM RD_CAS and WR_CAS Commands : Counts the total number of DRAM CAS commands issued on this channel.",
        "UMask": "0xff",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : Pseudo Channel 0",
        "EventCode": "0x05",
        "EventName": "UNC_M_CAS_COUNT.PCH0",
        "PerPkg": "1",
        "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : Pseudo Channel 0 : DRAM RD_CAS and WR_CAS Commands",
        "UMask": "0x40",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : Pseudo Channel 1",
        "EventCode": "0x05",
        "EventName": "UNC_M_CAS_COUNT.PCH1",
        "PerPkg": "1",
        "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : Pseudo Channel 1 : DRAM RD_CAS and WR_CAS Commands",
        "UMask": "0x80",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "All DRAM read CAS commands issued (including underfills)",
        "EventCode": "0x05",
        "EventName": "UNC_M_CAS_COUNT.RD",
        "PerPkg": "1",
        "PublicDescription": "DRAM RD_CAS and WR_CAS Commands : Counts the total number of DRAM Read CAS commands issued on this channel.  This includes underfills.",
        "UMask": "0xcf",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM RD_CAS and WR_CAS Commands.",
        "EventCode": "0x05",
        "EventName": "UNC_M_CAS_COUNT.RD_PRE_REG",
        "PerPkg": "1",
        "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS and WR_CAS Commands",
        "UMask": "0xc2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM RD_CAS and WR_CAS Commands.",
        "EventCode": "0x05",
        "EventName": "UNC_M_CAS_COUNT.RD_PRE_UNDERFILL",
        "PerPkg": "1",
        "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS and WR_CAS Commands",
        "UMask": "0xc8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "All DRAM read CAS commands issued (does not include underfills)",
        "EventCode": "0x05",
        "EventName": "UNC_M_CAS_COUNT.RD_REG",
        "PerPkg": "1",
        "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS commands w/out auto-pre : DRAM RD_CAS and WR_CAS Commands : Counts the total number or DRAM Read CAS commands issued on this channel.  This includes both regular RD CAS commands as well as those with implicit Precharge.   We do not filter based on major mode, as RD_CAS is not issued during WMM (with the exception of underfills).",
        "UMask": "0xc1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM underfill read CAS commands issued",
        "EventCode": "0x05",
        "EventName": "UNC_M_CAS_COUNT.RD_UNDERFILL",
        "PerPkg": "1",
        "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : Underfill Read Issued : DRAM RD_CAS and WR_CAS Commands",
        "UMask": "0xc4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "All DRAM write CAS commands issued",
        "EventCode": "0x05",
        "EventName": "UNC_M_CAS_COUNT.WR",
        "PerPkg": "1",
        "PublicDescription": "DRAM RD_CAS and WR_CAS Commands : Counts the total number of DRAM Write CAS commands issued on this channel.",
        "UMask": "0xf0",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/o auto-pre",
        "EventCode": "0x05",
        "EventName": "UNC_M_CAS_COUNT.WR_NONPRE",
        "PerPkg": "1",
        "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/o auto-pre : DRAM RD_CAS and WR_CAS Commands",
        "UMask": "0xd0",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM RD_CAS and WR_CAS Commands.",
        "EventCode": "0x05",
        "EventName": "UNC_M_CAS_COUNT.WR_PRE",
        "PerPkg": "1",
        "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS and WR_CAS Commands",
        "UMask": "0xe0",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo Channel 0",
        "EventCode": "0x06",
        "EventName": "UNC_M_CAS_ISSUED_REQ_LEN.PCH0",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo Channel 1",
        "EventCode": "0x06",
        "EventName": "UNC_M_CAS_ISSUED_REQ_LEN.PCH1",
        "PerPkg": "1",
        "UMask": "0x80",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read CAS Command in Interleaved Mode (32B)",
        "EventCode": "0x06",
        "EventName": "UNC_M_CAS_ISSUED_REQ_LEN.RD_32B",
        "PerPkg": "1",
        "UMask": "0xc8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read CAS Command in Regular Mode (64B) in Pseudochannel 0",
        "EventCode": "0x06",
        "EventName": "UNC_M_CAS_ISSUED_REQ_LEN.RD_64B",
        "PerPkg": "1",
        "UMask": "0xc1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Underfill Read CAS Command in Interleaved Mode (32B)",
        "EventCode": "0x06",
        "EventName": "UNC_M_CAS_ISSUED_REQ_LEN.RD_UFILL_32B",
        "PerPkg": "1",
        "UMask": "0xd0",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Underfill Read CAS Command in Regular Mode (64B) in Pseudochannel 1",
        "EventCode": "0x06",
        "EventName": "UNC_M_CAS_ISSUED_REQ_LEN.RD_UFILL_64B",
        "PerPkg": "1",
        "UMask": "0xc2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write CAS Command in Interleaved Mode (32B)",
        "EventCode": "0x06",
        "EventName": "UNC_M_CAS_ISSUED_REQ_LEN.WR_32B",
        "PerPkg": "1",
        "UMask": "0xe0",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write CAS Command in Regular Mode (64B) in Pseudochannel 0",
        "EventCode": "0x06",
        "EventName": "UNC_M_CAS_ISSUED_REQ_LEN.WR_64B",
        "PerPkg": "1",
        "UMask": "0xc4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "IMC Clockticks at DCLK frequency",
        "EventCode": "0x01",
        "EventName": "UNC_M_CLOCKTICKS",
        "PerPkg": "1",
        "PublicDescription": "Number of DRAM DCLK clock cycles while the event is enabled",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_CRIT_MINOR_CAS.RD_PCH0",
        "EventCode": "0x2b",
        "EventName": "UNC_M_CRIT_MINOR_CAS.RD_PCH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_CRIT_MINOR_CAS.RD_PCH1",
        "EventCode": "0x2b",
        "EventName": "UNC_M_CRIT_MINOR_CAS.RD_PCH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_CRIT_MINOR_CAS.WR_PCH0",
        "EventCode": "0x2b",
        "EventName": "UNC_M_CRIT_MINOR_CAS.WR_PCH0",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_CRIT_MINOR_CAS.WR_PCH1",
        "EventCode": "0x2b",
        "EventName": "UNC_M_CRIT_MINOR_CAS.WR_PCH1",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Dependent Read CAS Command in Pseudochannel 0",
        "EventCode": "0x0B",
        "EventName": "UNC_M_DEPENDENT_READ.PCH0",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Dependent Read CAS Command in Pseudochannel 1",
        "EventCode": "0x0B",
        "EventName": "UNC_M_DEPENDENT_READ.PCH1",
        "PerPkg": "1",
        "UMask": "0x80",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Precharge All Commands",
        "EventCode": "0x44",
        "EventName": "UNC_M_DRAM_PRE_ALL",
        "PerPkg": "1",
        "PublicDescription": "DRAM Precharge All Commands : Counts the number of times that the precharge all command was sent.",
        "UMask": "0x3",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "IMC Clockticks at HCLK frequency",
        "EventCode": "0x01",
        "EventName": "UNC_M_HCLOCKTICKS",
        "PerPkg": "1",
        "PublicDescription": "Number of DRAM HCLK clock cycles while the event is enabled",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Major Mode 2 : Cycles in DDR major mode",
        "EventCode": "0xEE",
        "EventName": "UNC_M_MAJMODE2.DDR_CYC",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Major Mode 2 : Entered DDR major mode",
        "EventCode": "0xEE",
        "EventName": "UNC_M_MAJMODE2.DDR_ENTER",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Major Mode 2 : Cycles in PMM major mode",
        "EventCode": "0xEE",
        "EventName": "UNC_M_MAJMODE2.PMM_CYC",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Major Mode 2 : Entered PMM major mode",
        "EventCode": "0xEE",
        "EventName": "UNC_M_MAJMODE2.PMM_ENTER",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo channel 0 - Preferred Read to Preferred Write",
        "EventCode": "0x50",
        "EventName": "UNC_M_MAJOR_MODE_CHANGE_PCH0.PR_TO_PW",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo channel 0 - Preferred Read to Starved Write",
        "EventCode": "0x50",
        "EventName": "UNC_M_MAJOR_MODE_CHANGE_PCH0.PR_TO_SW",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Ch 0 - Preferred Write to Preferred Read",
        "EventCode": "0x50",
        "EventName": "UNC_M_MAJOR_MODE_CHANGE_PCH0.PW_TO_PR",
        "PerPkg": "1",
        "UMask": "0x80",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo channel 0 - Preferred Write to Preferred Read",
        "EventCode": "0x50",
        "EventName": "UNC_M_MAJOR_MODE_CHANGE_PCH0.PW_TO_SR",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo channel 0 - Starved Read to Preferred Read",
        "EventCode": "0x50",
        "EventName": "UNC_M_MAJOR_MODE_CHANGE_PCH0.SR_TO_PR",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo channel 0 - Preferred Write to Starved Read",
        "EventCode": "0x50",
        "EventName": "UNC_M_MAJOR_MODE_CHANGE_PCH0.SR_TO_PW",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo channel 0 - Starved Write to Preferred Read",
        "EventCode": "0x50",
        "EventName": "UNC_M_MAJOR_MODE_CHANGE_PCH0.SW_TO_PR",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo channel 0 - Starved Write to Preferred Write",
        "EventCode": "0x50",
        "EventName": "UNC_M_MAJOR_MODE_CHANGE_PCH0.SW_TO_PW",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo channel 1 - Preferred Read to Preferred Write",
        "EventCode": "0x51",
        "EventName": "UNC_M_MAJOR_MODE_CHANGE_PCH1.PR_TO_PW",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo channel 1 - Preferred Read to Starved Write",
        "EventCode": "0x51",
        "EventName": "UNC_M_MAJOR_MODE_CHANGE_PCH1.PR_TO_SW",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo channel 1 - Preferred Write to Preferred Read",
        "EventCode": "0x51",
        "EventName": "UNC_M_MAJOR_MODE_CHANGE_PCH1.PW_TO_PR",
        "PerPkg": "1",
        "PublicDescription": "Ch 1 - Preferred Write to Preferred Read",
        "UMask": "0x80",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo channel 1 - Preferred Write to Preferred Read",
        "EventCode": "0x51",
        "EventName": "UNC_M_MAJOR_MODE_CHANGE_PCH1.PW_TO_SR",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo channel 1 - Starved Read to Preferred Read",
        "EventCode": "0x51",
        "EventName": "UNC_M_MAJOR_MODE_CHANGE_PCH1.SR_TO_PR",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo channel 1 - Preferred Write to Starved Read",
        "EventCode": "0x51",
        "EventName": "UNC_M_MAJOR_MODE_CHANGE_PCH1.SR_TO_PW",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo channel 1 - Starved Write to Preferred Read",
        "EventCode": "0x51",
        "EventName": "UNC_M_MAJOR_MODE_CHANGE_PCH1.SW_TO_PR",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Pseudo channel 1 - Starved Write to Preferred Write",
        "EventCode": "0x51",
        "EventName": "UNC_M_MAJOR_MODE_CHANGE_PCH1.SW_TO_PW",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_MAJOR_MODE_VOTE_MISMATCH.PCH0",
        "EventCode": "0x52",
        "EventName": "UNC_M_MAJOR_MODE_VOTE_MISMATCH.PCH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_MAJOR_MODE_VOTE_MISMATCH.PCH1",
        "EventCode": "0x52",
        "EventName": "UNC_M_MAJOR_MODE_VOTE_MISMATCH.PCH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_OTHER_CTR.CTR0",
        "EventCode": "0x3b",
        "EventName": "UNC_M_OTHER_CTR.CTR0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_OTHER_CTR.CTR1",
        "EventCode": "0x3b",
        "EventName": "UNC_M_OTHER_CTR.CTR1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_OTHER_CTR.CTR2",
        "EventCode": "0x3b",
        "EventName": "UNC_M_OTHER_CTR.CTR2",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_OTHER_CTR.CTR3",
        "EventCode": "0x3b",
        "EventName": "UNC_M_OTHER_CTR.CTR3",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_OTHER_CTR.CTR4",
        "EventCode": "0x3b",
        "EventName": "UNC_M_OTHER_CTR.CTR4",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PARITY_ERRORS",
        "EventCode": "0x2c",
        "EventName": "UNC_M_PARITY_ERRORS",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PCLS.RD",
        "EventCode": "0xa0",
        "EventName": "UNC_M_PCLS.RD",
        "PerPkg": "1",
        "UMask": "0x5",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PCLS.TOTAL",
        "EventCode": "0xa0",
        "EventName": "UNC_M_PCLS.TOTAL",
        "PerPkg": "1",
        "UMask": "0xf",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PCLS.WR",
        "EventCode": "0xa0",
        "EventName": "UNC_M_PCLS.WR",
        "PerPkg": "1",
        "UMask": "0xa",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PMM_CRD_STARVE.RID_LOW_VC2",
        "EventCode": "0xEF",
        "EventName": "UNC_M_PMM_CRD_STARVE.RID_LOW_VC2",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PMM_CRD_STARVE.RPQ_IDLE",
        "EventCode": "0xef",
        "EventName": "UNC_M_PMM_CRD_STARVE.RPQ_IDLE",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PMM_CRD_STARVE.TGR_STARVED",
        "EventCode": "0xEF",
        "EventName": "UNC_M_PMM_CRD_STARVE.TGR_STARVED",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PMM_CRD_STARVE.WPQ_IDLE",
        "EventCode": "0xef",
        "EventName": "UNC_M_PMM_CRD_STARVE.WPQ_IDLE",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PMM_CRD_STARVE.WR_CRD_ONLY_STARVED",
        "EventCode": "0xEF",
        "EventName": "UNC_M_PMM_CRD_STARVE.WR_CRD_ONLY_STARVED",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PMM_CRD_STARVE.WR_CRD_VC2_STARVED",
        "EventCode": "0xEF",
        "EventName": "UNC_M_PMM_CRD_STARVE.WR_CRD_VC2_STARVED",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Major Mode 1 - PMM : Cycles in partial write major mode",
        "EventCode": "0xed",
        "EventName": "UNC_M_PMM_MAJMODE1.PWMM_CYC",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Major Mode 1 - PMM : Entered partial write major mode",
        "EventCode": "0xed",
        "EventName": "UNC_M_PMM_MAJMODE1.PWMM_ENTER",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Major Mode 1 - PMM : Exited partial write major mode",
        "EventCode": "0xed",
        "EventName": "UNC_M_PMM_MAJMODE1.PWMM_EXIT",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Major Mode 1 - PMM : Cycles in read major mode",
        "EventCode": "0xed",
        "EventName": "UNC_M_PMM_MAJMODE1.RMM_CYC",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Major Mode 1 - PMM : Cycles in write major mode",
        "EventCode": "0xed",
        "EventName": "UNC_M_PMM_MAJMODE1.WMM_CYC",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Major Mode 1 - PMM : Entered write major mode",
        "EventCode": "0xed",
        "EventName": "UNC_M_PMM_MAJMODE1.WMM_ENTER",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Major Mode 1 - PMM : Exited write major mode",
        "EventCode": "0xed",
        "EventName": "UNC_M_PMM_MAJMODE1.WMM_EXIT",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PMM_RID.EXP_NODATA",
        "EventCode": "0xEC",
        "EventName": "UNC_M_PMM_RID.EXP_NODATA",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PMM_RID.MISC_GNT",
        "EventCode": "0xEC",
        "EventName": "UNC_M_PMM_RID.MISC_GNT",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PMM_RID.PMM_ECC_ERROR",
        "EventCode": "0xEC",
        "EventName": "UNC_M_PMM_RID.PMM_ECC_ERROR",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PMM_RID.PMM_ERID_ERROR",
        "EventCode": "0xEC",
        "EventName": "UNC_M_PMM_RID.PMM_ERID_ERROR",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PMM_RID.PMM_ERID_STARVE",
        "EventCode": "0xEC",
        "EventName": "UNC_M_PMM_RID.PMM_ERID_STARVE",
        "PerPkg": "1",
        "UMask": "0x80",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PMM_RID.RPQ_GNTS",
        "EventCode": "0xEC",
        "EventName": "UNC_M_PMM_RID.RPQ_GNTS",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PMM_RID.UNEXP_NODATA",
        "EventCode": "0xEC",
        "EventName": "UNC_M_PMM_RID.UNEXP_NODATA",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PMM_RID.WPQ_GNTS",
        "EventCode": "0xEC",
        "EventName": "UNC_M_PMM_RID.WPQ_GNTS",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM (for IXP) Read Queue Cycles Full",
        "EventCode": "0xe2",
        "EventName": "UNC_M_PMM_RPQ_CYCLES_FULL",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Read Queue Cycles Not Empty",
        "EventCode": "0xE1",
        "EventName": "UNC_M_PMM_RPQ_CYCLES_NE.SCH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Read Queue Cycles Not Empty",
        "EventCode": "0xE1",
        "EventName": "UNC_M_PMM_RPQ_CYCLES_NE.SCH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Read Pending Queue inserts",
        "EventCode": "0xe3",
        "EventName": "UNC_M_PMM_RPQ_INSERTS",
        "PerPkg": "1",
        "PublicDescription": "Counts number of read requests allocated in the PMM Read Pending Queue.",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Read Pending Queue occupancy",
        "EventCode": "0xe0",
        "EventName": "UNC_M_PMM_RPQ_OCCUPANCY.ALL_SCH0",
        "PerPkg": "1",
        "PublicDescription": "Accumulates the per cycle occupancy of the PMM Read Pending Queue.",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Read Pending Queue occupancy",
        "EventCode": "0xe0",
        "EventName": "UNC_M_PMM_RPQ_OCCUPANCY.ALL_SCH1",
        "PerPkg": "1",
        "PublicDescription": "Accumulates the per cycle occupancy of the PMM Read Pending Queue.",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Read Pending Queue Occupancy",
        "EventCode": "0xE0",
        "EventName": "UNC_M_PMM_RPQ_OCCUPANCY.GNT_WAIT_SCH0",
        "PerPkg": "1",
        "PublicDescription": "PMM Read Pending Queue Occupancy : Accumulates the per cycle occupancy of the PMM Read Pending Queue.",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Read Pending Queue Occupancy",
        "EventCode": "0xE0",
        "EventName": "UNC_M_PMM_RPQ_OCCUPANCY.GNT_WAIT_SCH1",
        "PerPkg": "1",
        "PublicDescription": "PMM Read Pending Queue Occupancy : Accumulates the per cycle occupancy of the PMM Read Pending Queue.",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Read Pending Queue Occupancy",
        "EventCode": "0xe0",
        "EventName": "UNC_M_PMM_RPQ_OCCUPANCY.NO_GNT_SCH0",
        "PerPkg": "1",
        "PublicDescription": "Accumulates the per cycle occupancy of the PMM Read Pending Queue.",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Read Pending Queue Occupancy",
        "EventCode": "0xe0",
        "EventName": "UNC_M_PMM_RPQ_OCCUPANCY.NO_GNT_SCH1",
        "PerPkg": "1",
        "PublicDescription": "Accumulates the per cycle occupancy of the PMM Read Pending Queue.",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM (for IXP) Write Queue Cycles Full",
        "EventCode": "0xe6",
        "EventName": "UNC_M_PMM_WPQ_CYCLES_FULL",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM (for IXP) Write Queue Cycles Not Empty",
        "EventCode": "0xe5",
        "EventName": "UNC_M_PMM_WPQ_CYCLES_NE",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PMM_WPQ_FLUSH",
        "EventCode": "0xe8",
        "EventName": "UNC_M_PMM_WPQ_FLUSH",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PMM_WPQ_FLUSH_CYC",
        "EventCode": "0xe9",
        "EventName": "UNC_M_PMM_WPQ_FLUSH_CYC",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Write Pending Queue inserts",
        "EventCode": "0xe7",
        "EventName": "UNC_M_PMM_WPQ_INSERTS",
        "PerPkg": "1",
        "PublicDescription": "Counts number of  write requests allocated in the PMM Write Pending Queue.",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Write Pending Queue Occupancy",
        "EventCode": "0xe4",
        "EventName": "UNC_M_PMM_WPQ_OCCUPANCY.ALL",
        "PerPkg": "1",
        "PublicDescription": "PMM Write Pending Queue Occupancy : Accumulates the per cycle occupancy of the Write Pending Queue to the PMM DIMM.",
        "UMask": "0x3",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Write Pending Queue Occupancy",
        "EventCode": "0xE4",
        "EventName": "UNC_M_PMM_WPQ_OCCUPANCY.ALL_SCH0",
        "PerPkg": "1",
        "PublicDescription": "PMM Write Pending Queue Occupancy : Accumulates the per cycle occupancy of the PMM Write Pending Queue.",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Write Pending Queue Occupancy",
        "EventCode": "0xE4",
        "EventName": "UNC_M_PMM_WPQ_OCCUPANCY.ALL_SCH1",
        "PerPkg": "1",
        "PublicDescription": "PMM Write Pending Queue Occupancy : Accumulates the per cycle occupancy of the PMM Write Pending Queue.",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM (for IXP) Write Pending Queue Occupancy",
        "EventCode": "0xe4",
        "EventName": "UNC_M_PMM_WPQ_OCCUPANCY.CAS",
        "PerPkg": "1",
        "PublicDescription": "PMM (for IXP) Write Pending Queue Occupancy : Accumulates the per cycle occupancy of the Write Pending Queue to the IXP DIMM.",
        "UMask": "0xc",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Write Pending Queue Occupancy",
        "EventCode": "0xE4",
        "EventName": "UNC_M_PMM_WPQ_OCCUPANCY.CAS_SCH0",
        "PerPkg": "1",
        "PublicDescription": "PMM Write Pending Queue Occupancy : Accumulates the per cycle occupancy of the PMM Write Pending Queue.",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Write Pending Queue Occupancy",
        "EventCode": "0xE4",
        "EventName": "UNC_M_PMM_WPQ_OCCUPANCY.CAS_SCH1",
        "PerPkg": "1",
        "PublicDescription": "PMM Write Pending Queue Occupancy : Accumulates the per cycle occupancy of the PMM Write Pending Queue.",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM (for IXP) Write Pending Queue Occupancy",
        "EventCode": "0xe4",
        "EventName": "UNC_M_PMM_WPQ_OCCUPANCY.PWR",
        "PerPkg": "1",
        "PublicDescription": "PMM (for IXP) Write Pending Queue Occupancy : Accumulates the per cycle occupancy of the Write Pending Queue to the IXP DIMM.",
        "UMask": "0x30",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Write Pending Queue Occupancy",
        "EventCode": "0xE4",
        "EventName": "UNC_M_PMM_WPQ_OCCUPANCY.PWR_SCH0",
        "PerPkg": "1",
        "PublicDescription": "PMM Write Pending Queue Occupancy : Accumulates the per cycle occupancy of the PMM Write Pending Queue.",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "PMM Write Pending Queue Occupancy",
        "EventCode": "0xE4",
        "EventName": "UNC_M_PMM_WPQ_OCCUPANCY.PWR_SCH1",
        "PerPkg": "1",
        "PublicDescription": "PMM Write Pending Queue Occupancy : Accumulates the per cycle occupancy of the PMM Write Pending Queue.",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Channel PPD Cycles",
        "EventCode": "0x85",
        "EventName": "UNC_M_POWER_CHANNEL_PPD",
        "PerPkg": "1",
        "PublicDescription": "Channel PPD Cycles : Number of cycles when all the ranks in the channel are in PPD mode.  If IBT=off is enabled, then this can be used to count those cycles.  If it is not enabled, then this can count the number of cycles when that could have been taken advantage of.",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "CKE_ON_CYCLES by Rank : DIMM ID",
        "EventCode": "0x47",
        "EventName": "UNC_M_POWER_CKE_CYCLES.LOW_0",
        "PerPkg": "1",
        "PublicDescription": "CKE_ON_CYCLES by Rank : DIMM ID : Number of cycles spent in CKE ON mode.  The filter allows you to select a rank to monitor.  If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation.  Multiple counters will need to be used to track multiple ranks simultaneously.  There is no distinction between the different CKE modes (APD, PPDS, PPDF).  This can be determined based on the system programming.  These events should commonly be used with Invert to get the number of cycles in power saving mode.  Edge Detect is also useful here.  Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "CKE_ON_CYCLES by Rank : DIMM ID",
        "EventCode": "0x47",
        "EventName": "UNC_M_POWER_CKE_CYCLES.LOW_1",
        "PerPkg": "1",
        "PublicDescription": "CKE_ON_CYCLES by Rank : DIMM ID : Number of cycles spent in CKE ON mode.  The filter allows you to select a rank to monitor.  If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation.  Multiple counters will need to be used to track multiple ranks simultaneously.  There is no distinction between the different CKE modes (APD, PPDS, PPDF).  This can be determined based on the system programming.  These events should commonly be used with Invert to get the number of cycles in power saving mode.  Edge Detect is also useful here.  Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "CKE_ON_CYCLES by Rank : DIMM ID",
        "EventCode": "0x47",
        "EventName": "UNC_M_POWER_CKE_CYCLES.LOW_2",
        "PerPkg": "1",
        "PublicDescription": "CKE_ON_CYCLES by Rank : DIMM ID : Number of cycles spent in CKE ON mode.  The filter allows you to select a rank to monitor.  If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation.  Multiple counters will need to be used to track multiple ranks simultaneously.  There is no distinction between the different CKE modes (APD, PPDS, PPDF).  This can be determined based on the system programming.  These events should commonly be used with Invert to get the number of cycles in power saving mode.  Edge Detect is also useful here.  Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "CKE_ON_CYCLES by Rank : DIMM ID",
        "EventCode": "0x47",
        "EventName": "UNC_M_POWER_CKE_CYCLES.LOW_3",
        "PerPkg": "1",
        "PublicDescription": "CKE_ON_CYCLES by Rank : DIMM ID : Number of cycles spent in CKE ON mode.  The filter allows you to select a rank to monitor.  If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation.  Multiple counters will need to be used to track multiple ranks simultaneously.  There is no distinction between the different CKE modes (APD, PPDS, PPDF).  This can be determined based on the system programming.  These events should commonly be used with Invert to get the number of cycles in power saving mode.  Edge Detect is also useful here.  Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Throttle Cycles for Rank 0",
        "EventCode": "0x86",
        "EventName": "UNC_M_POWER_CRIT_THROTTLE_CYCLES.SLOT0",
        "PerPkg": "1",
        "PublicDescription": "Throttle Cycles for Rank 0 : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling.  It is not possible to distinguish between the two.  This can be filtered by rank.  If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1. : Thermal throttling is performed per DIMM.  We support 3 DIMMs per channel.  This ID allows us to filter by ID.",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Throttle Cycles for Rank 0",
        "EventCode": "0x86",
        "EventName": "UNC_M_POWER_CRIT_THROTTLE_CYCLES.SLOT1",
        "PerPkg": "1",
        "PublicDescription": "Throttle Cycles for Rank 0 : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling.  It is not possible to distinguish between the two.  This can be filtered by rank.  If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1.",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Clock-Enabled Self-Refresh",
        "EventCode": "0x43",
        "EventName": "UNC_M_POWER_SELF_REFRESH",
        "PerPkg": "1",
        "PublicDescription": "Clock-Enabled Self-Refresh : Counts the number of cycles when the iMC is in self-refresh and the iMC still has a clock.  This happens in some package C-states.  For example, the PCU may ask the iMC to enter self-refresh even though some of the cores are still processing.  One use of this is for Monroe technology.  Self-refresh is required during package C3 and C6, but there is no clock in the iMC at this time, so it is not possible to count these cases.",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Throttle Cycles for Rank 0",
        "EventCode": "0x46",
        "EventName": "UNC_M_POWER_THROTTLE_CYCLES.SLOT0",
        "PerPkg": "1",
        "PublicDescription": "Throttle Cycles for Rank 0 : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling.  It is not possible to distinguish between the two.  This can be filtered by rank.  If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1. : Thermal throttling is performed per DIMM.  We support 3 DIMMs per channel.  This ID allows us to filter by ID.",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Throttle Cycles for Rank 0",
        "EventCode": "0x46",
        "EventName": "UNC_M_POWER_THROTTLE_CYCLES.SLOT1",
        "PerPkg": "1",
        "PublicDescription": "Throttle Cycles for Rank 0 : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling.  It is not possible to distinguish between the two.  This can be filtered by rank.  If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1.",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read Preemption Count : Ch 0 - Refresh over Read Preemption",
        "EventCode": "0x08",
        "EventName": "UNC_M_PREEMPTION.RD_PCH0",
        "PerPkg": "1",
        "PublicDescription": "Read Preemption Count : Ch 0 - Refresh over Read Preemption : Counts the number of times a read in the iMC preempts another read or write.  Generally reads to an open page are issued ahead of requests to closed pages.  This improves the page hit rate of the system.  However, high priority requests can cause pages of active requests to be closed in order to get them out.  This will reduce the latency of the high-priority request at the expense of lower bandwidth and increased overall average latency. : Filter for when a read preempts another read.",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read Preemption Count : Ch 1 - Refresh over Read Preemption",
        "EventCode": "0x08",
        "EventName": "UNC_M_PREEMPTION.RD_PCH1",
        "PerPkg": "1",
        "PublicDescription": "Read Preemption Count : Ch 1 - Refresh over Read Preemption : Counts the number of times a read in the iMC preempts another read or write.  Generally reads to an open page are issued ahead of requests to closed pages.  This improves the page hit rate of the system.  However, high priority requests can cause pages of active requests to be closed in order to get them out.  This will reduce the latency of the high-priority request at the expense of lower bandwidth and increased overall average latency. : Filter for when a read preempts another read.",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read Preemption Count : Ch 0 - Refresh over Write Preemption",
        "EventCode": "0x08",
        "EventName": "UNC_M_PREEMPTION.WR_PCH0",
        "PerPkg": "1",
        "PublicDescription": "Read Preemption Count : Ch 0 - Refresh over Write Preemption : Counts the number of times a read in the iMC preempts another read or write.  Generally reads to an open page are issued ahead of requests to closed pages.  This improves the page hit rate of the system.  However, high priority requests can cause pages of active requests to be closed in order to get them out.  This will reduce the latency of the high-priority request at the expense of lower bandwidth and increased overall average latency. : Filter for when a read preempts a write.",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read Preemption Count : Ch 1 - Refresh over Write Preemption",
        "EventCode": "0x08",
        "EventName": "UNC_M_PREEMPTION.WR_PCH1",
        "PerPkg": "1",
        "PublicDescription": "Read Preemption Count : Ch 1 - Refresh over Write Preemption : Counts the number of times a read in the iMC preempts another read or write.  Generally reads to an open page are issued ahead of requests to closed pages.  This improves the page hit rate of the system.  However, high priority requests can cause pages of active requests to be closed in order to get them out.  This will reduce the latency of the high-priority request at the expense of lower bandwidth and increased overall average latency. : Filter for when a read preempts a write.",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PREEMPTION_AS.PCH0",
        "EventCode": "0x1b",
        "EventName": "UNC_M_PREEMPTION_AS.PCH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_PREEMPTION_AS.PCH1",
        "EventCode": "0x1b",
        "EventName": "UNC_M_PREEMPTION_AS.PCH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Ch 0 - Read pre-empts Write that was in a BS",
        "EventCode": "0x1c",
        "EventName": "UNC_M_PREEMPTION_MM_SWITCH.RMM_PCH0",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Ch 1 - Read pre-empts Write that was in a BS",
        "EventCode": "0x1c",
        "EventName": "UNC_M_PREEMPTION_MM_SWITCH.RMM_PCH1",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Ch 0 - Write pre-empts Read that was in a BS",
        "EventCode": "0x1c",
        "EventName": "UNC_M_PREEMPTION_MM_SWITCH.WMM_PCH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Ch 1 - Write pre-empts Read that was in a BS",
        "EventCode": "0x1c",
        "EventName": "UNC_M_PREEMPTION_MM_SWITCH.WMM_PCH1",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Precharge due to read, write, underfill, or PGT.",
        "EventCode": "0x03",
        "EventName": "UNC_M_PRE_COUNT.ALL",
        "PerPkg": "1",
        "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
        "UMask": "0xff",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Precharge commands",
        "EventCode": "0x03",
        "EventName": "UNC_M_PRE_COUNT.PGT",
        "PerPkg": "1",
        "PublicDescription": "DRAM Precharge commands.  Counts the number of DRAM Precharge commands sent on this channel.",
        "UMask": "0x88",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Precharge commands. : Precharges from Page Table",
        "EventCode": "0x03",
        "EventName": "UNC_M_PRE_COUNT.PGT_PCH0",
        "PerPkg": "1",
        "PublicDescription": "DRAM Precharge commands. : Precharges from Page Table : Counts the number of DRAM Precharge commands sent on this channel. : Equivalent to PAGE_EMPTY",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Precharge commands.",
        "EventCode": "0x03",
        "EventName": "UNC_M_PRE_COUNT.PGT_PCH1",
        "PerPkg": "1",
        "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
        "UMask": "0x80",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Precharge due to read on page miss",
        "EventCode": "0x03",
        "EventName": "UNC_M_PRE_COUNT.RD",
        "PerPkg": "1",
        "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
        "UMask": "0x11",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Precharge commands. : Precharge due to read",
        "EventCode": "0x03",
        "EventName": "UNC_M_PRE_COUNT.RD_PCH0",
        "PerPkg": "1",
        "PublicDescription": "DRAM Precharge commands. : Precharge due to read : Counts the number of DRAM Precharge commands sent on this channel. : Precharge from read bank scheduler",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Precharge commands.",
        "EventCode": "0x03",
        "EventName": "UNC_M_PRE_COUNT.RD_PCH1",
        "PerPkg": "1",
        "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Precharge commands.",
        "EventCode": "0x03",
        "EventName": "UNC_M_PRE_COUNT.UFILL",
        "PerPkg": "1",
        "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
        "UMask": "0x44",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Precharge commands.",
        "EventCode": "0x03",
        "EventName": "UNC_M_PRE_COUNT.UFILL_PCH0",
        "PerPkg": "1",
        "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Precharge commands.",
        "EventCode": "0x03",
        "EventName": "UNC_M_PRE_COUNT.UFILL_PCH1",
        "PerPkg": "1",
        "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
        "UMask": "0x40",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Precharge due to write on page miss",
        "EventCode": "0x03",
        "EventName": "UNC_M_PRE_COUNT.WR",
        "PerPkg": "1",
        "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
        "UMask": "0x22",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Precharge commands. : Precharge due to write",
        "EventCode": "0x03",
        "EventName": "UNC_M_PRE_COUNT.WR_PCH0",
        "PerPkg": "1",
        "PublicDescription": "DRAM Precharge commands. : Precharge due to write : Counts the number of DRAM Precharge commands sent on this channel. : Precharge from write bank scheduler",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "DRAM Precharge commands.",
        "EventCode": "0x03",
        "EventName": "UNC_M_PRE_COUNT.WR_PCH1",
        "PerPkg": "1",
        "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Counts the number of cycles where the read buffer has greater than UMASK elements.  This includes reads to both DDR and PMEM.  NOTE: Umask must be set to the maximum number of elements in the queue (24 entries for SPR).",
        "EventCode": "0x19",
        "EventName": "UNC_M_RDB_FULL",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Counts the number of inserts into the read buffer destined for DDR.  Does not count reads destined for PMEM.",
        "EventCode": "0x17",
        "EventName": "UNC_M_RDB_INSERTS",
        "PerPkg": "1",
        "UMask": "0x3",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read Data Buffer Inserts",
        "EventCode": "0x17",
        "EventName": "UNC_M_RDB_INSERTS.PCH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read Data Buffer Inserts",
        "EventCode": "0x17",
        "EventName": "UNC_M_RDB_INSERTS.PCH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Counts the number of cycles where there's at least one element in the read buffer.  This includes reads to both DDR and PMEM.",
        "EventCode": "0x18",
        "EventName": "UNC_M_RDB_NE",
        "PerPkg": "1",
        "UMask": "0x3",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read Data Buffer Not Empty",
        "EventCode": "0x18",
        "EventName": "UNC_M_RDB_NE.PCH0",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read Data Buffer Not Empty",
        "EventCode": "0x18",
        "EventName": "UNC_M_RDB_NE.PCH1",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Counts the number of cycles where there's at least one element in the read buffer.  This includes reads to both DDR and PMEM.",
        "EventCode": "0x18",
        "EventName": "UNC_M_RDB_NOT_EMPTY",
        "PerPkg": "1",
        "UMask": "0x3",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Counts the number of elements in the read buffer, including reads to both DDR and PMEM.",
        "EventCode": "0x1a",
        "EventName": "UNC_M_RDB_OCCUPANCY",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read Pending Queue Full Cycles",
        "EventCode": "0x12",
        "EventName": "UNC_M_RPQ_CYCLES_FULL_PCH0",
        "PerPkg": "1",
        "PublicDescription": "Read Pending Queue Full Cycles : Counts the number of cycles when the Read Pending Queue is full.  When the RPQ is full, the HA will not be able to issue any additional read requests into the iMC.  This count should be similar count in the HA which tracks the number of cycles that the HA has no RPQ credits, just somewhat smaller to account for the credit return overhead.  We generally do not expect to see RPQ become full except for potentially during Write Major Mode or while running with slow DRAM.  This event only tracks non-ISOC queue entries.",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read Pending Queue Full Cycles",
        "EventCode": "0x15",
        "EventName": "UNC_M_RPQ_CYCLES_FULL_PCH1",
        "PerPkg": "1",
        "PublicDescription": "Read Pending Queue Full Cycles : Counts the number of cycles when the Read Pending Queue is full.  When the RPQ is full, the HA will not be able to issue any additional read requests into the iMC.  This count should be similar count in the HA which tracks the number of cycles that the HA has no RPQ credits, just somewhat smaller to account for the credit return overhead.  We generally do not expect to see RPQ become full except for potentially during Write Major Mode or while running with slow DRAM.  This event only tracks non-ISOC queue entries.",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read Pending Queue Not Empty",
        "EventCode": "0x11",
        "EventName": "UNC_M_RPQ_CYCLES_NE.PCH0",
        "PerPkg": "1",
        "PublicDescription": "Read Pending Queue Not Empty : Counts the number of cycles that the Read Pending Queue is not empty.  This can then be used to calculate the average occupancy (in conjunction with the Read Pending Queue Occupancy count).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This filter is to be used in conjunction with the occupancy filter so that one can correctly track the average occupancies for schedulable entries and scheduled requests.",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read Pending Queue Not Empty",
        "EventCode": "0x11",
        "EventName": "UNC_M_RPQ_CYCLES_NE.PCH1",
        "PerPkg": "1",
        "PublicDescription": "Read Pending Queue Not Empty : Counts the number of cycles that the Read Pending Queue is not empty.  This can then be used to calculate the average occupancy (in conjunction with the Read Pending Queue Occupancy count).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This filter is to be used in conjunction with the occupancy filter so that one can correctly track the average occupancies for schedulable entries and scheduled requests.",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read Pending Queue Allocations",
        "EventCode": "0x10",
        "EventName": "UNC_M_RPQ_INSERTS.PCH0",
        "PerPkg": "1",
        "PublicDescription": "Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read Pending Queue Allocations",
        "EventCode": "0x10",
        "EventName": "UNC_M_RPQ_INSERTS.PCH1",
        "PerPkg": "1",
        "PublicDescription": "Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read Pending Queue Occupancy",
        "EventCode": "0x80",
        "EventName": "UNC_M_RPQ_OCCUPANCY_PCH0",
        "PerPkg": "1",
        "PublicDescription": "Read Pending Queue Occupancy : Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Read Pending Queue Occupancy",
        "EventCode": "0x81",
        "EventName": "UNC_M_RPQ_OCCUPANCY_PCH1",
        "PerPkg": "1",
        "PublicDescription": "Read Pending Queue Occupancy : Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_RPQ_PRIO.PCH0_CRIT",
        "EventCode": "0x13",
        "EventName": "UNC_M_RPQ_PRIO.PCH0_CRIT",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_RPQ_PRIO.PCH0_HIGH",
        "EventCode": "0x13",
        "EventName": "UNC_M_RPQ_PRIO.PCH0_HIGH",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_RPQ_PRIO.PCH0_LOW",
        "EventCode": "0x13",
        "EventName": "UNC_M_RPQ_PRIO.PCH0_LOW",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_RPQ_PRIO.PCH0_MED",
        "EventCode": "0x13",
        "EventName": "UNC_M_RPQ_PRIO.PCH0_MED",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_RPQ_PRIO.PCH1_CRIT",
        "EventCode": "0x13",
        "EventName": "UNC_M_RPQ_PRIO.PCH1_CRIT",
        "PerPkg": "1",
        "UMask": "0x80",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_RPQ_PRIO.PCH1_HIGH",
        "EventCode": "0x13",
        "EventName": "UNC_M_RPQ_PRIO.PCH1_HIGH",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_RPQ_PRIO.PCH1_LOW",
        "EventCode": "0x13",
        "EventName": "UNC_M_RPQ_PRIO.PCH1_LOW",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_RPQ_PRIO.PCH1_MED",
        "EventCode": "0x13",
        "EventName": "UNC_M_RPQ_PRIO.PCH1_MED",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard accepts",
        "EventCode": "0xd2",
        "EventName": "UNC_M_SB_ACCESSES.ACCEPTS",
        "PerPkg": "1",
        "UMask": "0x5",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Accesses : Write Accepts",
        "EventCode": "0xd2",
        "EventName": "UNC_M_SB_ACCESSES.FM_RD_CMPS",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Accesses : Write Rejects",
        "EventCode": "0xd2",
        "EventName": "UNC_M_SB_ACCESSES.FM_WR_CMPS",
        "PerPkg": "1",
        "UMask": "0x80",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Accesses : FM read completions",
        "EventCode": "0xd2",
        "EventName": "UNC_M_SB_ACCESSES.NM_RD_CMPS",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Accesses : FM write completions",
        "EventCode": "0xd2",
        "EventName": "UNC_M_SB_ACCESSES.NM_WR_CMPS",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Accesses : Read Accepts",
        "EventCode": "0xd2",
        "EventName": "UNC_M_SB_ACCESSES.RD_ACCEPTS",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Accesses : Read Rejects",
        "EventCode": "0xd2",
        "EventName": "UNC_M_SB_ACCESSES.RD_REJECTS",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard rejects",
        "EventCode": "0xd2",
        "EventName": "UNC_M_SB_ACCESSES.REJECTS",
        "PerPkg": "1",
        "UMask": "0xa",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Accesses : NM read completions",
        "EventCode": "0xd2",
        "EventName": "UNC_M_SB_ACCESSES.WR_ACCEPTS",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Accesses : NM write completions",
        "EventCode": "0xd2",
        "EventName": "UNC_M_SB_ACCESSES.WR_REJECTS",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Alloc",
        "EventCode": "0xd9",
        "EventName": "UNC_M_SB_CANARY.ALLOC",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Dealloc",
        "EventCode": "0xd9",
        "EventName": "UNC_M_SB_CANARY.DEALLOC",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Near Mem Write Starved",
        "EventCode": "0xd9",
        "EventName": "UNC_M_SB_CANARY.FM_RD_STARVED",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Far Mem Write Starved",
        "EventCode": "0xd9",
        "EventName": "UNC_M_SB_CANARY.FM_TGR_WR_STARVED",
        "PerPkg": "1",
        "UMask": "0x80",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Far Mem Read Starved",
        "EventCode": "0xd9",
        "EventName": "UNC_M_SB_CANARY.FM_WR_STARVED",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Valid",
        "EventCode": "0xd9",
        "EventName": "UNC_M_SB_CANARY.NM_RD_STARVED",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Near Mem Read Starved",
        "EventCode": "0xd9",
        "EventName": "UNC_M_SB_CANARY.NM_WR_STARVED",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Reject",
        "EventCode": "0xd9",
        "EventName": "UNC_M_SB_CANARY.VLD",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Cycles Full",
        "EventCode": "0xd1",
        "EventName": "UNC_M_SB_CYCLES_FULL",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Cycles Not-Empty",
        "EventCode": "0xd0",
        "EventName": "UNC_M_SB_CYCLES_NE",
        "PerPkg": "1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Inserts : Block region reads",
        "EventCode": "0xd6",
        "EventName": "UNC_M_SB_INSERTS.BLOCK_RDS",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Inserts : Block region writes",
        "EventCode": "0xd6",
        "EventName": "UNC_M_SB_INSERTS.BLOCK_WRS",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Inserts : Persistent Mem reads",
        "EventCode": "0xd6",
        "EventName": "UNC_M_SB_INSERTS.PMM_RDS",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Inserts : Persistent Mem writes",
        "EventCode": "0xd6",
        "EventName": "UNC_M_SB_INSERTS.PMM_WRS",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Inserts : Reads",
        "EventCode": "0xd6",
        "EventName": "UNC_M_SB_INSERTS.RDS",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Inserts : Writes",
        "EventCode": "0xd6",
        "EventName": "UNC_M_SB_INSERTS.WRS",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Occupancy : Block region reads",
        "EventCode": "0xd5",
        "EventName": "UNC_M_SB_OCCUPANCY.BLOCK_RDS",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Occupancy : Block region writes",
        "EventCode": "0xd5",
        "EventName": "UNC_M_SB_OCCUPANCY.BLOCK_WRS",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Occupancy : Persistent Mem reads",
        "EventCode": "0xd5",
        "EventName": "UNC_M_SB_OCCUPANCY.PMM_RDS",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Occupancy : Persistent Mem writes",
        "EventCode": "0xd5",
        "EventName": "UNC_M_SB_OCCUPANCY.PMM_WRS",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Occupancy : Reads",
        "EventCode": "0xd5",
        "EventName": "UNC_M_SB_OCCUPANCY.RDS",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Prefetch Inserts : All",
        "EventCode": "0xda",
        "EventName": "UNC_M_SB_PREF_INSERTS.ALL",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Prefetch Inserts : DDR4",
        "EventCode": "0xda",
        "EventName": "UNC_M_SB_PREF_INSERTS.DDR",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Prefetch Inserts : PMM",
        "EventCode": "0xda",
        "EventName": "UNC_M_SB_PREF_INSERTS.PMM",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Prefetch Occupancy : All",
        "EventCode": "0xdb",
        "EventName": "UNC_M_SB_PREF_OCCUPANCY.ALL",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Prefetch Occupancy : DDR4",
        "EventCode": "0xdb",
        "EventName": "UNC_M_SB_PREF_OCCUPANCY.DDR",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Scoreboard Prefetch Occupancy : Persistent Mem",
        "EventCode": "0xDB",
        "EventName": "UNC_M_SB_PREF_OCCUPANCY.PMM",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Number of Scoreboard Requests Rejected",
        "EventCode": "0xd4",
        "EventName": "UNC_M_SB_REJECT.CANARY",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Number of Scoreboard Requests Rejected",
        "EventCode": "0xd4",
        "EventName": "UNC_M_SB_REJECT.DDR_EARLY_CMP",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Number of Scoreboard Requests Rejected : FM requests rejected due to full address conflict",
        "EventCode": "0xd4",
        "EventName": "UNC_M_SB_REJECT.FM_ADDR_CNFLT",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Number of Scoreboard Requests Rejected : NM requests rejected due to set conflict",
        "EventCode": "0xd4",
        "EventName": "UNC_M_SB_REJECT.NM_SET_CNFLT",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Number of Scoreboard Requests Rejected : Patrol requests rejected due to set conflict",
        "EventCode": "0xd4",
        "EventName": "UNC_M_SB_REJECT.PATROL_SET_CNFLT",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Far Mem Read - Set",
        "EventCode": "0xd7",
        "EventName": "UNC_M_SB_STRV_ALLOC.FM_RD",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Near Mem Read - Clear",
        "EventCode": "0xd7",
        "EventName": "UNC_M_SB_STRV_ALLOC.FM_TGR",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Far Mem Write - Set",
        "EventCode": "0xd7",
        "EventName": "UNC_M_SB_STRV_ALLOC.FM_WR",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Near Mem Read - Set",
        "EventCode": "0xd7",
        "EventName": "UNC_M_SB_STRV_ALLOC.NM_RD",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Near Mem Write - Set",
        "EventCode": "0xd7",
        "EventName": "UNC_M_SB_STRV_ALLOC.NM_WR",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Far Mem Read - Set",
        "EventCode": "0xde",
        "EventName": "UNC_M_SB_STRV_DEALLOC.FM_RD",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Near Mem Read - Clear",
        "EventCode": "0xde",
        "EventName": "UNC_M_SB_STRV_DEALLOC.FM_TGR",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Far Mem Write - Set",
        "EventCode": "0xde",
        "EventName": "UNC_M_SB_STRV_DEALLOC.FM_WR",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Near Mem Read - Set",
        "EventCode": "0xde",
        "EventName": "UNC_M_SB_STRV_DEALLOC.NM_RD",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Near Mem Write - Set",
        "EventCode": "0xde",
        "EventName": "UNC_M_SB_STRV_DEALLOC.NM_WR",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Far Mem Read",
        "EventCode": "0xd8",
        "EventName": "UNC_M_SB_STRV_OCC.FM_RD",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Near Mem Read - Clear",
        "EventCode": "0xd8",
        "EventName": "UNC_M_SB_STRV_OCC.FM_TGR",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Far Mem Write",
        "EventCode": "0xd8",
        "EventName": "UNC_M_SB_STRV_OCC.FM_WR",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Near Mem Read",
        "EventCode": "0xd8",
        "EventName": "UNC_M_SB_STRV_OCC.NM_RD",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": ": Near Mem Write",
        "EventCode": "0xd8",
        "EventName": "UNC_M_SB_STRV_OCC.NM_WR",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_SB_TAGGED.DDR4_CMP",
        "EventCode": "0xdd",
        "EventName": "UNC_M_SB_TAGGED.DDR4_CMP",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_SB_TAGGED.NEW",
        "EventCode": "0xdd",
        "EventName": "UNC_M_SB_TAGGED.NEW",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_SB_TAGGED.OCC",
        "EventCode": "0xdd",
        "EventName": "UNC_M_SB_TAGGED.OCC",
        "PerPkg": "1",
        "UMask": "0x80",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_SB_TAGGED.PMM0_CMP",
        "EventCode": "0xdd",
        "EventName": "UNC_M_SB_TAGGED.PMM0_CMP",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_SB_TAGGED.PMM1_CMP",
        "EventCode": "0xdd",
        "EventName": "UNC_M_SB_TAGGED.PMM1_CMP",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_SB_TAGGED.PMM2_CMP",
        "EventCode": "0xdd",
        "EventName": "UNC_M_SB_TAGGED.PMM2_CMP",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_SB_TAGGED.RD_HIT",
        "EventCode": "0xdd",
        "EventName": "UNC_M_SB_TAGGED.RD_HIT",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_SB_TAGGED.RD_MISS",
        "EventCode": "0xdd",
        "EventName": "UNC_M_SB_TAGGED.RD_MISS",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "2LM Tag check hit in near memory cache (DDR4)",
        "EventCode": "0xd3",
        "EventName": "UNC_M_TAGCHK.HIT",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "2LM Tag check miss, no data at this line",
        "EventCode": "0xd3",
        "EventName": "UNC_M_TAGCHK.MISS_CLEAN",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "2LM Tag check miss, existing data may be evicted to PMM",
        "EventCode": "0xd3",
        "EventName": "UNC_M_TAGCHK.MISS_DIRTY",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "2LM Tag check hit due to memory read",
        "EventCode": "0xd3",
        "EventName": "UNC_M_TAGCHK.NM_RD_HIT",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "2LM Tag check hit due to memory write",
        "EventCode": "0xd3",
        "EventName": "UNC_M_TAGCHK.NM_WR_HIT",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write Pending Queue Full Cycles",
        "EventCode": "0x22",
        "EventName": "UNC_M_WPQ_CYCLES_FULL_PCH0",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue Full Cycles : Counts the number of cycles when the Write Pending Queue is full.  When the WPQ is full, the HA will not be able to issue any additional write requests into the iMC.  This count should be similar count in the CHA which tracks the number of cycles that the CHA has no WPQ credits, just somewhat smaller to account for the credit return overhead.",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write Pending Queue Full Cycles",
        "EventCode": "0x16",
        "EventName": "UNC_M_WPQ_CYCLES_FULL_PCH1",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue Full Cycles : Counts the number of cycles when the Write Pending Queue is full.  When the WPQ is full, the HA will not be able to issue any additional write requests into the iMC.  This count should be similar count in the CHA which tracks the number of cycles that the CHA has no WPQ credits, just somewhat smaller to account for the credit return overhead.",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write Pending Queue Not Empty",
        "EventCode": "0x21",
        "EventName": "UNC_M_WPQ_CYCLES_NE.PCH0",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue Not Empty : Counts the number of cycles that the Write Pending Queue is not empty.  This can then be used to calculate the average queue occupancy (in conjunction with the WPQ Occupancy Accumulation count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write Pending Queue Not Empty",
        "EventCode": "0x21",
        "EventName": "UNC_M_WPQ_CYCLES_NE.PCH1",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue Not Empty : Counts the number of cycles that the Write Pending Queue is not empty.  This can then be used to calculate the average queue occupancy (in conjunction with the WPQ Occupancy Accumulation count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write Pending Queue Allocations",
        "EventCode": "0x20",
        "EventName": "UNC_M_WPQ_INSERTS.PCH0",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue Allocations : Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write Pending Queue Allocations",
        "EventCode": "0x20",
        "EventName": "UNC_M_WPQ_INSERTS.PCH1",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue Allocations : Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write Pending Queue Occupancy",
        "EventCode": "0x82",
        "EventName": "UNC_M_WPQ_OCCUPANCY_PCH0",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue Occupancy : Accumulates the occupancies of the Write Pending Queue each cycle.  This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.  So, we provide filtering based on if the request has posted or not.  By using the not posted filter, we can track how long writes spent in the iMC before completions were sent to the HA.  The posted filter, on the other hand, provides information about how much queueing is actually happening in the iMC for writes before they are actually issued to memory.  High average occupancies will generally coincide with high write major mode counts.",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write Pending Queue Occupancy",
        "EventCode": "0x83",
        "EventName": "UNC_M_WPQ_OCCUPANCY_PCH1",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue Occupancy : Accumulates the occupancies of the Write Pending Queue each cycle.  This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.  So, we provide filtering based on if the request has posted or not.  By using the not posted filter, we can track how long writes spent in the iMC before completions were sent to the HA.  The posted filter, on the other hand, provides information about how much queueing is actually happening in the iMC for writes before they are actually issued to memory.  High average occupancies will generally coincide with high write major mode counts.",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_WPQ_PRIO.PCH0_CRIT",
        "EventCode": "0x14",
        "EventName": "UNC_M_WPQ_PRIO.PCH0_CRIT",
        "PerPkg": "1",
        "UMask": "0x8",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_WPQ_PRIO.PCH0_HIGH",
        "EventCode": "0x14",
        "EventName": "UNC_M_WPQ_PRIO.PCH0_HIGH",
        "PerPkg": "1",
        "UMask": "0x4",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_WPQ_PRIO.PCH0_LOW",
        "EventCode": "0x14",
        "EventName": "UNC_M_WPQ_PRIO.PCH0_LOW",
        "PerPkg": "1",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_WPQ_PRIO.PCH0_MED",
        "EventCode": "0x14",
        "EventName": "UNC_M_WPQ_PRIO.PCH0_MED",
        "PerPkg": "1",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_WPQ_PRIO.PCH1_CRIT",
        "EventCode": "0x14",
        "EventName": "UNC_M_WPQ_PRIO.PCH1_CRIT",
        "PerPkg": "1",
        "UMask": "0x80",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_WPQ_PRIO.PCH1_HIGH",
        "EventCode": "0x14",
        "EventName": "UNC_M_WPQ_PRIO.PCH1_HIGH",
        "PerPkg": "1",
        "UMask": "0x40",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_WPQ_PRIO.PCH1_LOW",
        "EventCode": "0x14",
        "EventName": "UNC_M_WPQ_PRIO.PCH1_LOW",
        "PerPkg": "1",
        "UMask": "0x10",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_WPQ_PRIO.PCH1_MED",
        "EventCode": "0x14",
        "EventName": "UNC_M_WPQ_PRIO.PCH1_MED",
        "PerPkg": "1",
        "UMask": "0x20",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write Pending Queue CAM Match",
        "EventCode": "0x23",
        "EventName": "UNC_M_WPQ_READ_HIT",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write Pending Queue CAM Match",
        "EventCode": "0x23",
        "EventName": "UNC_M_WPQ_READ_HIT.PCH0",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue CAM Match : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write Pending Queue CAM Match",
        "EventCode": "0x23",
        "EventName": "UNC_M_WPQ_READ_HIT.PCH1",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue CAM Match : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.",
        "UMask": "0x2",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "UNC_M_WPQ_WPQFLUSH",
        "EventCode": "0x25",
        "EventName": "UNC_M_WPQ_WPQFLUSH",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write Pending Queue CAM Match",
        "EventCode": "0x24",
        "EventName": "UNC_M_WPQ_WRITE_HIT",
        "FCMask": "0x00000000",
        "PerPkg": "1",
        "PortMask": "0x00000000",
        "PublicDescription": "Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write Pending Queue CAM Match",
        "EventCode": "0x24",
        "EventName": "UNC_M_WPQ_WRITE_HIT.PCH0",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue CAM Match : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.",
        "UMask": "0x1",
        "Unit": "iMC"
    },
    {
        "BriefDescription": "Write Pending Queue CAM Match",
        "EventCode": "0x24",
        "EventName": "UNC_M_WPQ_WRITE_HIT.PCH1",
        "PerPkg": "1",
        "PublicDescription": "Write Pending Queue CAM Match : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.",
        "UMask": "0x2",
        "Unit": "iMC"
    }
]
