

================================================================
== Vivado HLS Report for 'Filter_Convolution'
================================================================
* Date:           Sat Feb 19 22:13:21 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        FILTER_CONVOLUTION
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.739 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   308344|   308344| 3.083 ms | 3.083 ms |  308344|  308344|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop_row_Loop_col  |   308341|   308341|        22|          1|          1|  308321|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 25 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 3 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_temp_V_1 = alloca i8"   --->   Operation 26 'alloca' 'in_temp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%window_V_1_2_loc_1 = alloca i8"   --->   Operation 27 'alloca' 'window_V_1_2_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%window_V_0_2_loc_1 = alloca i8"   --->   Operation 28 'alloca' 'window_V_0_2_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%id_filter_V_read = call i3 @_ssdm_op_Read.ap_none.i3(i3 %id_filter_V)" [FILTER_CONVOLUTION/Filter_convolution.cpp:22]   --->   Operation 29 'read' 'id_filter_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i3 %id_filter_V_read to i64" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 30 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%M_0_0_addr = getelementptr [8 x i2]* @M_0_0, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 31 'getelementptr' 'M_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%M_0_0_load = load i2* %M_0_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 32 'load' 'M_0_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%M_0_1_addr = getelementptr [8 x i3]* @M_0_1, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 33 'getelementptr' 'M_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%M_0_1_load = load i3* %M_0_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 34 'load' 'M_0_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%M_0_2_addr = getelementptr [8 x i2]* @M_0_2, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 35 'getelementptr' 'M_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%M_0_2_load = load i2* %M_0_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 36 'load' 'M_0_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%M_1_0_addr = getelementptr [8 x i3]* @M_1_0, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 37 'getelementptr' 'M_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%M_1_0_load = load i3* %M_1_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 38 'load' 'M_1_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%M_1_1_addr = getelementptr [8 x i4]* @M_1_1, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 39 'getelementptr' 'M_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%M_1_1_load = load i4* %M_1_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 40 'load' 'M_1_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%M_1_2_addr = getelementptr [8 x i3]* @M_1_2, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 41 'getelementptr' 'M_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%M_1_2_load = load i3* %M_1_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 42 'load' 'M_1_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%M_2_0_addr = getelementptr [8 x i2]* @M_2_0, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 43 'getelementptr' 'M_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%M_2_0_load = load i2* %M_2_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 44 'load' 'M_2_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%M_2_1_addr = getelementptr [8 x i3]* @M_2_1, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 45 'getelementptr' 'M_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%M_2_1_load = load i3* %M_2_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 46 'load' 'M_2_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%M_2_2_addr = getelementptr [8 x i3]* @M_2_2, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 47 'getelementptr' 'M_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%M_2_2_load = load i3* %M_2_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 48 'load' 'M_2_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%SumF_addr = getelementptr [8 x i5]* @SumF, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 49 'getelementptr' 'SumF_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%SumF_load = load i5* %SumF_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 50 'load' 'SumF_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Offset_addr = getelementptr [8 x i8]* @Offset, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 51 'getelementptr' 'Offset_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%Offset_load = load i8* %Offset_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 52 'load' 'Offset_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %id_filter_V), !map !77"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_img_V), !map !83"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_img_V), !map !89"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @Filter_Convolution_s) nounwind"   --->   Operation 56 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3 %id_filter_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [FILTER_CONVOLUTION/Filter_convolution.cpp:25]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_img_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [FILTER_CONVOLUTION/Filter_convolution.cpp:26]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_img_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [FILTER_CONVOLUTION/Filter_convolution.cpp:27]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%window_V_0_2_load = load i8* @window_V_0_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 60 'load' 'window_V_0_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%window_V_1_2_load = load i8* @window_V_1_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 61 'load' 'window_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%window_V_2_2_load = load i8* @window_V_2_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 62 'load' 'window_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%M_0_0_load = load i2* %M_0_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 63 'load' 'M_0_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i2 %M_0_0_load to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 64 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/2] (3.25ns)   --->   "%M_0_1_load = load i3* %M_0_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 65 'load' 'M_0_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1371 = sext i3 %M_0_1_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 66 'sext' 'sext_ln1371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/2] (3.25ns)   --->   "%M_0_2_load = load i2* %M_0_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 67 'load' 'M_0_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i2 %M_0_2_load to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 68 'sext' 'sext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/2] (3.25ns)   --->   "%M_1_0_load = load i3* %M_1_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 69 'load' 'M_1_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1371_1 = sext i3 %M_1_0_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 70 'sext' 'sext_ln1371_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%M_1_1_load = load i4* %M_1_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 71 'load' 'M_1_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i4 %M_1_1_load to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 72 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%M_1_2_load = load i3* %M_1_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 73 'load' 'M_1_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i3 %M_1_2_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 74 'sext' 'sext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (3.25ns)   --->   "%M_2_0_load = load i2* %M_2_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 75 'load' 'M_2_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln12_3 = sext i2 %M_2_0_load to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 76 'sext' 'sext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/2] (3.25ns)   --->   "%M_2_1_load = load i3* %M_2_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 77 'load' 'M_2_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1371_2 = sext i3 %M_2_1_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 78 'sext' 'sext_ln1371_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/2] (3.25ns)   --->   "%M_2_2_load = load i3* %M_2_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 79 'load' 'M_2_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1371_3 = sext i3 %M_2_2_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 80 'sext' 'sext_ln1371_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%SumF_load = load i5* %SumF_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 81 'load' 'SumF_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %SumF_load to i14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 82 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%Offset_load = load i8* %Offset_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 83 'load' 'Offset_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 84 [1/1] (1.76ns)   --->   "store i8 %window_V_0_2_load, i8* %window_V_0_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 84 'store' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 85 [1/1] (1.76ns)   --->   "store i8 %window_V_1_2_load, i8* %window_V_1_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 85 'store' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 86 [1/1] (1.76ns)   --->   "store i8 %window_V_2_2_load, i8* %in_temp_V_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 86 'store' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 87 [1/1] (1.76ns)   --->   "br label %0" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.18>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %codeRepl1 ], [ %add_ln42, %Loop_col_end ]" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 88 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%row_0 = phi i9 [ 0, %codeRepl1 ], [ %select_ln42, %Loop_col_end ]" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 89 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%col_0 = phi i10 [ 0, %codeRepl1 ], [ %col, %Loop_col_end ]"   --->   Operation 90 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%in_temp_V_1_load = load i8* %in_temp_V_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 91 'load' 'in_temp_V_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%window_V_1_2_loc_1_l = load i8* %window_V_1_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 92 'load' 'window_V_1_2_loc_1_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%window_V_0_2_loc_1_l = load i8* %window_V_0_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 93 'load' 'window_V_0_2_loc_1_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (2.43ns)   --->   "%icmp_ln42 = icmp eq i19 %indvar_flatten, -215967" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 94 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (2.16ns)   --->   "%add_ln42 = add i19 %indvar_flatten, 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 95 'add' 'add_ln42' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %2, label %Loop_col_begin" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.77ns)   --->   "%icmp_ln43 = icmp eq i10 %col_0, -383" [FILTER_CONVOLUTION/Filter_convolution.cpp:43]   --->   Operation 97 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln42)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.68ns)   --->   "%select_ln73 = select i1 %icmp_ln43, i10 0, i10 %col_0" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Operation 98 'select' 'select_ln73' <Predicate = (!icmp_ln42)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.82ns)   --->   "%add_ln42_1 = add i9 %row_0, 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 99 'add' 'add_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.66ns)   --->   "%icmp_ln73 = icmp ult i9 %add_ln42_1, -32" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Operation 100 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln42)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.66ns)   --->   "%icmp_ln73_1 = icmp ult i9 %row_0, -32" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Operation 101 'icmp' 'icmp_ln73_1' <Predicate = (!icmp_ln42)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.99ns)   --->   "%select_ln73_1 = select i1 %icmp_ln43, i1 %icmp_ln73, i1 %icmp_ln73_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Operation 102 'select' 'select_ln73_1' <Predicate = (!icmp_ln42)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (1.66ns)   --->   "%icmp_ln81 = icmp ne i9 %add_ln42_1, 0" [FILTER_CONVOLUTION/Filter_convolution.cpp:81]   --->   Operation 103 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln42)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.66ns)   --->   "%icmp_ln81_2 = icmp ne i9 %row_0, 0" [FILTER_CONVOLUTION/Filter_convolution.cpp:81]   --->   Operation 104 'icmp' 'icmp_ln81_2' <Predicate = (!icmp_ln42)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.99ns)   --->   "%select_ln73_2 = select i1 %icmp_ln43, i1 %icmp_ln81, i1 %icmp_ln81_2" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Operation 105 'select' 'select_ln73_2' <Predicate = (!icmp_ln42)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.96ns)   --->   "%select_ln42 = select i1 %icmp_ln43, i9 %add_ln42_1, i9 %row_0" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 106 'select' 'select_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.77ns)   --->   "%icmp_ln54 = icmp ult i10 %select_ln73, -384" [FILTER_CONVOLUTION/Filter_convolution.cpp:54]   --->   Operation 107 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln42)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %.preheader40.preheader, label %.loopexit" [FILTER_CONVOLUTION/Filter_convolution.cpp:54]   --->   Operation 108 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i10 %select_ln73 to i64" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 109 'zext' 'zext_ln56' <Predicate = (!icmp_ln42 & icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%line_buffer_V_0_addr = getelementptr [640 x i8]* @line_buffer_V_0, i64 0, i64 %zext_ln56" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 110 'getelementptr' 'line_buffer_V_0_addr' <Predicate = (!icmp_ln42 & icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (3.25ns)   --->   "%line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 111 'load' 'line_buffer_V_0_load' <Predicate = (!icmp_ln42 & icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%line_buffer_V_1_addr = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %zext_ln56" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 112 'getelementptr' 'line_buffer_V_1_addr' <Predicate = (!icmp_ln42 & icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (3.25ns)   --->   "%line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 113 'load' 'line_buffer_V_1_load' <Predicate = (!icmp_ln42 & icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 114 [1/1] (0.97ns)   --->   "%and_ln73 = and i1 %icmp_ln54, %select_ln73_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Operation 114 'and' 'and_ln73' <Predicate = (!icmp_ln42)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %and_ln73, label %1, label %.loopexit._crit_edge" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Operation 115 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%in_temp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_img_V)" [FILTER_CONVOLUTION/Filter_convolution.cpp:75]   --->   Operation 116 'read' 'in_temp_V' <Predicate = (!icmp_ln42 & and_ln73)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "store i8 %in_temp_V, i8* @window_V_2_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:76]   --->   Operation 117 'store' <Predicate = (!icmp_ln42 & and_ln73)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i10 %select_ln73 to i64" [FILTER_CONVOLUTION/Filter_convolution.cpp:77]   --->   Operation 118 'zext' 'zext_ln77' <Predicate = (!icmp_ln42 & and_ln73)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%line_buffer_V_1_addr_1 = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %zext_ln77" [FILTER_CONVOLUTION/Filter_convolution.cpp:77]   --->   Operation 119 'getelementptr' 'line_buffer_V_1_addr_1' <Predicate = (!icmp_ln42 & and_ln73)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (3.25ns)   --->   "store i8 %in_temp_V, i8* %line_buffer_V_1_addr_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:77]   --->   Operation 120 'store' <Predicate = (!icmp_ln42 & and_ln73)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 121 [1/1] (1.76ns)   --->   "store i8 %in_temp_V, i8* %in_temp_V_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:78]   --->   Operation 121 'store' <Predicate = (!icmp_ln42 & and_ln73)> <Delay = 1.76>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br label %.loopexit._crit_edge" [FILTER_CONVOLUTION/Filter_convolution.cpp:78]   --->   Operation 122 'br' <Predicate = (!icmp_ln42 & and_ln73)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.77ns)   --->   "%icmp_ln81_1 = icmp ne i10 %select_ln73, 0" [FILTER_CONVOLUTION/Filter_convolution.cpp:81]   --->   Operation 123 'icmp' 'icmp_ln81_1' <Predicate = (!icmp_ln42)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.97ns)   --->   "%and_ln81 = and i1 %select_ln73_2, %icmp_ln81_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:81]   --->   Operation 124 'and' 'and_ln81' <Predicate = (!icmp_ln42)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %and_ln81, label %mediaPixel.exit, label %Loop_col_end" [FILTER_CONVOLUTION/Filter_convolution.cpp:81]   --->   Operation 125 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.73ns)   --->   "%col = add i10 %select_ln73, 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:43]   --->   Operation 126 'add' 'col' <Predicate = (!icmp_ln42)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.19>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%window_V_0_1_load = load i8* @window_V_0_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 127 'load' 'window_V_0_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "store i8 %window_V_0_2_loc_1_l, i8* @window_V_0_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 128 'store' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%window_V_1_1_load = load i8* @window_V_1_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 129 'load' 'window_V_1_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "store i8 %window_V_1_2_loc_1_l, i8* @window_V_1_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 130 'store' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 131 [1/2] (3.25ns)   --->   "%line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 131 'load' 'line_buffer_V_0_load' <Predicate = (icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 132 [1/2] (3.25ns)   --->   "%line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 132 'load' 'line_buffer_V_1_load' <Predicate = (icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "store i8 %line_buffer_V_0_load, i8* @window_V_0_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:63]   --->   Operation 133 'store' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "store i8 %line_buffer_V_1_load, i8* @window_V_1_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:63]   --->   Operation 134 'store' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (3.25ns)   --->   "store i8 %line_buffer_V_1_load, i8* %line_buffer_V_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:69]   --->   Operation 135 'store' <Predicate = (icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 136 [1/1] (1.76ns)   --->   "store i8 %line_buffer_V_0_load, i8* %window_V_0_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 136 'store' <Predicate = (icmp_ln54)> <Delay = 1.76>
ST_4 : Operation 137 [1/1] (1.76ns)   --->   "store i8 %line_buffer_V_1_load, i8* %window_V_1_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 137 'store' <Predicate = (icmp_ln54)> <Delay = 1.76>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 138 'br' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%in_temp_V_1_load_1 = load i8* %in_temp_V_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 139 'load' 'in_temp_V_1_load_1' <Predicate = (and_ln81)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1371 = zext i8 %window_V_0_1_load to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 140 'zext' 'zext_ln1371' <Predicate = (and_ln81)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (3.36ns) (grouped into DSP with root node add_ln1371)   --->   "%mul_ln1371 = mul i10 %zext_ln1371, %sext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 141 'mul' 'mul_ln1371' <Predicate = (and_ln81)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into DSP with root node add_ln1371)   --->   "%sext_ln1371_4 = sext i10 %mul_ln1371 to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 142 'sext' 'sext_ln1371_4' <Predicate = (and_ln81)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1371_1 = zext i8 %window_V_0_2_loc_1_l to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 143 'zext' 'zext_ln1371_1' <Predicate = (and_ln81)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (4.17ns)   --->   "%mul_ln1371_1 = mul i11 %zext_ln1371_1, %sext_ln1371" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 144 'mul' 'mul_ln1371_1' <Predicate = (and_ln81)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1371_3 = zext i8 %window_V_1_1_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 145 'zext' 'zext_ln1371_3' <Predicate = (and_ln81)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (4.17ns)   --->   "%mul_ln1371_3 = mul i11 %zext_ln1371_3, %sext_ln1371_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 146 'mul' 'mul_ln1371_3' <Predicate = (and_ln81)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1371_4 = zext i8 %window_V_1_2_loc_1_l to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 147 'zext' 'zext_ln1371_4' <Predicate = (and_ln81)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (4.17ns)   --->   "%mul_ln1371_4 = mul i12 %zext_ln1371_4, %zext_ln12_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 148 'mul' 'mul_ln1371_4' <Predicate = (and_ln81)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1371_7 = zext i8 %in_temp_V_1_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 149 'zext' 'zext_ln1371_7' <Predicate = (and_ln81)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (3.36ns) (grouped into DSP with root node add_ln1371_4)   --->   "%mul_ln1371_7 = mul i11 %zext_ln1371_7, %sext_ln1371_2" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 150 'mul' 'mul_ln1371_7' <Predicate = (and_ln81)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1371_8 = zext i8 %in_temp_V_1_load_1 to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 151 'zext' 'zext_ln1371_8' <Predicate = (and_ln81)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (4.17ns)   --->   "%mul_ln1371_8 = mul i11 %zext_ln1371_8, %sext_ln1371_3" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 152 'mul' 'mul_ln1371_8' <Predicate = (and_ln81)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1371 = add i11 %mul_ln1371_1, %sext_ln1371_4" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 153 'add' 'add_ln1371' <Predicate = (and_ln81)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1371_4 = add i11 %mul_ln1371_8, %mul_ln1371_7" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 154 'add' 'add_ln1371_4' <Predicate = (and_ln81)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 9.73>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%window_V_2_1_load = load i8* @window_V_2_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 155 'load' 'window_V_2_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "store i8 %in_temp_V_1_load, i8* @window_V_2_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 156 'store' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%window_V_1_2_loc_1_l_1 = load i8* %window_V_1_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 157 'load' 'window_V_1_2_loc_1_l_1' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%window_V_0_2_loc_1_l_1 = load i8* %window_V_0_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 158 'load' 'window_V_0_2_loc_1_l_1' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1371_2 = zext i8 %window_V_0_2_loc_1_l_1 to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 159 'zext' 'zext_ln1371_2' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (3.36ns) (grouped into DSP with root node add_ln1371_1)   --->   "%mul_ln1371_2 = mul i10 %zext_ln1371_2, %sext_ln12_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 160 'mul' 'mul_ln1371_2' <Predicate = (and_ln81)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into DSP with root node add_ln1371_1)   --->   "%sext_ln1371_5 = sext i10 %mul_ln1371_2 to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 161 'sext' 'sext_ln1371_5' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1371_5 = zext i12 %mul_ln1371_4 to i13" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 162 'zext' 'zext_ln1371_5' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1371_6 = zext i8 %window_V_1_2_loc_1_l_1 to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 163 'zext' 'zext_ln1371_6' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (3.36ns) (grouped into DSP with root node add_ln1371_3)   --->   "%mul_ln1371_5 = mul i11 %zext_ln1371_6, %sext_ln12_2" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 164 'mul' 'mul_ln1371_5' <Predicate = (and_ln81)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into DSP with root node add_ln1371_3)   --->   "%sext_ln1371_6 = sext i11 %mul_ln1371_5 to i13" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 165 'sext' 'sext_ln1371_6' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1371_9 = zext i8 %window_V_2_1_load to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 166 'zext' 'zext_ln1371_9' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (3.36ns) (grouped into DSP with root node add_ln1371_5)   --->   "%mul_ln1371_6 = mul i10 %zext_ln1371_9, %sext_ln12_3" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 167 'mul' 'mul_ln1371_6' <Predicate = (and_ln81)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into DSP with root node add_ln1371_5)   --->   "%sext_ln1371_7 = sext i10 %mul_ln1371_6 to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 168 'sext' 'sext_ln1371_7' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1371_8 = sext i11 %add_ln1371 to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 169 'sext' 'sext_ln1371_8' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1371_1 = add i11 %mul_ln1371_3, %sext_ln1371_5" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 170 'add' 'add_ln1371_1' <Predicate = (and_ln81)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1371_9 = sext i11 %add_ln1371_1 to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 171 'sext' 'sext_ln1371_9' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (1.63ns)   --->   "%add_ln1371_2 = add i12 %sext_ln1371_8, %sext_ln1371_9" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 172 'add' 'add_ln1371_2' <Predicate = (and_ln81)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1371_10 = sext i12 %add_ln1371_2 to i14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 173 'sext' 'sext_ln1371_10' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1371_3 = add i13 %sext_ln1371_6, %zext_ln1371_5" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 174 'add' 'add_ln1371_3' <Predicate = (and_ln81)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1371_11 = sext i11 %add_ln1371_4 to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 175 'sext' 'sext_ln1371_11' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1371_5 = add i12 %sext_ln1371_7, %sext_ln1371_11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 176 'add' 'add_ln1371_5' <Predicate = (and_ln81)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1371_12 = sext i12 %add_ln1371_5 to i13" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 177 'sext' 'sext_ln1371_12' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (1.67ns)   --->   "%add_ln1371_6 = add i13 %add_ln1371_3, %sext_ln1371_12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 178 'add' 'add_ln1371_6' <Predicate = (and_ln81)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1371_13 = sext i13 %add_ln1371_6 to i14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 179 'sext' 'sext_ln1371_13' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (1.67ns)   --->   "%add_ln1371_7 = add i14 %sext_ln1371_10, %sext_ln1371_13" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 180 'add' 'add_ln1371_7' <Predicate = (and_ln81)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.61>
ST_6 : Operation 181 [18/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 181 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.61>
ST_7 : Operation 182 [17/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 182 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.61>
ST_8 : Operation 183 [16/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 183 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.61>
ST_9 : Operation 184 [15/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 184 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.61>
ST_10 : Operation 185 [14/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 185 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.61>
ST_11 : Operation 186 [13/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 186 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.61>
ST_12 : Operation 187 [12/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 187 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.61>
ST_13 : Operation 188 [11/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 188 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.61>
ST_14 : Operation 189 [10/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 189 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.61>
ST_15 : Operation 190 [9/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 190 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.61>
ST_16 : Operation 191 [8/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 191 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.61>
ST_17 : Operation 192 [7/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 192 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.61>
ST_18 : Operation 193 [6/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 193 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.61>
ST_19 : Operation 194 [5/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 194 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.61>
ST_20 : Operation 195 [4/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 195 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.61>
ST_21 : Operation 196 [3/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 196 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.61>
ST_22 : Operation 197 [2/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 197 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.52>
ST_23 : Operation 198 [1/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 198 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i14 %sdiv_ln1371 to i8" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 199 'trunc' 'trunc_ln68' <Predicate = (and_ln81)> <Delay = 0.00>
ST_23 : Operation 200 [1/1] (1.91ns)   --->   "%add_ln647 = add i8 %trunc_ln68, %Offset_load" [FILTER_CONVOLUTION/Filter_convolution.cpp:16->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 200 'add' 'add_ln647' <Predicate = (and_ln81)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 201 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %add_ln647)" [FILTER_CONVOLUTION/Filter_convolution.cpp:85]   --->   Operation 201 'write' <Predicate = (and_ln81)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_row_Loop_col_st)"   --->   Operation 202 'specloopname' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 308321, i64 308321, i64 308321)"   --->   Operation 203 'speclooptripcount' 'empty_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind" [FILTER_CONVOLUTION/Filter_convolution.cpp:45]   --->   Operation 204 'specloopname' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str8)" [FILTER_CONVOLUTION/Filter_convolution.cpp:45]   --->   Operation 205 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [FILTER_CONVOLUTION/Filter_convolution.cpp:46]   --->   Operation 206 'specpipeline' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_24 : Operation 207 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %add_ln647)" [FILTER_CONVOLUTION/Filter_convolution.cpp:85]   --->   Operation 207 'write' <Predicate = (and_ln81)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "br label %Loop_col_end" [FILTER_CONVOLUTION/Filter_convolution.cpp:86]   --->   Operation 208 'br' <Predicate = (and_ln81)> <Delay = 0.00>
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str8, i32 %tmp_1)" [FILTER_CONVOLUTION/Filter_convolution.cpp:88]   --->   Operation 209 'specregionend' 'empty' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 210 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 25 <SV = 3> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "ret void" [FILTER_CONVOLUTION/Filter_convolution.cpp:91]   --->   Operation 211 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ id_filter_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ window_V_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ window_V_1_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ window_V_2_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ M_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_2_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SumF]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Offset]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ line_buffer_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ line_buffer_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ window_V_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ window_V_1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ window_V_2_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_temp_V_1            (alloca           ) [ 00111111111111111111111110]
window_V_1_2_loc_1     (alloca           ) [ 00111111111111111111111110]
window_V_0_2_loc_1     (alloca           ) [ 00111111111111111111111110]
id_filter_V_read       (read             ) [ 00000000000000000000000000]
zext_ln12              (zext             ) [ 00000000000000000000000000]
M_0_0_addr             (getelementptr    ) [ 00100000000000000000000000]
M_0_1_addr             (getelementptr    ) [ 00100000000000000000000000]
M_0_2_addr             (getelementptr    ) [ 00100000000000000000000000]
M_1_0_addr             (getelementptr    ) [ 00100000000000000000000000]
M_1_1_addr             (getelementptr    ) [ 00100000000000000000000000]
M_1_2_addr             (getelementptr    ) [ 00100000000000000000000000]
M_2_0_addr             (getelementptr    ) [ 00100000000000000000000000]
M_2_1_addr             (getelementptr    ) [ 00100000000000000000000000]
M_2_2_addr             (getelementptr    ) [ 00100000000000000000000000]
SumF_addr              (getelementptr    ) [ 00100000000000000000000000]
Offset_addr            (getelementptr    ) [ 00100000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 00000000000000000000000000]
specinterface_ln25     (specinterface    ) [ 00000000000000000000000000]
specinterface_ln26     (specinterface    ) [ 00000000000000000000000000]
specinterface_ln27     (specinterface    ) [ 00000000000000000000000000]
window_V_0_2_load      (load             ) [ 00000000000000000000000000]
window_V_1_2_load      (load             ) [ 00000000000000000000000000]
window_V_2_2_load      (load             ) [ 00000000000000000000000000]
M_0_0_load             (load             ) [ 00000000000000000000000000]
sext_ln12              (sext             ) [ 00011111111111111111111110]
M_0_1_load             (load             ) [ 00000000000000000000000000]
sext_ln1371            (sext             ) [ 00011111111111111111111110]
M_0_2_load             (load             ) [ 00000000000000000000000000]
sext_ln12_1            (sext             ) [ 00011111111111111111111110]
M_1_0_load             (load             ) [ 00000000000000000000000000]
sext_ln1371_1          (sext             ) [ 00011111111111111111111110]
M_1_1_load             (load             ) [ 00000000000000000000000000]
zext_ln12_1            (zext             ) [ 00011111111111111111111110]
M_1_2_load             (load             ) [ 00000000000000000000000000]
sext_ln12_2            (sext             ) [ 00011111111111111111111110]
M_2_0_load             (load             ) [ 00000000000000000000000000]
sext_ln12_3            (sext             ) [ 00011111111111111111111110]
M_2_1_load             (load             ) [ 00000000000000000000000000]
sext_ln1371_2          (sext             ) [ 00011111111111111111111110]
M_2_2_load             (load             ) [ 00000000000000000000000000]
sext_ln1371_3          (sext             ) [ 00011111111111111111111110]
SumF_load              (load             ) [ 00000000000000000000000000]
zext_ln14              (zext             ) [ 00011111111111111111111110]
Offset_load            (load             ) [ 00011111111111111111111110]
store_ln42             (store            ) [ 00000000000000000000000000]
store_ln42             (store            ) [ 00000000000000000000000000]
store_ln42             (store            ) [ 00000000000000000000000000]
br_ln42                (br               ) [ 00111111111111111111111110]
indvar_flatten         (phi              ) [ 00010000000000000000000000]
row_0                  (phi              ) [ 00010000000000000000000000]
col_0                  (phi              ) [ 00010000000000000000000000]
in_temp_V_1_load       (load             ) [ 00011100000000000000000000]
window_V_1_2_loc_1_l   (load             ) [ 00011000000000000000000000]
window_V_0_2_loc_1_l   (load             ) [ 00011000000000000000000000]
icmp_ln42              (icmp             ) [ 00011111111111111111111110]
add_ln42               (add              ) [ 00111111111111111111111110]
br_ln42                (br               ) [ 00000000000000000000000000]
icmp_ln43              (icmp             ) [ 00000000000000000000000000]
select_ln73            (select           ) [ 00000000000000000000000000]
add_ln42_1             (add              ) [ 00000000000000000000000000]
icmp_ln73              (icmp             ) [ 00000000000000000000000000]
icmp_ln73_1            (icmp             ) [ 00000000000000000000000000]
select_ln73_1          (select           ) [ 00000000000000000000000000]
icmp_ln81              (icmp             ) [ 00000000000000000000000000]
icmp_ln81_2            (icmp             ) [ 00000000000000000000000000]
select_ln73_2          (select           ) [ 00000000000000000000000000]
select_ln42            (select           ) [ 00111111111111111111111110]
icmp_ln54              (icmp             ) [ 00011111111111111111111110]
br_ln54                (br               ) [ 00000000000000000000000000]
zext_ln56              (zext             ) [ 00000000000000000000000000]
line_buffer_V_0_addr   (getelementptr    ) [ 00011000000000000000000000]
line_buffer_V_1_addr   (getelementptr    ) [ 00011000000000000000000000]
and_ln73               (and              ) [ 00011111111111111111111110]
br_ln73                (br               ) [ 00000000000000000000000000]
in_temp_V              (read             ) [ 00000000000000000000000000]
store_ln76             (store            ) [ 00000000000000000000000000]
zext_ln77              (zext             ) [ 00000000000000000000000000]
line_buffer_V_1_addr_1 (getelementptr    ) [ 00000000000000000000000000]
store_ln77             (store            ) [ 00000000000000000000000000]
store_ln78             (store            ) [ 00000000000000000000000000]
br_ln78                (br               ) [ 00000000000000000000000000]
icmp_ln81_1            (icmp             ) [ 00000000000000000000000000]
and_ln81               (and              ) [ 00011111111111111111111110]
br_ln81                (br               ) [ 00000000000000000000000000]
col                    (add              ) [ 00111111111111111111111110]
window_V_0_1_load      (load             ) [ 00000000000000000000000000]
store_ln50             (store            ) [ 00000000000000000000000000]
window_V_1_1_load      (load             ) [ 00000000000000000000000000]
store_ln50             (store            ) [ 00000000000000000000000000]
line_buffer_V_0_load   (load             ) [ 00000000000000000000000000]
line_buffer_V_1_load   (load             ) [ 00000000000000000000000000]
store_ln63             (store            ) [ 00000000000000000000000000]
store_ln63             (store            ) [ 00000000000000000000000000]
store_ln69             (store            ) [ 00000000000000000000000000]
store_ln56             (store            ) [ 00000000000000000000000000]
store_ln56             (store            ) [ 00000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000]
in_temp_V_1_load_1     (load             ) [ 00000000000000000000000000]
zext_ln1371            (zext             ) [ 00000000000000000000000000]
mul_ln1371             (mul              ) [ 00000000000000000000000000]
sext_ln1371_4          (sext             ) [ 00000000000000000000000000]
zext_ln1371_1          (zext             ) [ 00000000000000000000000000]
mul_ln1371_1           (mul              ) [ 00000000000000000000000000]
zext_ln1371_3          (zext             ) [ 00000000000000000000000000]
mul_ln1371_3           (mul              ) [ 00010100000000000000000000]
zext_ln1371_4          (zext             ) [ 00000000000000000000000000]
mul_ln1371_4           (mul              ) [ 00010100000000000000000000]
zext_ln1371_7          (zext             ) [ 00000000000000000000000000]
mul_ln1371_7           (mul              ) [ 00000000000000000000000000]
zext_ln1371_8          (zext             ) [ 00000000000000000000000000]
mul_ln1371_8           (mul              ) [ 00000000000000000000000000]
add_ln1371             (add              ) [ 00010100000000000000000000]
add_ln1371_4           (add              ) [ 00010100000000000000000000]
window_V_2_1_load      (load             ) [ 00000000000000000000000000]
store_ln50             (store            ) [ 00000000000000000000000000]
window_V_1_2_loc_1_l_1 (load             ) [ 00000000000000000000000000]
window_V_0_2_loc_1_l_1 (load             ) [ 00000000000000000000000000]
zext_ln1371_2          (zext             ) [ 00000000000000000000000000]
mul_ln1371_2           (mul              ) [ 00000000000000000000000000]
sext_ln1371_5          (sext             ) [ 00000000000000000000000000]
zext_ln1371_5          (zext             ) [ 00000000000000000000000000]
zext_ln1371_6          (zext             ) [ 00000000000000000000000000]
mul_ln1371_5           (mul              ) [ 00000000000000000000000000]
sext_ln1371_6          (sext             ) [ 00000000000000000000000000]
zext_ln1371_9          (zext             ) [ 00000000000000000000000000]
mul_ln1371_6           (mul              ) [ 00000000000000000000000000]
sext_ln1371_7          (sext             ) [ 00000000000000000000000000]
sext_ln1371_8          (sext             ) [ 00000000000000000000000000]
add_ln1371_1           (add              ) [ 00000000000000000000000000]
sext_ln1371_9          (sext             ) [ 00000000000000000000000000]
add_ln1371_2           (add              ) [ 00000000000000000000000000]
sext_ln1371_10         (sext             ) [ 00000000000000000000000000]
add_ln1371_3           (add              ) [ 00000000000000000000000000]
sext_ln1371_11         (sext             ) [ 00000000000000000000000000]
add_ln1371_5           (add              ) [ 00000000000000000000000000]
sext_ln1371_12         (sext             ) [ 00000000000000000000000000]
add_ln1371_6           (add              ) [ 00000000000000000000000000]
sext_ln1371_13         (sext             ) [ 00000000000000000000000000]
add_ln1371_7           (add              ) [ 00010011111111111111111100]
sdiv_ln1371            (sdiv             ) [ 00000000000000000000000000]
trunc_ln68             (trunc            ) [ 00000000000000000000000000]
add_ln647              (add              ) [ 00010000000000000000000010]
specloopname_ln0       (specloopname     ) [ 00000000000000000000000000]
empty_3                (speclooptripcount) [ 00000000000000000000000000]
specloopname_ln45      (specloopname     ) [ 00000000000000000000000000]
tmp_1                  (specregionbegin  ) [ 00000000000000000000000000]
specpipeline_ln46      (specpipeline     ) [ 00000000000000000000000000]
write_ln85             (write            ) [ 00000000000000000000000000]
br_ln86                (br               ) [ 00000000000000000000000000]
empty                  (specregionend    ) [ 00000000000000000000000000]
br_ln0                 (br               ) [ 00111111111111111111111110]
ret_ln91               (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="id_filter_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="id_filter_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_img_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_img_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_img_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_img_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="window_V_0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_0_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="window_V_1_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="window_V_2_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_2_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_0_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_0_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="M_0_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="M_1_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="M_1_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="M_1_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="M_2_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="M_2_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="M_2_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="SumF">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SumF"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Offset">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Offset"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="line_buffer_V_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="line_buffer_V_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="window_V_0_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_0_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="window_V_1_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="window_V_2_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_V_2_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Convolution_s"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_row_Loop_col_st"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="in_temp_V_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_temp_V_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="window_V_1_2_loc_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_V_1_2_loc_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="window_V_0_2_loc_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_V_0_2_loc_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="id_filter_V_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="id_filter_V_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="in_temp_V_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_temp_V/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln85/23 "/>
</bind>
</comp>

<comp id="139" class="1004" name="M_0_0_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_0_0_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_0_0_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="M_0_1_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="3" slack="0"/>
<pin id="156" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_0_1_addr/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_0_1_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="M_0_2_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_0_2_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_0_2_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="M_1_0_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_1_0_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_1_0_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="M_1_1_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="3" slack="0"/>
<pin id="195" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_1_1_addr/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_1_1_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="M_1_2_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="0"/>
<pin id="208" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_1_2_addr/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_1_2_load/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="M_2_0_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_2_0_addr/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_2_0_load/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="M_2_1_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="3" slack="0"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_2_1_addr/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_2_1_load/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="M_2_2_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="3" slack="0"/>
<pin id="247" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_2_2_addr/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_2_2_load/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="SumF_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="3" slack="0"/>
<pin id="260" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SumF_addr/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SumF_load/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="Offset_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="3" slack="0"/>
<pin id="273" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Offset_addr/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="8" slack="21"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Offset_load/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="line_buffer_V_0_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="10" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_V_0_addr/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="0" slack="1"/>
<pin id="321" dir="0" index="4" bw="10" slack="0"/>
<pin id="322" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="8" slack="0"/>
<pin id="324" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_V_0_load/3 store_ln69/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="line_buffer_V_1_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="10" slack="0"/>
<pin id="299" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_V_1_addr/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="0"/>
<pin id="315" dir="0" index="4" bw="10" slack="0"/>
<pin id="316" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="317" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="8" slack="0"/>
<pin id="318" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_V_1_load/3 store_ln77/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="line_buffer_V_1_addr_1_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="10" slack="0"/>
<pin id="312" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_V_1_addr_1/3 "/>
</bind>
</comp>

<comp id="326" class="1005" name="indvar_flatten_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="19" slack="1"/>
<pin id="328" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="indvar_flatten_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="19" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="337" class="1005" name="row_0_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="1"/>
<pin id="339" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="row_0_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="9" slack="0"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/3 "/>
</bind>
</comp>

<comp id="348" class="1005" name="col_0_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="1"/>
<pin id="350" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="col_0_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="10" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln12_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="window_V_0_2_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_0_2_load/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="window_V_1_2_load_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_1_2_load/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="window_V_2_2_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_2_2_load/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln12_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="0"/>
<pin id="388" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln1371_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="0"/>
<pin id="392" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1371/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln12_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="0"/>
<pin id="396" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_1/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sext_ln1371_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="0"/>
<pin id="400" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1371_1/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln12_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sext_ln12_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_2/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln12_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_3/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sext_ln1371_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1371_2/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln1371_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1371_3/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln14_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln42_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="1"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln42_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="1"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln42_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="1"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="in_temp_V_1_load_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="2"/>
<pin id="443" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_temp_V_1_load/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="window_V_1_2_loc_1_l_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="2"/>
<pin id="446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_1_2_loc_1_l/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="window_V_0_2_loc_1_l_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="2"/>
<pin id="449" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_0_2_loc_1_l/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln42_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="19" slack="0"/>
<pin id="452" dir="0" index="1" bw="19" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln42_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="19" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln43_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="0" index="1" bw="10" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln73_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="10" slack="0"/>
<pin id="472" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln42_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln73_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="0"/>
<pin id="484" dir="0" index="1" bw="9" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln73_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="9" slack="0"/>
<pin id="490" dir="0" index="1" bw="9" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_1/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln73_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_1/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln81_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="9" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln81_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81_2/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="select_ln73_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_2/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln42_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="9" slack="0"/>
<pin id="525" dir="0" index="2" bw="9" slack="0"/>
<pin id="526" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln54_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="10" slack="0"/>
<pin id="532" dir="0" index="1" bw="10" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln56_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="and_ln73_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln76_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="0" index="1" bw="8" slack="0"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln77_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln78_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="2"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="icmp_ln81_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="10" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81_1/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="and_ln81_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln81/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="col_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="window_V_0_1_load_load_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_0_1_load/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="store_ln50_store_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="1"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="window_V_1_1_load_load_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_1_1_load/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln50_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="1"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln63_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="8" slack="0"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="store_ln63_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="8" slack="0"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln56_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="3"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="store_ln56_store_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="8" slack="3"/>
<pin id="620" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="in_temp_V_1_load_1_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="3"/>
<pin id="624" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_temp_V_1_load_1/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln1371_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1371/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln1371_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="1"/>
<pin id="631" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1371_1/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="mul_ln1371_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="0" index="1" bw="3" slack="2"/>
<pin id="635" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1371_1/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln1371_3_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="0"/>
<pin id="639" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1371_3/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="mul_ln1371_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="3" slack="2"/>
<pin id="644" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1371_3/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln1371_4_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="1"/>
<pin id="648" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1371_4/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="mul_ln1371_4_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="0"/>
<pin id="651" dir="0" index="1" bw="4" slack="2"/>
<pin id="652" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1371_4/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln1371_7_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="1"/>
<pin id="656" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1371_7/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln1371_8_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1371_8/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="mul_ln1371_8_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="0" index="1" bw="3" slack="2"/>
<pin id="664" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1371_8/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="window_V_2_1_load_load_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_2_1_load/5 "/>
</bind>
</comp>

<comp id="670" class="1004" name="store_ln50_store_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="2"/>
<pin id="672" dir="0" index="1" bw="8" slack="0"/>
<pin id="673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="window_V_1_2_loc_1_l_1_load_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="4"/>
<pin id="677" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_1_2_loc_1_l_1/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="window_V_0_2_loc_1_l_1_load_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="4"/>
<pin id="680" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_V_0_2_loc_1_l_1/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln1371_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="0"/>
<pin id="683" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1371_2/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln1371_5_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="12" slack="1"/>
<pin id="687" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1371_5/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln1371_6_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1371_6/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln1371_9_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1371_9/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="sext_ln1371_8_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="11" slack="1"/>
<pin id="698" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1371_8/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sext_ln1371_9_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="11" slack="0"/>
<pin id="701" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1371_9/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln1371_2_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="11" slack="0"/>
<pin id="704" dir="0" index="1" bw="11" slack="0"/>
<pin id="705" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1371_2/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="sext_ln1371_10_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="12" slack="0"/>
<pin id="710" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1371_10/5 "/>
</bind>
</comp>

<comp id="712" class="1004" name="sext_ln1371_11_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="11" slack="1"/>
<pin id="714" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1371_11/5 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sext_ln1371_12_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="12" slack="0"/>
<pin id="717" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1371_12/5 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln1371_6_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="13" slack="0"/>
<pin id="720" dir="0" index="1" bw="12" slack="0"/>
<pin id="721" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1371_6/5 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sext_ln1371_13_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="13" slack="0"/>
<pin id="725" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1371_13/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln1371_7_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="12" slack="0"/>
<pin id="729" dir="0" index="1" bw="13" slack="0"/>
<pin id="730" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1371_7/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="grp_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="14" slack="1"/>
<pin id="735" dir="0" index="1" bw="6" slack="4"/>
<pin id="736" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln1371/6 "/>
</bind>
</comp>

<comp id="737" class="1004" name="trunc_ln68_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="0"/>
<pin id="739" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/23 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln647_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="0" index="1" bw="8" slack="21"/>
<pin id="744" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln647/23 "/>
</bind>
</comp>

<comp id="747" class="1007" name="grp_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="0" index="1" bw="2" slack="2"/>
<pin id="750" dir="0" index="2" bw="11" slack="0"/>
<pin id="751" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1371/4 sext_ln1371_4/4 add_ln1371/4 "/>
</bind>
</comp>

<comp id="754" class="1007" name="grp_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="0"/>
<pin id="756" dir="0" index="1" bw="3" slack="2"/>
<pin id="757" dir="0" index="2" bw="11" slack="0"/>
<pin id="758" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1371_7/4 add_ln1371_4/4 "/>
</bind>
</comp>

<comp id="761" class="1007" name="grp_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="0"/>
<pin id="763" dir="0" index="1" bw="2" slack="3"/>
<pin id="764" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="765" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1371_2/5 sext_ln1371_5/5 add_ln1371_1/5 "/>
</bind>
</comp>

<comp id="768" class="1007" name="grp_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="0" index="1" bw="3" slack="3"/>
<pin id="771" dir="0" index="2" bw="12" slack="0"/>
<pin id="772" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1371_5/5 sext_ln1371_6/5 add_ln1371_3/5 "/>
</bind>
</comp>

<comp id="776" class="1007" name="grp_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="0" index="1" bw="2" slack="3"/>
<pin id="779" dir="0" index="2" bw="11" slack="0"/>
<pin id="780" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1371_6/5 sext_ln1371_7/5 add_ln1371_5/5 "/>
</bind>
</comp>

<comp id="784" class="1005" name="in_temp_V_1_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="1"/>
<pin id="786" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_temp_V_1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="window_V_1_2_loc_1_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="1"/>
<pin id="794" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_V_1_2_loc_1 "/>
</bind>
</comp>

<comp id="800" class="1005" name="window_V_0_2_loc_1_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="1"/>
<pin id="802" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_V_0_2_loc_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="M_0_0_addr_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="3" slack="1"/>
<pin id="810" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_0_0_addr "/>
</bind>
</comp>

<comp id="813" class="1005" name="M_0_1_addr_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="3" slack="1"/>
<pin id="815" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_0_1_addr "/>
</bind>
</comp>

<comp id="818" class="1005" name="M_0_2_addr_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="3" slack="1"/>
<pin id="820" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_0_2_addr "/>
</bind>
</comp>

<comp id="823" class="1005" name="M_1_0_addr_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="3" slack="1"/>
<pin id="825" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_1_0_addr "/>
</bind>
</comp>

<comp id="828" class="1005" name="M_1_1_addr_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="3" slack="1"/>
<pin id="830" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_1_1_addr "/>
</bind>
</comp>

<comp id="833" class="1005" name="M_1_2_addr_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="3" slack="1"/>
<pin id="835" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_1_2_addr "/>
</bind>
</comp>

<comp id="838" class="1005" name="M_2_0_addr_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="3" slack="1"/>
<pin id="840" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_2_0_addr "/>
</bind>
</comp>

<comp id="843" class="1005" name="M_2_1_addr_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="3" slack="1"/>
<pin id="845" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_2_1_addr "/>
</bind>
</comp>

<comp id="848" class="1005" name="M_2_2_addr_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="3" slack="1"/>
<pin id="850" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_2_2_addr "/>
</bind>
</comp>

<comp id="853" class="1005" name="SumF_addr_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="3" slack="1"/>
<pin id="855" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="SumF_addr "/>
</bind>
</comp>

<comp id="858" class="1005" name="Offset_addr_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="1"/>
<pin id="860" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Offset_addr "/>
</bind>
</comp>

<comp id="863" class="1005" name="sext_ln12_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="10" slack="2"/>
<pin id="865" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln12 "/>
</bind>
</comp>

<comp id="868" class="1005" name="sext_ln1371_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="11" slack="2"/>
<pin id="870" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1371 "/>
</bind>
</comp>

<comp id="873" class="1005" name="sext_ln12_1_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="10" slack="3"/>
<pin id="875" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln12_1 "/>
</bind>
</comp>

<comp id="878" class="1005" name="sext_ln1371_1_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="11" slack="2"/>
<pin id="880" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1371_1 "/>
</bind>
</comp>

<comp id="883" class="1005" name="zext_ln12_1_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="12" slack="2"/>
<pin id="885" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln12_1 "/>
</bind>
</comp>

<comp id="888" class="1005" name="sext_ln12_2_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="11" slack="3"/>
<pin id="890" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln12_2 "/>
</bind>
</comp>

<comp id="893" class="1005" name="sext_ln12_3_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="10" slack="3"/>
<pin id="895" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln12_3 "/>
</bind>
</comp>

<comp id="898" class="1005" name="sext_ln1371_2_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="11" slack="2"/>
<pin id="900" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1371_2 "/>
</bind>
</comp>

<comp id="903" class="1005" name="sext_ln1371_3_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="11" slack="2"/>
<pin id="905" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1371_3 "/>
</bind>
</comp>

<comp id="908" class="1005" name="zext_ln14_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="14" slack="4"/>
<pin id="910" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="913" class="1005" name="Offset_load_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="21"/>
<pin id="915" dir="1" index="1" bw="8" slack="21"/>
</pin_list>
<bind>
<opset="Offset_load "/>
</bind>
</comp>

<comp id="918" class="1005" name="in_temp_V_1_load_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="1"/>
<pin id="920" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_temp_V_1_load "/>
</bind>
</comp>

<comp id="924" class="1005" name="window_V_1_2_loc_1_l_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="1"/>
<pin id="926" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_V_1_2_loc_1_l "/>
</bind>
</comp>

<comp id="930" class="1005" name="window_V_0_2_loc_1_l_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="1"/>
<pin id="932" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_V_0_2_loc_1_l "/>
</bind>
</comp>

<comp id="936" class="1005" name="icmp_ln42_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="940" class="1005" name="add_ln42_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="19" slack="0"/>
<pin id="942" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="945" class="1005" name="select_ln42_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="9" slack="0"/>
<pin id="947" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln42 "/>
</bind>
</comp>

<comp id="950" class="1005" name="icmp_ln54_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="954" class="1005" name="line_buffer_V_0_addr_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="10" slack="1"/>
<pin id="956" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_V_0_addr "/>
</bind>
</comp>

<comp id="960" class="1005" name="line_buffer_V_1_addr_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="10" slack="1"/>
<pin id="962" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_V_1_addr "/>
</bind>
</comp>

<comp id="968" class="1005" name="and_ln81_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="1"/>
<pin id="970" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln81 "/>
</bind>
</comp>

<comp id="972" class="1005" name="col_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="10" slack="0"/>
<pin id="974" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="977" class="1005" name="mul_ln1371_3_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="11" slack="1"/>
<pin id="979" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1371_3 "/>
</bind>
</comp>

<comp id="982" class="1005" name="mul_ln1371_4_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="12" slack="1"/>
<pin id="984" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1371_4 "/>
</bind>
</comp>

<comp id="987" class="1005" name="add_ln1371_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="11" slack="1"/>
<pin id="989" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1371 "/>
</bind>
</comp>

<comp id="992" class="1005" name="add_ln1371_4_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="11" slack="1"/>
<pin id="994" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1371_4 "/>
</bind>
</comp>

<comp id="997" class="1005" name="add_ln1371_7_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="14" slack="1"/>
<pin id="999" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1371_7 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="add_ln647_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="1"/>
<pin id="1004" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln647 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="86" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="90" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="48" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="48" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="269" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="48" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="126" pin="2"/><net_sink comp="302" pin=4"/></net>

<net id="320"><net_src comp="308" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="325"><net_src comp="302" pin="3"/><net_sink comp="289" pin=4"/></net>

<net id="329"><net_src comp="68" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="70" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="72" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="120" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="366"><net_src comp="359" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="370"><net_src comp="359" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="371"><net_src comp="359" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="372"><net_src comp="359" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="373"><net_src comp="359" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="377"><net_src comp="6" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="8" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="10" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="146" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="159" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="172" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="185" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="198" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="211" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="224" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="237" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="250" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="263" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="374" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="378" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="382" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="454"><net_src comp="330" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="74" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="330" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="76" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="352" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="78" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="72" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="352" pin="4"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="341" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="80" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="82" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="341" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="82" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="462" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="482" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="488" pin="2"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="476" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="70" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="341" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="70" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="462" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="502" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="508" pin="2"/><net_sink comp="514" pin=2"/></net>

<net id="527"><net_src comp="462" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="476" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="341" pin="4"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="468" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="84" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="468" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="546"><net_src comp="530" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="494" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="126" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="10" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="468" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="563"><net_src comp="126" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="468" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="72" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="514" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="468" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="88" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="38" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="38" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="40" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="40" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="289" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="6" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="302" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="8" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="289" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="302" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="628"><net_src comp="582" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="636"><net_src comp="629" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="591" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="660"><net_src comp="622" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="657" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="42" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="42" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="684"><net_src comp="678" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="691"><net_src comp="675" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="666" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="706"><net_src comp="696" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="699" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="722"><net_src comp="715" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="718" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="708" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="723" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="740"><net_src comp="733" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="741" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="752"><net_src comp="625" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="632" pin="2"/><net_sink comp="747" pin=2"/></net>

<net id="759"><net_src comp="654" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="661" pin="2"/><net_sink comp="754" pin=2"/></net>

<net id="766"><net_src comp="681" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="761" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="773"><net_src comp="688" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="685" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="775"><net_src comp="768" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="781"><net_src comp="692" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="712" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="783"><net_src comp="776" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="787"><net_src comp="108" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="790"><net_src comp="784" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="791"><net_src comp="784" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="795"><net_src comp="112" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="798"><net_src comp="792" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="799"><net_src comp="792" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="803"><net_src comp="116" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="806"><net_src comp="800" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="807"><net_src comp="800" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="811"><net_src comp="139" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="816"><net_src comp="152" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="821"><net_src comp="165" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="826"><net_src comp="178" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="831"><net_src comp="191" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="836"><net_src comp="204" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="841"><net_src comp="217" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="846"><net_src comp="230" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="851"><net_src comp="243" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="856"><net_src comp="256" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="861"><net_src comp="269" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="866"><net_src comp="386" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="871"><net_src comp="390" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="876"><net_src comp="394" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="881"><net_src comp="398" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="886"><net_src comp="402" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="891"><net_src comp="406" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="896"><net_src comp="410" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="901"><net_src comp="414" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="906"><net_src comp="418" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="911"><net_src comp="422" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="916"><net_src comp="276" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="921"><net_src comp="441" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="927"><net_src comp="444" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="933"><net_src comp="447" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="939"><net_src comp="450" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="456" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="948"><net_src comp="522" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="953"><net_src comp="530" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="282" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="963"><net_src comp="295" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="971"><net_src comp="570" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="576" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="980"><net_src comp="641" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="985"><net_src comp="649" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="990"><net_src comp="747" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="995"><net_src comp="754" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1000"><net_src comp="727" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1005"><net_src comp="741" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="132" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_img_V | {24 }
	Port: window_V_0_2 | {4 }
	Port: window_V_1_2 | {4 }
	Port: window_V_2_2 | {3 }
	Port: line_buffer_V_0 | {4 }
	Port: line_buffer_V_1 | {3 }
	Port: window_V_0_1 | {4 }
	Port: window_V_1_1 | {4 }
	Port: window_V_2_1 | {5 }
 - Input state : 
	Port: Filter_Convolution : id_filter_V | {1 }
	Port: Filter_Convolution : in_img_V | {3 }
	Port: Filter_Convolution : window_V_0_2 | {2 }
	Port: Filter_Convolution : window_V_1_2 | {2 }
	Port: Filter_Convolution : window_V_2_2 | {2 }
	Port: Filter_Convolution : M_0_0 | {1 2 }
	Port: Filter_Convolution : M_0_1 | {1 2 }
	Port: Filter_Convolution : M_0_2 | {1 2 }
	Port: Filter_Convolution : M_1_0 | {1 2 }
	Port: Filter_Convolution : M_1_1 | {1 2 }
	Port: Filter_Convolution : M_1_2 | {1 2 }
	Port: Filter_Convolution : M_2_0 | {1 2 }
	Port: Filter_Convolution : M_2_1 | {1 2 }
	Port: Filter_Convolution : M_2_2 | {1 2 }
	Port: Filter_Convolution : SumF | {1 2 }
	Port: Filter_Convolution : Offset | {1 2 }
	Port: Filter_Convolution : line_buffer_V_0 | {3 4 }
	Port: Filter_Convolution : line_buffer_V_1 | {3 4 }
	Port: Filter_Convolution : window_V_0_1 | {4 }
	Port: Filter_Convolution : window_V_1_1 | {4 }
	Port: Filter_Convolution : window_V_2_1 | {5 }
  - Chain level:
	State 1
		M_0_0_addr : 1
		M_0_0_load : 2
		M_0_1_addr : 1
		M_0_1_load : 2
		M_0_2_addr : 1
		M_0_2_load : 2
		M_1_0_addr : 1
		M_1_0_load : 2
		M_1_1_addr : 1
		M_1_1_load : 2
		M_1_2_addr : 1
		M_1_2_load : 2
		M_2_0_addr : 1
		M_2_0_load : 2
		M_2_1_addr : 1
		M_2_1_load : 2
		M_2_2_addr : 1
		M_2_2_load : 2
		SumF_addr : 1
		SumF_load : 2
		Offset_addr : 1
		Offset_load : 2
	State 2
		sext_ln12 : 1
		sext_ln1371 : 1
		sext_ln12_1 : 1
		sext_ln1371_1 : 1
		zext_ln12_1 : 1
		sext_ln12_2 : 1
		sext_ln12_3 : 1
		sext_ln1371_2 : 1
		sext_ln1371_3 : 1
		zext_ln14 : 1
		store_ln42 : 1
		store_ln42 : 1
		store_ln42 : 1
	State 3
		icmp_ln42 : 1
		add_ln42 : 1
		br_ln42 : 2
		icmp_ln43 : 1
		select_ln73 : 2
		add_ln42_1 : 1
		icmp_ln73 : 2
		icmp_ln73_1 : 1
		select_ln73_1 : 3
		icmp_ln81 : 2
		icmp_ln81_2 : 1
		select_ln73_2 : 3
		select_ln42 : 2
		icmp_ln54 : 3
		br_ln54 : 4
		zext_ln56 : 3
		line_buffer_V_0_addr : 4
		line_buffer_V_0_load : 5
		line_buffer_V_1_addr : 4
		line_buffer_V_1_load : 5
		and_ln73 : 4
		br_ln73 : 4
		zext_ln77 : 3
		line_buffer_V_1_addr_1 : 4
		store_ln77 : 5
		icmp_ln81_1 : 3
		and_ln81 : 4
		br_ln81 : 4
		col : 3
	State 4
		store_ln63 : 1
		store_ln63 : 1
		store_ln69 : 1
		store_ln56 : 1
		store_ln56 : 1
		zext_ln1371 : 1
		mul_ln1371 : 2
		sext_ln1371_4 : 3
		mul_ln1371_1 : 1
		zext_ln1371_3 : 1
		mul_ln1371_3 : 2
		mul_ln1371_4 : 1
		mul_ln1371_7 : 1
		zext_ln1371_8 : 1
		mul_ln1371_8 : 2
		add_ln1371 : 4
		add_ln1371_4 : 3
	State 5
		zext_ln1371_2 : 1
		mul_ln1371_2 : 2
		sext_ln1371_5 : 3
		zext_ln1371_6 : 1
		mul_ln1371_5 : 2
		sext_ln1371_6 : 3
		zext_ln1371_9 : 1
		mul_ln1371_6 : 2
		sext_ln1371_7 : 3
		add_ln1371_1 : 4
		sext_ln1371_9 : 5
		add_ln1371_2 : 6
		sext_ln1371_10 : 7
		add_ln1371_3 : 4
		add_ln1371_5 : 4
		sext_ln1371_12 : 5
		add_ln1371_6 : 6
		sext_ln1371_13 : 7
		add_ln1371_7 : 8
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		trunc_ln68 : 1
		add_ln647 : 2
		write_ln85 : 3
	State 24
		empty : 1
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   sdiv   |          grp_fu_733          |    0    |   519   |   391   |
|----------|------------------------------|---------|---------|---------|
|          |      mul_ln1371_1_fu_632     |    0    |    0    |    41   |
|    mul   |      mul_ln1371_3_fu_641     |    0    |    0    |    41   |
|          |      mul_ln1371_4_fu_649     |    0    |    0    |    41   |
|          |      mul_ln1371_8_fu_661     |    0    |    0    |    41   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln42_fu_456       |    0    |    0    |    26   |
|          |       add_ln42_1_fu_476      |    0    |    0    |    15   |
|          |          col_fu_576          |    0    |    0    |    14   |
|    add   |      add_ln1371_2_fu_702     |    0    |    0    |    13   |
|          |      add_ln1371_6_fu_718     |    0    |    0    |    17   |
|          |      add_ln1371_7_fu_727     |    0    |    0    |    17   |
|          |       add_ln647_fu_741       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln42_fu_450       |    0    |    0    |    18   |
|          |       icmp_ln43_fu_462       |    0    |    0    |    13   |
|          |       icmp_ln73_fu_482       |    0    |    0    |    13   |
|   icmp   |      icmp_ln73_1_fu_488      |    0    |    0    |    13   |
|          |       icmp_ln81_fu_502       |    0    |    0    |    13   |
|          |      icmp_ln81_2_fu_508      |    0    |    0    |    13   |
|          |       icmp_ln54_fu_530       |    0    |    0    |    13   |
|          |      icmp_ln81_1_fu_564      |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln73_fu_468      |    0    |    0    |    10   |
|  select  |     select_ln73_1_fu_494     |    0    |    0    |    2    |
|          |     select_ln73_2_fu_514     |    0    |    0    |    2    |
|          |      select_ln42_fu_522      |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_747          |    1    |    0    |    0    |
|          |          grp_fu_754          |    1    |    0    |    0    |
|  muladd  |          grp_fu_761          |    1    |    0    |    0    |
|          |          grp_fu_768          |    1    |    0    |    0    |
|          |          grp_fu_776          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    and   |        and_ln73_fu_542       |    0    |    0    |    2    |
|          |        and_ln81_fu_570       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   | id_filter_V_read_read_fu_120 |    0    |    0    |    0    |
|          |     in_temp_V_read_fu_126    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_132       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln12_fu_359       |    0    |    0    |    0    |
|          |      zext_ln12_1_fu_402      |    0    |    0    |    0    |
|          |       zext_ln14_fu_422       |    0    |    0    |    0    |
|          |       zext_ln56_fu_536       |    0    |    0    |    0    |
|          |       zext_ln77_fu_554       |    0    |    0    |    0    |
|          |      zext_ln1371_fu_625      |    0    |    0    |    0    |
|          |     zext_ln1371_1_fu_629     |    0    |    0    |    0    |
|   zext   |     zext_ln1371_3_fu_637     |    0    |    0    |    0    |
|          |     zext_ln1371_4_fu_646     |    0    |    0    |    0    |
|          |     zext_ln1371_7_fu_654     |    0    |    0    |    0    |
|          |     zext_ln1371_8_fu_657     |    0    |    0    |    0    |
|          |     zext_ln1371_2_fu_681     |    0    |    0    |    0    |
|          |     zext_ln1371_5_fu_685     |    0    |    0    |    0    |
|          |     zext_ln1371_6_fu_688     |    0    |    0    |    0    |
|          |     zext_ln1371_9_fu_692     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln12_fu_386       |    0    |    0    |    0    |
|          |      sext_ln1371_fu_390      |    0    |    0    |    0    |
|          |      sext_ln12_1_fu_394      |    0    |    0    |    0    |
|          |     sext_ln1371_1_fu_398     |    0    |    0    |    0    |
|          |      sext_ln12_2_fu_406      |    0    |    0    |    0    |
|          |      sext_ln12_3_fu_410      |    0    |    0    |    0    |
|   sext   |     sext_ln1371_2_fu_414     |    0    |    0    |    0    |
|          |     sext_ln1371_3_fu_418     |    0    |    0    |    0    |
|          |     sext_ln1371_8_fu_696     |    0    |    0    |    0    |
|          |     sext_ln1371_9_fu_699     |    0    |    0    |    0    |
|          |     sext_ln1371_10_fu_708    |    0    |    0    |    0    |
|          |     sext_ln1371_11_fu_712    |    0    |    0    |    0    |
|          |     sext_ln1371_12_fu_715    |    0    |    0    |    0    |
|          |     sext_ln1371_13_fu_723    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln68_fu_737      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    5    |   519   |   808   |
|----------|------------------------------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|     M_0_0     |    0   |    2   |    1   |    -   |
|     M_0_1     |    0   |    3   |    1   |    -   |
|     M_0_2     |    0   |    2   |    1   |    -   |
|     M_1_0     |    0   |    3   |    1   |    -   |
|     M_1_1     |    0   |    4   |    1   |    -   |
|     M_1_2     |    0   |    3   |    1   |    -   |
|     M_2_0     |    0   |    2   |    1   |    -   |
|     M_2_1     |    0   |    3   |    1   |    -   |
|     M_2_2     |    0   |    3   |    1   |    -   |
|     Offset    |    0   |    8   |    1   |    -   |
|      SumF     |    0   |    5   |    1   |    -   |
|line_buffer_V_0|    1   |    0   |    0   |    0   |
|line_buffer_V_1|    1   |    0   |    0   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    2   |   38   |   11   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     M_0_0_addr_reg_808     |    3   |
|     M_0_1_addr_reg_813     |    3   |
|     M_0_2_addr_reg_818     |    3   |
|     M_1_0_addr_reg_823     |    3   |
|     M_1_1_addr_reg_828     |    3   |
|     M_1_2_addr_reg_833     |    3   |
|     M_2_0_addr_reg_838     |    3   |
|     M_2_1_addr_reg_843     |    3   |
|     M_2_2_addr_reg_848     |    3   |
|     Offset_addr_reg_858    |    3   |
|     Offset_load_reg_913    |    8   |
|      SumF_addr_reg_853     |    3   |
|    add_ln1371_4_reg_992    |   11   |
|    add_ln1371_7_reg_997    |   14   |
|     add_ln1371_reg_987     |   11   |
|      add_ln42_reg_940      |   19   |
|     add_ln647_reg_1002     |    8   |
|      and_ln81_reg_968      |    1   |
|        col_0_reg_348       |   10   |
|         col_reg_972        |   10   |
|      icmp_ln42_reg_936     |    1   |
|      icmp_ln54_reg_950     |    1   |
|  in_temp_V_1_load_reg_918  |    8   |
|     in_temp_V_1_reg_784    |    8   |
|   indvar_flatten_reg_326   |   19   |
|line_buffer_V_0_addr_reg_954|   10   |
|line_buffer_V_1_addr_reg_960|   10   |
|    mul_ln1371_3_reg_977    |   11   |
|    mul_ln1371_4_reg_982    |   12   |
|        row_0_reg_337       |    9   |
|     select_ln42_reg_945    |    9   |
|     sext_ln12_1_reg_873    |   10   |
|     sext_ln12_2_reg_888    |   11   |
|     sext_ln12_3_reg_893    |   10   |
|      sext_ln12_reg_863     |   10   |
|    sext_ln1371_1_reg_878   |   11   |
|    sext_ln1371_2_reg_898   |   11   |
|    sext_ln1371_3_reg_903   |   11   |
|     sext_ln1371_reg_868    |   11   |
|window_V_0_2_loc_1_l_reg_930|    8   |
| window_V_0_2_loc_1_reg_800 |    8   |
|window_V_1_2_loc_1_l_reg_924|    8   |
| window_V_1_2_loc_1_reg_792 |    8   |
|     zext_ln12_1_reg_883    |   12   |
|      zext_ln14_reg_908     |   14   |
+----------------------------+--------+
|            Total           |   366  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_132 |  p2  |   2  |   8  |   16   ||    9    |
| grp_access_fu_146 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_159 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_172 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_185 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_198 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_211 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_224 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_237 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_250 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_263 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_276 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_289 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_302 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_761    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   138  ||  26.535 ||   135   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   519  |   808  |    -   |
|   Memory  |    2   |    -   |    -   |   38   |   11   |    0   |
|Multiplexer|    -   |    -   |   26   |    -   |   135  |    -   |
|  Register |    -   |    -   |    -   |   366  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   26   |   923  |   954  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
