Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Apr  1 17:13:28 2024
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file blockdesign_wrapper_control_sets_placed.rpt
| Design       : blockdesign_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    82 |
|    Minimum number of control sets                        |    82 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   464 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    82 |
| >= 0 to < 4        |    53 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             260 |          107 |
| No           | No                    | Yes                    |              84 |           39 |
| No           | Yes                   | No                     |             245 |           94 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             135 |           51 |
| Yes          | Yes                   | No                     |              60 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                              Clock Signal                             |                                      Enable Signal                                     |                                        Set/Reset Signal                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        | blockdesign_i/position_ball_0/inst/y_pos_reg[2]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/inst/y_pos_reg[3]_LDC_i_1_n_0          |                                                                                        | blockdesign_i/position_ball_0/inst/y_pos_reg[3]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | blockdesign_i/position_ball_0/inst/y_pos                                               | blockdesign_i/position_ball_0/inst/y_pos_reg[7]_LDC_i_1_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/inst/y_pos_reg[1]_LDC_i_1_n_0          |                                                                                        | blockdesign_i/position_ball_0/inst/y_pos_reg[1]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/inst/x_pos_reg[5]_LDC_i_1_n_0          |                                                                                        | blockdesign_i/position_ball_0/inst/x_pos_reg[5]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/inst/x_pos_reg[8]_LDC_i_1_n_0          |                                                                                        | blockdesign_i/position_ball_0/inst/x_pos_reg[8]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/inst/x_pos_reg[6]_LDC_i_1_n_0          |                                                                                        | blockdesign_i/position_ball_0/inst/x_pos_reg[6]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/inst/x_pos_reg[4]_LDC_i_1_n_0          |                                                                                        | blockdesign_i/position_ball_0/inst/x_pos_reg[4]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/inst/x_pos_reg[2]_LDC_i_1_n_0          |                                                                                        | blockdesign_i/position_ball_0/inst/x_pos_reg[2]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/inst/x_pos_reg[9]_LDC_i_1_n_0          |                                                                                        | blockdesign_i/position_ball_0/inst/x_pos_reg[9]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | blockdesign_i/position_ball_0/inst/y_pos                                               | blockdesign_i/position_ball_0/inst/y_pos_reg[8]_LDC_i_1_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/inst/x_pos_reg[0]_LDC_i_1_n_0          |                                                                                        | blockdesign_i/position_ball_0/inst/x_pos_reg[0]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | blockdesign_i/position_ball_0/inst/y_pos                                               | blockdesign_i/util_vector_logic_2/Res[0]                                                      |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        | blockdesign_i/position_ball_0/inst/x_pos_reg[0]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        | blockdesign_i/position_ball_0/inst/x_pos_reg[4]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        | blockdesign_i/position_ball_0/inst/x_pos_reg[5]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        | blockdesign_i/position_ball_0/inst/x_pos_reg[9]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        | blockdesign_i/position_ball_0/inst/x_pos_reg[8]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        | blockdesign_i/position_ball_0/inst/x_pos_reg[6]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        | blockdesign_i/position_ball_0/inst/x_pos_reg[2]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | blockdesign_i/position_ball_0/inst/y_pos                                               | blockdesign_i/position_ball_0/inst/y_pos_reg[9]_LDC_i_1_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        | blockdesign_i/position_ball_0/inst/y_pos_reg[3]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        | blockdesign_i/position_ball_0/inst/y_pos_reg[4]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        | blockdesign_i/position_ball_0/inst/y_pos_reg[7]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        | blockdesign_i/position_ball_0/inst/y_pos_reg[6]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        | blockdesign_i/position_ball_0/inst/y_pos_reg[8]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        | blockdesign_i/position_ball_0/inst/y_pos_reg[1]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        | blockdesign_i/position_ball_0/inst/y_pos_reg[9]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | blockdesign_i/position_ball_0/inst/y_pos                                               | blockdesign_i/position_ball_0/inst/y_pos_reg[6]_LDC_i_1_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | enable_IBUF                                                                            | blockdesign_i/position_ball_0/inst/x_pos_reg[0]_LDC_i_1_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | enable_IBUF                                                                            | blockdesign_i/position_ball_0/inst/x_pos_reg[9]_LDC_i_1_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | enable_IBUF                                                                            | blockdesign_i/position_ball_0/inst/x_pos_reg[2]_LDC_i_1_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | enable_IBUF                                                                            | blockdesign_i/position_ball_0/inst/x_pos_reg[4]_LDC_i_1_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | enable_IBUF                                                                            | blockdesign_i/position_ball_0/inst/x_pos_reg[6]_LDC_i_1_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | enable_IBUF                                                                            | blockdesign_i/position_ball_0/inst/x_pos_reg[8]_LDC_i_1_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | enable_IBUF                                                                            | blockdesign_i/position_ball_0/inst/x_pos_reg[5]_LDC_i_1_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | blockdesign_i/position_ball_0/inst/y_pos                                               | blockdesign_i/position_ball_0/inst/y_pos_reg[4]_LDC_i_1_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | blockdesign_i/position_ball_0/inst/y_pos                                               | blockdesign_i/position_ball_0/inst/y_pos_reg[2]_LDC_i_1_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | blockdesign_i/position_ball_0/inst/y_pos                                               | blockdesign_i/position_ball_0/inst/y_pos_reg[1]_LDC_i_1_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | blockdesign_i/position_ball_0/inst/y_pos                                               | blockdesign_i/position_ball_0/inst/y_pos_reg[3]_LDC_i_1_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/inst/y_pos_reg[7]_LDC_i_1_n_0          |                                                                                        | blockdesign_i/position_ball_0/inst/y_pos_reg[7]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/inst/y_pos_reg[8]_LDC_i_1_n_0          |                                                                                        | blockdesign_i/position_ball_0/inst/y_pos_reg[8]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/inst/y_pos_reg[2]_LDC_i_1_n_0          |                                                                                        | blockdesign_i/position_ball_0/inst/y_pos_reg[2]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/inst/y_pos_reg[4]_LDC_i_1_n_0          |                                                                                        | blockdesign_i/position_ball_0/inst/y_pos_reg[4]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/inst/y_pos_reg[6]_LDC_i_1_n_0          |                                                                                        | blockdesign_i/position_ball_0/inst/y_pos_reg[6]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/position_ball_0/inst/y_pos_reg[9]_LDC_i_1_n_0          |                                                                                        | blockdesign_i/position_ball_0/inst/y_pos_reg[9]_LDC_i_2_n_0                                   |                1 |              1 |         1.00 |
|  blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next__0 |                                                                                        |                                                                                               |                1 |              1 |         1.00 |
|  blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next__0 |                                                                                        |                                                                                               |                1 |              1 |         1.00 |
|  blockdesign_i/clk_wiz/inst/clk_out1                                  |                                                                                        |                                                                                               |                2 |              2 |         1.00 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                                |                                                                                        | blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |         2.00 |
| ~blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm   |                                                                                        |                                                                                               |                2 |              2 |         1.00 |
| ~blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm   |                                                                                        |                                                                                               |                2 |              2 |         1.00 |
|  blockdesign_i/util_vector_logic_2/Res[0]                             |                                                                                        |                                                                                               |                2 |              2 |         1.00 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                                |                                                                                        | blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |         4.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | blockdesign_i/position_ball_0/inst/angle_0                                             | blockdesign_i/util_vector_logic_2/Res[0]                                                      |                1 |              4 |         4.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | blockdesign_i/score_counter_0/inst/score_right_u[3]_i_1_n_0                            | blockdesign_i/score_counter_0/inst/score_right_u                                              |                1 |              4 |         4.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | blockdesign_i/score_counter_0/inst/game_reset_s15_out                                  | blockdesign_i/score_counter_0/inst/score_right_u                                              |                1 |              4 |         4.00 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        | blockdesign_i/util_vector_logic_2/Res[0]                                                      |                5 |              7 |         1.40 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          |                                                                                        |                                                                                               |                7 |              9 |         1.29 |
|  blockdesign_i/controllers/clk_divider_1/inst/clk_o                   | blockdesign_i/controllers/controller_buttons_0/inst/current_value[8]_i_2_n_0           | blockdesign_i/controllers/controller_buttons_0/inst/current_value[8]_i_1_n_0                  |                3 |              9 |         3.00 |
|  blockdesign_i/controllers/clk_divider_1/inst/clk_o                   | blockdesign_i/controllers/controller_buttons_1/inst/current_value[8]_i_2_n_0           | blockdesign_i/controllers/controller_buttons_1/inst/current_value[8]_i_1_n_0                  |                3 |              9 |         3.00 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                                |                                                                                        | blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |         3.33 |
|  blockdesign_i/clk_divider_0/inst/clk_o_BUFG                          | enable_IBUF                                                                            | blockdesign_i/util_vector_logic_2/Res[0]                                                      |                5 |             11 |         2.20 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                                | blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg_0             | blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_out                            |                2 |             11 |         5.50 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                                | blockdesign_i/pixel_counter_0/inst/vpx[10]_i_1_n_0                                     | blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg_0                          |                2 |             11 |         5.50 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                                |                                                                                        | blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                    |                3 |             12 |         4.00 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                                | blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                        | blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                    |                3 |             12 |         4.00 |
|  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm   |                                                                                        |                                                                                               |                7 |             16 |         2.29 |
|  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm   |                                                                                        |                                                                                               |                6 |             16 |         2.67 |
|  blockdesign_i/clk_wiz/inst/clk_out1                                  | blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_1_n_0 | blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_value0                           |                6 |             20 |         3.33 |
|  blockdesign_i/clk_wiz/inst/clk_out1                                  | blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[19]_i_1_n_0 | blockdesign_i/controllers/controller_ultrasonic_0/inst/timer_value0                           |                7 |             20 |         2.86 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                                |                                                                                        | blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                |                9 |             22 |         2.44 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                                |                                                                                        | blockdesign_i/video_buffer_0/inst/Vdata_o[23]_i_1_n_0                                         |                8 |             24 |         3.00 |
|  blockdesign_i/clk_wiz/inst/clk_out1                                  |                                                                                        | blockdesign_i/controllers/controller_ultrasonic_1/inst/timer_value0                           |                8 |             28 |         3.50 |
|  blockdesign_i/clk_wiz/inst/clk_out1                                  |                                                                                        | blockdesign_i/controllers/controller_ultrasonic_0/inst/timer_value0                           |                9 |             28 |         3.11 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                                |                                                                                        | blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               14 |             32 |         2.29 |
|  blockdesign_i/clk_wiz/inst/clk_out1                                  |                                                                                        | blockdesign_i/clk_divider_0/inst/count[0]_i_1_n_0                                             |                8 |             32 |         4.00 |
|  blockdesign_i/clk_wiz/inst/clk_out1                                  |                                                                                        | blockdesign_i/controllers/clk_divider_1/inst/count[0]_i_1_n_0                                 |                8 |             32 |         4.00 |
|  blockdesign_i/clk_wiz/inst/clk_out1                                  | blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_enable                  | blockdesign_i/controllers/controller_ultrasonic_0/inst/counter0                               |                8 |             32 |         4.00 |
|  blockdesign_i/clk_wiz/inst/clk_out1                                  | blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_enable                  | blockdesign_i/controllers/controller_ultrasonic_1/inst/counter0                               |                8 |             32 |         4.00 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                                |                                                                                        | blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                    |               26 |             66 |         2.54 |
|  blockdesign_i/clk_wiz_0/inst/clk_hdmi                                |                                                                                        |                                                                                               |               77 |            209 |         2.71 |
+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+


