# IC_Contest_2021 preliminary    
/src : Verilog design  
/sim : Simulation results(include RTL simulation and Gate-level simulation)  
/syn: Synthesis(timing report and area report)  
/matlab: Coord.m(show sorting result)  Area.m(check the area calculation result)
