UART design using system verilog
