{
  "Top": "LLSSineReconstruction",
  "RtlTop": "LLSSineReconstruction",
  "RtlPrefix": "",
  "RtlSubPrefix": "LLSSineReconstruction_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "din": {
      "index": "0",
      "direction": "unused",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "din_address0",
          "name": "din_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "din_ce0",
          "name": "din_ce0",
          "usage": "control",
          "direction": "unused"
        },
        {
          "type": "port",
          "interface": "din_we0",
          "name": "din_we0",
          "usage": "control",
          "direction": "unused"
        },
        {
          "type": "port",
          "interface": "din_d0",
          "name": "din_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "din_q0",
          "name": "din_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "din_address1",
          "name": "din_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "din_ce1",
          "name": "din_ce1",
          "usage": "control",
          "direction": "unused"
        },
        {
          "type": "port",
          "interface": "din_we1",
          "name": "din_we1",
          "usage": "control",
          "direction": "unused"
        },
        {
          "type": "port",
          "interface": "din_d1",
          "name": "din_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "din_q1",
          "name": "din_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "n_samples": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "n_samples",
          "name": "n_samples",
          "usage": "data",
          "direction": "in"
        }]
    },
    "amplitudes_out": {
      "index": "2",
      "direction": "unused",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "amplitudes_out_address0",
          "name": "amplitudes_out_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "amplitudes_out_ce0",
          "name": "amplitudes_out_ce0",
          "usage": "control",
          "direction": "unused"
        },
        {
          "type": "port",
          "interface": "amplitudes_out_we0",
          "name": "amplitudes_out_we0",
          "usage": "control",
          "direction": "unused"
        },
        {
          "type": "port",
          "interface": "amplitudes_out_d0",
          "name": "amplitudes_out_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "amplitudes_out_q0",
          "name": "amplitudes_out_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "amplitudes_out_address1",
          "name": "amplitudes_out_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "amplitudes_out_ce1",
          "name": "amplitudes_out_ce1",
          "usage": "control",
          "direction": "unused"
        },
        {
          "type": "port",
          "interface": "amplitudes_out_we1",
          "name": "amplitudes_out_we1",
          "usage": "control",
          "direction": "unused"
        },
        {
          "type": "port",
          "interface": "amplitudes_out_d1",
          "name": "amplitudes_out_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "amplitudes_out_q1",
          "name": "amplitudes_out_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "phases_out": {
      "index": "3",
      "direction": "unused",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "phases_out_address0",
          "name": "phases_out_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "phases_out_ce0",
          "name": "phases_out_ce0",
          "usage": "control",
          "direction": "unused"
        },
        {
          "type": "port",
          "interface": "phases_out_we0",
          "name": "phases_out_we0",
          "usage": "control",
          "direction": "unused"
        },
        {
          "type": "port",
          "interface": "phases_out_d0",
          "name": "phases_out_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "phases_out_q0",
          "name": "phases_out_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "phases_out_address1",
          "name": "phases_out_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "phases_out_ce1",
          "name": "phases_out_ce1",
          "usage": "control",
          "direction": "unused"
        },
        {
          "type": "port",
          "interface": "phases_out_we1",
          "name": "phases_out_we1",
          "usage": "control",
          "direction": "unused"
        },
        {
          "type": "port",
          "interface": "phases_out_d1",
          "name": "phases_out_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "phases_out_q1",
          "name": "phases_out_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top LLSSineReconstruction -name LLSSineReconstruction",
      "set_directive_top LLSSineReconstruction -name LLSSineReconstruction"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "LLSSineReconstruction"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "1",
    "II": "x",
    "Latency": "0"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "LLSSineReconstruction",
    "Version": "1.0",
    "DisplayName": "Llssinereconstruction",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_LLSSineReconstruction_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/src\/LLS_SineReconstructor.cpp"],
    "Vhdl": ["impl\/vhdl\/LLSSineReconstruction.vhd"],
    "Verilog": ["impl\/verilog\/LLSSineReconstruction.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/LLSSineReconstruction.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/ffn\/Nextcloud\/Workspace\/Projects\/PL-Mag-Sensor\/hls\/LLS_SineReconstructor\/LLS_SineReconstructor\/solution1\/.debug\/LLSSineReconstruction.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "amplitudes_out_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"amplitudes_out_address0": "DATA"},
      "ports": ["amplitudes_out_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "amplitudes_out"
        }]
    },
    "amplitudes_out_address1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"amplitudes_out_address1": "DATA"},
      "ports": ["amplitudes_out_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "amplitudes_out"
        }]
    },
    "amplitudes_out_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"amplitudes_out_d0": "DATA"},
      "ports": ["amplitudes_out_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "amplitudes_out"
        }]
    },
    "amplitudes_out_d1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"amplitudes_out_d1": "DATA"},
      "ports": ["amplitudes_out_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "amplitudes_out"
        }]
    },
    "amplitudes_out_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"amplitudes_out_q0": "DATA"},
      "ports": ["amplitudes_out_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "amplitudes_out"
        }]
    },
    "amplitudes_out_q1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"amplitudes_out_q1": "DATA"},
      "ports": ["amplitudes_out_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "amplitudes_out"
        }]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "din_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"din_address0": "DATA"},
      "ports": ["din_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "din"
        }]
    },
    "din_address1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"din_address1": "DATA"},
      "ports": ["din_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "din"
        }]
    },
    "din_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"din_d0": "DATA"},
      "ports": ["din_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "din"
        }]
    },
    "din_d1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"din_d1": "DATA"},
      "ports": ["din_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "din"
        }]
    },
    "din_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"din_q0": "DATA"},
      "ports": ["din_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "din"
        }]
    },
    "din_q1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"din_q1": "DATA"},
      "ports": ["din_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "din"
        }]
    },
    "n_samples": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"n_samples": "DATA"},
      "ports": ["n_samples"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "n_samples"
        }]
    },
    "phases_out_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"phases_out_address0": "DATA"},
      "ports": ["phases_out_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "phases_out"
        }]
    },
    "phases_out_address1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"phases_out_address1": "DATA"},
      "ports": ["phases_out_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "phases_out"
        }]
    },
    "phases_out_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"phases_out_d0": "DATA"},
      "ports": ["phases_out_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "phases_out"
        }]
    },
    "phases_out_d1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"phases_out_d1": "DATA"},
      "ports": ["phases_out_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "phases_out"
        }]
    },
    "phases_out_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"phases_out_q0": "DATA"},
      "ports": ["phases_out_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "phases_out"
        }]
    },
    "phases_out_q1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"phases_out_q1": "DATA"},
      "ports": ["phases_out_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "phases_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "din_address0": {
      "dir": "out",
      "width": "12"
    },
    "din_ce0": {
      "dir": "out",
      "width": "1"
    },
    "din_we0": {
      "dir": "out",
      "width": "1"
    },
    "din_d0": {
      "dir": "out",
      "width": "32"
    },
    "din_q0": {
      "dir": "in",
      "width": "32"
    },
    "din_address1": {
      "dir": "out",
      "width": "12"
    },
    "din_ce1": {
      "dir": "out",
      "width": "1"
    },
    "din_we1": {
      "dir": "out",
      "width": "1"
    },
    "din_d1": {
      "dir": "out",
      "width": "32"
    },
    "din_q1": {
      "dir": "in",
      "width": "32"
    },
    "n_samples": {
      "dir": "in",
      "width": "32"
    },
    "amplitudes_out_address0": {
      "dir": "out",
      "width": "4"
    },
    "amplitudes_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "amplitudes_out_we0": {
      "dir": "out",
      "width": "1"
    },
    "amplitudes_out_d0": {
      "dir": "out",
      "width": "32"
    },
    "amplitudes_out_q0": {
      "dir": "in",
      "width": "32"
    },
    "amplitudes_out_address1": {
      "dir": "out",
      "width": "4"
    },
    "amplitudes_out_ce1": {
      "dir": "out",
      "width": "1"
    },
    "amplitudes_out_we1": {
      "dir": "out",
      "width": "1"
    },
    "amplitudes_out_d1": {
      "dir": "out",
      "width": "32"
    },
    "amplitudes_out_q1": {
      "dir": "in",
      "width": "32"
    },
    "phases_out_address0": {
      "dir": "out",
      "width": "4"
    },
    "phases_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "phases_out_we0": {
      "dir": "out",
      "width": "1"
    },
    "phases_out_d0": {
      "dir": "out",
      "width": "32"
    },
    "phases_out_q0": {
      "dir": "in",
      "width": "32"
    },
    "phases_out_address1": {
      "dir": "out",
      "width": "4"
    },
    "phases_out_ce1": {
      "dir": "out",
      "width": "1"
    },
    "phases_out_we1": {
      "dir": "out",
      "width": "1"
    },
    "phases_out_d1": {
      "dir": "out",
      "width": "32"
    },
    "phases_out_q1": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "LLSSineReconstruction"},
    "Info": {"LLSSineReconstruction": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"LLSSineReconstruction": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "FF": "0",
          "AVAIL_FF": "141120",
          "UTIL_FF": "0",
          "LUT": "0",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-05-01 14:51:33 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
