// Seed: 1092907631
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output tri1 id_2,
    output wor id_3,
    input supply0 id_4,
    input wand id_5,
    input wor id_6,
    input wor id_7
    , id_26,
    input tri id_8,
    output tri0 id_9,
    input wor id_10,
    input tri id_11,
    input tri id_12,
    output uwire id_13,
    output tri1 id_14,
    output wor id_15,
    input tri id_16,
    input tri1 id_17,
    output tri1 id_18,
    input tri1 id_19,
    input wand id_20,
    input tri0 id_21,
    input tri0 id_22,
    input wand id_23,
    input wand id_24
);
  supply0 id_27 = -1'b0;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_30 = 32'd91
) (
    output tri id_0,
    input uwire id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    output supply1 id_5,
    input tri0 id_6,
    output uwire id_7,
    output tri1 id_8,
    input wire id_9,
    output wire id_10,
    output tri0 id_11,
    output tri1 id_12,
    input supply0 id_13,
    input tri id_14,
    input supply0 id_15,
    input supply0 id_16,
    output tri1 id_17,
    input wand id_18,
    output wire id_19,
    input uwire id_20,
    output tri id_21,
    input supply1 id_22,
    input uwire id_23,
    input supply0 id_24
    , id_35,
    output tri0 id_25,
    inout wor id_26,
    input tri0 id_27,
    input wand id_28,
    output wor id_29,
    output wor _id_30,
    input tri0 id_31,
    output wand id_32,
    input tri0 id_33
);
  parameter id_36 = 1 - 1;
  module_0 modCall_1 (
      id_4,
      id_27,
      id_2,
      id_26,
      id_18,
      id_24,
      id_9,
      id_4,
      id_33,
      id_12,
      id_26,
      id_14,
      id_22,
      id_8,
      id_32,
      id_0,
      id_31,
      id_28,
      id_12,
      id_26,
      id_3,
      id_18,
      id_6,
      id_27,
      id_15
  );
  integer [1 : id_30  -  -1] id_37;
  wire id_38;
  assign id_7  = -1;
  assign id_38 = id_16;
  wire id_39;
  parameter id_40 = -1;
  wor  id_41 = id_40 & "", id_42;
  wire id_43;
  genvar id_44;
endmodule
