
######################################################################
# User definable tokens

%config CONFIG_CPU_PPC_SOCLIB
  desc SoCLib PowerPc 405
  flags harddep
  parent CONFIG_CPU_PPC
  depend CONFIG_ARCH_SOCLIB
  provide CONFIG_CPU_CACHE
  provide CONFIG_CPU_CACHE_LINE=4
  provide CONFIG_CPU_SMP_CAPABLE
  provide CONFIG_CPU_WAIT_IRQ
  provide CONFIG_CPU_PPC_WAIT_MSRWE
#  depend CONFIG_COMPILE_SOFTFLOAT
  provide CONFIG_CPU_NAME=ppc405
  provide CONFIG_COMPILE_MCPU=405
%config end


######################################################################
# Provided tokens, not definable by user directly
# DG jan 2017 enlarged boot segment
%config CONFIG_CPU_PPC
  desc PowerPC processors support
  parent CONFIG_CPU_META
  flags internal private

  when CONFIG_CPU_PPC_SOCLIB

  module cpu Hexo
  depend CONFIG_ARCH_SOCLIB
  provide CONFIG_CPU_ARCHNAME=ppc
  provide CONFIG_CPU_RESET_ADDR=0xffffff80
  provide CONFIG_CPU_RESET_SIZE=0x80
  provide CONFIG_CPU_ENDIAN_BIG
  provide CONFIG_CPU_EXCEPTION_ALIGN=0x00010000
  provide CONFIG_HEXO_STACK_ALIGN=16
  require CONFIG_HEXO_STACK_ALIGN>=16
%config end

%config CONFIG_CPU_PPC_WAIT_OPCODE
  parent CONFIG_CPU_PPC
  desc PPC processor support power wait instruction (Power ISA 2.0) to enter wait state
  flags meta
%config end

%config CONFIG_CPU_PPC_WAIT_MSRWE
  parent CONFIG_CPU_PPC
  desc PPC processor support Wait State Enable bit in MSR to enter wait state
  flags meta
%config end

