% two-level 
area_rram_mux_nonisolate_two_level = 2:2:32;
pn_ratio = 1;
prog_pn_ratio = 1;
pullup_trans_size = 1;
for i=1:1:length(area_rram_mux_nonisolate_two_level)
  area_multiplexing = (2*i+1)*(trans_area(1)+ trans_area(prog_pn_ratio))+(ceil(2*i))*(trans_area(1)+ trans_area(prog_pn_ratio));
  area_pullup_trans = 0*(trans_area(pullup_trans_size)+ trans_area(pullup_trans_size));

  area_buf = (2*i + 1) * (trans_area(1)+ trans_area(1*pn_ratio));

  area_rram_mux_nonisolate_two_level(i) = area_multiplexing + area_buf + area_pullup_trans;
end
% Delay and power when VDD=0.5V 
rram_mux_nonisolate_two_level_0p5V = [
2, 1.3155e-11,4.125e-09,1.5275e-06,3.8515e-17;
4, 1.75e-11,1.195e-08,1.3535e-06,4.244e-17;
6, 1.7495e-11,1.62e-08,1.358e-06,4.2535e-17;
8, 1.7545e-11,1.95e-08,1.586e-06,5.014e-17;
10,1.7545e-11,2.375e-08,1.5915e-06,5.0345e-17;
12,1.7485e-11,2.801e-08,1.3765e-06,4.303e-17;
14,1.717e-11,3.131e-08,1.603e-06,5.068e-17;
16,1.7625e-11,3.573e-08,1.3925e-06,4.4235e-17;
18,1.718e-11,3.879e-08,1.61e-06,5.096e-17;
20,1.7625e-11,4.326e-08,1.401e-06,4.4455e-17;
22,1.718e-11,4.637e-08,1.6205e-06,5.1295e-17;
24,1.716e-11,4.96e-08,1.6225e-06,5.1365e-17;
26,1.719e-11,5.385e-08,1.6265e-06,5.1555e-17;
28,1.719e-11,5.708e-08,1.629e-06,5.165e-17;
30,1.75e-11,6.166e-08,1.4265e-06,4.499e-17;
32,1.7185e-11,6.466e-08,1.6395e-06,5.1985e-17;
];

% Delay and power when VDD=0.6V 
rram_mux_nonisolate_two_level_0p6V = [
2, 1.00555e-11,4.844e-09,2.7915e-06,5.872e-17;
4, 1.3715e-11,1.449e-08,2.4305e-06,6.2845e-17;
6, 1.3725e-11,1.945e-08,2.486e-06,6.414e-17;
8, 1.313e-11,2.318e-08,2.823e-06,7.1685e-17;
10,1.3135e-11,2.812e-08,2.8295e-06,7.19e-17;
12,1.371e-11,3.312e-08,2.513e-06,6.4655e-17;
14,1.327e-11,3.684e-08,2.8165e-06,7.22e-17;
16,1.3705e-11,4.183e-08,2.5285e-06,6.5e-17;
18,1.326e-11,4.543e-08,2.8255e-06,7.245e-17;
20,1.3695e-11,5.043e-08,2.5415e-06,6.524e-17;
22,1.3255e-11,5.421e-08,2.84e-06,7.2825e-17;
24,1.325e-11,5.785e-08,2.843e-06,7.2895e-17;
26,1.324e-11,6.281e-08,2.8495e-06,7.309e-17;
28,1.3235e-11,6.645e-08,2.8525e-06,7.3165e-17;
30,1.369e-11,7.146e-08,2.5685e-06,6.594e-17;
32,1.323e-11,7.511e-08,2.8675e-06,7.354e-17;
];

% Delay and power when VDD=0.7V 
rram_mux_nonisolate_two_level_0p7V = [
2, 8.3605e-12,5.982e-09,4.389e-06,8.3285e-17;
4, 1.1825e-11,1.78e-08,3.9285e-06,9.0155e-17;
6, 1.182e-11,2.375e-08,3.942e-06,9.036e-17;
8, 1.137e-11,2.815e-08,4.3875e-06,9.8495e-17;
10,1.171e-11,3.41e-08,4.407e-06,9.936e-17;
12,1.1815e-11,4.012e-08,3.9755e-06,9.0985e-17;
14,1.1375e-11,4.452e-08,4.4185e-06,9.912e-17;
16,1.1835e-11,5.053e-08,3.9945e-06,9.1115e-17;
18,1.1385e-11,5.476e-08,4.432e-06,9.9425e-17;
20,1.181e-11,6.078e-08,4.0105e-06,9.1655e-17;
22,1.138e-11,6.519e-08,4.451e-06,9.9815e-17;
24,1.164e-11,6.947e-08,4.4445e-06,1.0049e-16;
26,1.1385e-11,7.543e-08,4.4655e-06,1.00135e-16;
28,1.164e-11,7.971e-08,4.456e-06,1.0078e-16;
30,1.1805e-11,8.574e-08,4.046e-06,9.246e-17;
32,1.164e-11,9.015e-08,4.4745e-06,1.0117e-16;
];
