;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL @120, #160
	SPL @120, #160
	SUB #120, @160
	SPL <121, 103
	SUB 0, 0
	SUB 0, 0
	SUB 20, -905
	SPL <121, 106
	SUB #120, @160
	SUB 0, 0
	SUB #130, @160
	SUB @-10, <-10
	SUB @-10, <-10
	MOV -1, <-20
	SUB @-10, <-10
	SUB @-10, <-10
	SUB #120, @160
	SUB #120, @160
	SUB #120, @160
	SUB @-10, -10
	SUB @-10, -10
	ADD 12, @10
	SUB -207, <-126
	SPL @120, #160
	SPL <121, 103
	SUB #0, @-40
	SUB #0, @-40
	SUB @121, 106
	SUB #0, @-40
	MOV @-127, 102
	SPL @310, 90
	SUB -1, <-20
	CMP -207, <-126
	CMP -207, <-126
	MOV @-127, 102
	ADD -207, <-126
	SPL -10, @-10
	SPL -10, @-10
	SPL -10, @-10
	SPL -10, @-10
	SPL -10, @-10
	CMP -207, <-126
	ADD 12, @10
	SPL 0, <402
	SUB @121, 106
	MOV -4, <-20
