# VLSI-Internship-Tasks
# ğŸ› ï¸ VLSI Internship Tasks â€“ Beginner Level Projects
As part of the VLSI internship program, I was assigned a set of 6 design tasks to strengthen my fundamentals in digital design using Verilog HDL.
This repository contains my initial two implementations â€” DIGITAL LOGIC DESIGN WITH VERILOG and a FINITE STATE MACHINE (FSM) DESIGN .
These beginner-level projects helped me get hands-on experience with Verilog coding, simulation, and understanding digital circuit behavior.

## ğŸš€ Tools & Languages Used
- Verilog HDL
- Xilinx Vivado 

## âœ… Completed Tasks
### ğŸ“Œ Task 1 â€“ DIGITAL LOGIC DESIGN WITH VERILOG
- Designed a basic digital logic circuits like logic gates,universal gates, adders, and multiplexers using Verilog.
- Verified the output using a testbench.
- Observed waveform outputs through simulation.
ğŸ‘‰ [./Task1_DIGITAL LOGIC DESIGN WITH VERILOG/]

### ğŸ“Œ Task 2 â€“ FINITE STATE MACHINE (FSM) DESIGN 
- Implemented a FSM machines that is moore,and melay models in Verilog.
- Verified the functionality via simulation.
- Designed basic testbench to ensure correct logic operation.
ğŸ‘‰ [Click here to view Task 2](./Task2_MuxDesign)

## ğŸ™Œ Acknowledgements
Grateful for the opportunity to explore VLSI design as part of this internship.  
This journey helped strengthen my digital design fundamentals and inspired me to explore VLSI as a career path.

Feel free to explore the folders and reach out with suggestions or feedback!
