WEBVTT
Kind: captions
Language: en

00:00:00.050 --> 00:00:10.480 

8086<00:00:01.460> microprocessor<00:00:02.460> tutorial<00:00:03.210> 2<00:00:03.799> features

00:00:10.480 --> 00:00:10.490 

00:00:10.490 --> 00:00:14.499 

welcome<00:00:11.490> to<00:00:11.759> my<00:00:11.969> tutorial<00:00:12.300> on<00:00:13.309> microprocessor

00:00:14.499 --> 00:00:14.509 
welcome to my tutorial on microprocessor

00:00:14.509 --> 00:00:17.480 
welcome to my tutorial on microprocessor
please<00:00:15.509> subscribe<00:00:16.260> my<00:00:16.650> channel<00:00:16.680> for<00:00:17.430> regular

00:00:17.480 --> 00:00:17.490 
please subscribe my channel for regular

00:00:17.490 --> 00:00:20.520 
please subscribe my channel for regular
weekly<00:00:18.359> videos

00:00:20.520 --> 00:00:20.530 
weekly videos

00:00:20.530 --> 00:00:27.340 
weekly videos
16-bit<00:00:21.530> microprocessor<00:00:23.350> 8086<00:00:24.350> features<00:00:26.050> 8086

00:00:27.340 --> 00:00:27.350 
16-bit microprocessor 8086 features 8086

00:00:27.350 --> 00:00:31.589 
16-bit microprocessor 8086 features 8086
is<00:00:27.530> a<00:00:27.590> 16-bit<00:00:28.580> processor<00:00:29.420> it's<00:00:30.200> a<00:00:30.770> tell<00:00:31.340> you

00:00:31.589 --> 00:00:31.599 
is a 16-bit processor it's a tell you

00:00:31.599 --> 00:00:34.720 
is a 16-bit processor it's a tell you
internal<00:00:32.599> registers<00:00:33.170> works<00:00:33.530> with<00:00:33.830> 16<00:00:34.400> bit

00:00:34.720 --> 00:00:34.730 
internal registers works with 16 bit

00:00:34.730 --> 00:00:38.320 
internal registers works with 16 bit
binary<00:00:35.180> word<00:00:37.059> 8086

00:00:38.320 --> 00:00:38.330 
binary word 8086

00:00:38.330 --> 00:00:42.490 
binary word 8086
has<00:00:38.629> a<00:00:38.660> 16-bit<00:00:39.650> data<00:00:39.830> bus<00:00:40.449> it<00:00:41.449> can<00:00:41.989> read<00:00:42.290> or

00:00:42.490 --> 00:00:42.500 
has a 16-bit data bus it can read or

00:00:42.500 --> 00:00:45.280 
has a 16-bit data bus it can read or
write<00:00:42.710> data<00:00:43.070> to<00:00:43.489> a<00:00:43.520> memory<00:00:44.090> slash<00:00:44.480> port<00:00:44.989> either

00:00:45.280 --> 00:00:45.290 
write data to a memory slash port either

00:00:45.290 --> 00:00:48.990 
write data to a memory slash port either
16<00:00:45.980> bits<00:00:46.250> or<00:00:46.520> 8<00:00:46.550> bit<00:00:47.150> at<00:00:47.390> a<00:00:47.420> time

00:00:48.990 --> 00:00:49.000 
16 bits or 8 bit at a time

00:00:49.000 --> 00:00:52.840 
16 bits or 8 bit at a time
8086<00:00:50.000> has<00:00:50.600> a<00:00:50.629> 20-bit<00:00:51.410> address<00:00:51.650> bus<00:00:52.309> which

00:00:52.840 --> 00:00:52.850 
8086 has a 20-bit address bus which

00:00:52.850 --> 00:00:57.580 
8086 has a 20-bit address bus which
means<00:00:53.210> it<00:00:53.840> can<00:00:54.470> address<00:00:54.739> up<00:00:55.220> to<00:00:55.750> 220<00:00:56.750> equals<00:00:56.870> 1

00:00:57.580 --> 00:00:57.590 
means it can address up to 220 equals 1

00:00:57.590 --> 00:01:01.420 
means it can address up to 220 equals 1
megabytes<00:00:58.250> memory<00:00:58.969> location<00:01:00.430> frequency

00:01:01.420 --> 00:01:01.430 
megabytes memory location frequency

00:01:01.430 --> 00:01:08.920 
megabytes memory location frequency
range<00:01:01.760> of<00:01:02.410> 8086<00:01:03.410> is<00:01:03.860> 6<00:01:04.399> to<00:01:04.729> 10<00:01:04.970> megahertz<00:01:07.930> the

00:01:08.920 --> 00:01:08.930 
range of 8086 is 6 to 10 megahertz the

00:01:08.930 --> 00:01:12.609 
range of 8086 is 6 to 10 megahertz the
introduction<00:01:09.800> of<00:01:09.950> the<00:01:10.130> 8086<00:01:11.619> microprocessor

00:01:12.609 --> 00:01:12.619 
introduction of the 8086 microprocessor

00:01:12.619 --> 00:01:16.480 
introduction of the 8086 microprocessor
in<00:01:13.750> 1978<00:01:14.750> set<00:01:15.110> the<00:01:15.380> stage<00:01:15.710> for<00:01:16.009> an<00:01:16.130> industry

00:01:16.480 --> 00:01:16.490 
in 1978 set the stage for an industry

00:01:16.490 --> 00:01:19.090 
in 1978 set the stage for an industry
and<00:01:16.880> worldwide<00:01:17.660> standard<00:01:18.530> that<00:01:18.740> would<00:01:18.890> become

00:01:19.090 --> 00:01:19.100 
and worldwide standard that would become

00:01:19.100 --> 00:01:22.150 
and worldwide standard that would become
a<00:01:19.369> basis<00:01:20.000> for<00:01:20.300> the<00:01:20.570> architecture<00:01:21.500> of<00:01:21.530> every

00:01:22.150 --> 00:01:22.160 
a basis for the architecture of every

00:01:22.160 --> 00:01:25.389 
a basis for the architecture of every
computer<00:01:22.610> made<00:01:23.090> today<00:01:23.709> regardless<00:01:24.709> of<00:01:25.220> the

00:01:25.389 --> 00:01:25.399 
computer made today regardless of the

00:01:25.399 --> 00:01:29.020 
computer made today regardless of the
operating<00:01:25.880> system<00:01:26.860> this<00:01:27.860> chip<00:01:28.340> had<00:01:28.580> a<00:01:28.610> certain

00:01:29.020 --> 00:01:29.030 
operating system this chip had a certain

00:01:29.030 --> 00:01:31.480 
operating system this chip had a certain
set<00:01:29.539> of<00:01:29.750> features<00:01:30.020> that<00:01:30.560> led<00:01:30.800> to<00:01:31.039> it<00:01:31.190> becoming

00:01:31.480 --> 00:01:31.490 
set of features that led to it becoming

00:01:31.490 --> 00:01:33.699 
set of features that led to it becoming
the<00:01:32.030> chip<00:01:32.300> that<00:01:32.479> almost<00:01:32.959> all<00:01:33.259> modern

00:01:33.699 --> 00:01:33.709 
the chip that almost all modern

00:01:33.709 --> 00:01:37.749 
the chip that almost all modern
processors<00:01:34.700> are<00:01:35.000> based<00:01:35.209> on<00:01:36.399> 16-bit<00:01:37.399> data

00:01:37.749 --> 00:01:37.759 
processors are based on 16-bit data

00:01:37.759 --> 00:01:42.249 
processors are based on 16-bit data
transfer<00:01:38.539> the<00:01:39.530> 8086<00:01:40.369> was<00:01:41.360> one<00:01:41.630> of<00:01:41.780> the<00:01:41.929> first

00:01:42.249 --> 00:01:42.259 
transfer the 8086 was one of the first

00:01:42.259 --> 00:01:45.839 
transfer the 8086 was one of the first
ships<00:01:42.590> to<00:01:42.800> use<00:01:43.190> a<00:01:43.220> 16-bit<00:01:44.209> data<00:01:44.390> transfer<00:01:45.319> bus

00:01:45.839 --> 00:01:45.849 
ships to use a 16-bit data transfer bus

00:01:45.849 --> 00:01:49.029 
ships to use a 16-bit data transfer bus
making<00:01:46.849> it<00:01:47.000> much<00:01:47.270> faster<00:01:47.660> and<00:01:48.110> more<00:01:48.440> software

00:01:49.029 --> 00:01:49.039 
making it much faster and more software

00:01:49.039 --> 00:01:51.570 
making it much faster and more software
friendly<00:01:49.670> than<00:01:49.910> older<00:01:50.300> 8-bit<00:01:51.020> chips

00:01:51.570 --> 00:01:51.580 
friendly than older 8-bit chips

00:01:51.580 --> 00:01:55.089 
friendly than older 8-bit chips
this<00:01:52.580> allowed<00:01:53.060> the<00:01:53.479> processor<00:01:54.259> to<00:01:54.289> transfer

00:01:55.089 --> 00:01:55.099 
this allowed the processor to transfer

00:01:55.099 --> 00:01:58.719 
this allowed the processor to transfer
data<00:01:55.429> faster<00:01:56.149> greatly<00:01:57.140> increasing<00:01:57.979> speed<00:01:58.459> and

00:01:58.719 --> 00:01:58.729 
data faster greatly increasing speed and

00:01:58.729 --> 00:02:00.880 
data faster greatly increasing speed and
increasing<00:01:59.360> possible<00:02:00.229> software

00:02:00.880 --> 00:02:00.890 
increasing possible software

00:02:00.890 --> 00:02:04.300 
increasing possible software
capabilities<00:02:02.020> it<00:02:03.020> also<00:02:03.530> allowed<00:02:03.920> the

00:02:04.300 --> 00:02:04.310 
capabilities it also allowed the

00:02:04.310 --> 00:02:07.210 
capabilities it also allowed the
processor<00:02:05.060> to<00:02:05.090> address<00:02:05.750> larger<00:02:06.440> amounts<00:02:07.069> of

00:02:07.210 --> 00:02:07.220 
processor to address larger amounts of

00:02:07.220 --> 00:02:12.430 
processor to address larger amounts of
memory<00:02:08.410> reverse<00:02:09.550> compatibility<00:02:10.599> the<00:02:11.599> 8086

00:02:12.430 --> 00:02:12.440 
memory reverse compatibility the 8086

00:02:12.440 --> 00:02:15.850 
memory reverse compatibility the 8086
processor<00:02:12.940> was<00:02:13.940> also<00:02:14.510> designed<00:02:14.750> to<00:02:15.349> still<00:02:15.650> be

00:02:15.850 --> 00:02:15.860 
processor was also designed to still be

00:02:15.860 --> 00:02:18.850 
processor was also designed to still be
compatible<00:02:16.310> with<00:02:16.790> another<00:02:17.180> popular<00:02:17.840> but<00:02:18.560> less

00:02:18.850 --> 00:02:18.860 
compatible with another popular but less

00:02:18.860 --> 00:02:22.990 
compatible with another popular but less
powerful<00:02:19.730> chip<00:02:20.030> the<00:02:20.630> 8080<00:02:21.520> this<00:02:22.520> allowed

00:02:22.990 --> 00:02:23.000 
powerful chip the 8080 this allowed

00:02:23.000 --> 00:02:26.350 
powerful chip the 8080 this allowed
greater<00:02:23.300> flexibility<00:02:24.260> for<00:02:24.530> PC<00:02:25.360> manufacturers

00:02:26.350 --> 00:02:26.360 
greater flexibility for PC manufacturers

00:02:26.360 --> 00:02:29.170 
greater flexibility for PC manufacturers
who<00:02:26.750> wanted<00:02:27.170> to<00:02:27.230> be<00:02:27.560> able<00:02:27.800> to<00:02:28.310> offer<00:02:28.579> chips

00:02:29.170 --> 00:02:29.180 
who wanted to be able to offer chips

00:02:29.180 --> 00:02:31.360 
who wanted to be able to offer chips
with<00:02:29.450> the<00:02:29.599> greatest<00:02:30.129> compatibility<00:02:31.129> with

00:02:31.360 --> 00:02:31.370 
with the greatest compatibility with

00:02:31.370 --> 00:02:33.250 
with the greatest compatibility with
existing<00:02:31.420> software

00:02:33.250 --> 00:02:33.260 
existing software

00:02:33.260 --> 00:02:39.160 
existing software
read<00:02:33.890> more<00:02:35.680> processor<00:02:36.680> speed<00:02:37.099> and<00:02:37.400> memory<00:02:38.170> the

00:02:39.160 --> 00:02:39.170 
read more processor speed and memory the

00:02:39.170 --> 00:02:43.119 
read more processor speed and memory the
8086<00:02:40.720> microprocessor<00:02:41.720> also<00:02:42.260> supported<00:02:43.010> the

00:02:43.119 --> 00:02:43.129 
8086 microprocessor also supported the

00:02:43.129 --> 00:02:46.210 
8086 microprocessor also supported the
supplemental<00:02:44.049> coprocessor<00:02:45.220> sometimes

00:02:46.210 --> 00:02:46.220 
supplemental coprocessor sometimes

00:02:46.220 --> 00:02:49.330 
supplemental coprocessor sometimes
installed<00:02:47.000> on<00:02:47.360> motherboards<00:02:47.959> to<00:02:48.709> perform

00:02:49.330 --> 00:02:49.340 
installed on motherboards to perform

00:02:49.340 --> 00:02:52.210 
installed on motherboards to perform
routine<00:02:50.079> mathematical<00:02:51.079> functions<00:02:51.709> in<00:02:51.950> order

00:02:52.210 --> 00:02:52.220 
routine mathematical functions in order

00:02:52.220 --> 00:02:55.000 
routine mathematical functions in order
to<00:02:52.610> free<00:02:53.000> up<00:02:53.299> processor<00:02:54.079> power<00:02:54.349> for<00:02:54.739> other

00:02:55.000 --> 00:02:55.010 
to free up processor power for other

00:02:55.010 --> 00:02:56.110 
to free up processor power for other
uses

00:02:56.110 --> 00:02:56.120 
uses

00:02:56.120 --> 00:03:00.309 
uses
it<00:02:57.019> requires<00:02:57.709> single-phase<00:02:58.610> clock<00:02:59.180> with<00:02:59.599> 33

00:03:00.309 --> 00:03:00.319 
it requires single-phase clock with 33

00:03:00.319 --> 00:03:03.250 
it requires single-phase clock with 33
percent<00:03:00.920> duty<00:03:01.250> cycle<00:03:01.400> to<00:03:01.940> provide<00:03:02.689> internal

00:03:03.250 --> 00:03:03.260 
percent duty cycle to provide internal

00:03:03.260 --> 00:03:07.660 
percent duty cycle to provide internal
timing<00:03:04.040> it<00:03:04.970> requires<00:03:05.629> +5<00:03:06.560> volts<00:03:07.099> power<00:03:07.400> supply

00:03:07.660 --> 00:03:07.670 
timing it requires +5 volts power supply

00:03:07.670 --> 00:03:14.440 
timing it requires +5 volts power supply
a<00:03:08.859> 40<00:03:09.859> pin<00:03:10.159> dual<00:03:10.430> inline<00:03:10.970> package<00:03:12.909> 8086<00:03:13.909> is

00:03:14.440 --> 00:03:14.450 
a 40 pin dual inline package 8086 is

00:03:14.450 --> 00:03:17.979 
a 40 pin dual inline package 8086 is
designed<00:03:14.989> to<00:03:15.319> operate<00:03:15.739> in<00:03:16.159> two<00:03:16.459> modes<00:03:16.989> minimum

00:03:17.979 --> 00:03:17.989 
designed to operate in two modes minimum

00:03:17.989 --> 00:03:21.430 
designed to operate in two modes minimum
mode<00:03:18.290> and<00:03:18.590> maximum<00:03:19.250> mode<00:03:19.599> the<00:03:20.599> minimum<00:03:21.139> mode

00:03:21.430 --> 00:03:21.440 
mode and maximum mode the minimum mode

00:03:21.440 --> 00:03:24.520 
mode and maximum mode the minimum mode
is<00:03:21.680> selected<00:03:21.950> by<00:03:22.639> applying<00:03:23.090> logic<00:03:23.780> 1<00:03:24.049> to<00:03:24.409> the

00:03:24.520 --> 00:03:24.530 
is selected by applying logic 1 to the

00:03:24.530 --> 00:03:28.780 
is selected by applying logic 1 to the
ambient<00:03:25.040> slash<00:03:25.370> MX<00:03:26.090> input<00:03:26.810> pin<00:03:27.190> the<00:03:28.190> maximum

00:03:28.780 --> 00:03:28.790 
ambient slash MX input pin the maximum

00:03:28.790 --> 00:03:32.319 
ambient slash MX input pin the maximum
mode<00:03:29.150> is<00:03:29.420> selected<00:03:30.079> by<00:03:30.379> applying<00:03:30.799> logic<00:03:31.549> 0<00:03:31.879> to

00:03:32.319 --> 00:03:32.329 
mode is selected by applying logic 0 to

00:03:32.329 --> 00:03:37.449 
mode is selected by applying logic 0 to
the<00:03:32.450> M<00:03:32.629> and<00:03:32.659> slash<00:03:33.290> MX<00:03:33.980> input<00:03:34.700> pin<00:03:36.459> incoming

00:03:37.449 --> 00:03:37.459 
the M and slash MX input pin incoming

00:03:37.459 --> 00:03:40.420 
the M and slash MX input pin incoming
sessions<00:03:38.120> I<00:03:38.359> am<00:03:38.510> going<00:03:38.930> to<00:03:39.169> explain<00:03:39.590> about<00:03:39.980> the

00:03:40.420 --> 00:03:40.430 
sessions I am going to explain about the

00:03:40.430 --> 00:03:42.819 
sessions I am going to explain about the
internal<00:03:41.120> architecture<00:03:41.359> and<00:03:42.260> various

00:03:42.819 --> 00:03:42.829 
internal architecture and various

00:03:42.829 --> 00:03:47.909 
internal architecture and various
operations<00:03:43.790> of<00:03:44.180> the<00:03:44.329> 8086<00:03:45.940> microprocessor

00:03:47.909 --> 00:03:47.919 
operations of the 8086 microprocessor

00:03:47.919 --> 00:03:50.650 
operations of the 8086 microprocessor
including<00:03:48.919> the<00:03:49.160> signal<00:03:49.669> diagram<00:03:50.389> and

00:03:50.650 --> 00:03:50.660 
including the signal diagram and

00:03:50.660 --> 00:03:54.670 
including the signal diagram and
functions<00:03:51.349> of<00:03:51.500> each<00:03:51.919> pin<00:03:52.370> of<00:03:52.579> the<00:03:52.730> 8086<00:03:53.510> MP<00:03:54.410> so

00:03:54.670 --> 00:03:54.680 
functions of each pin of the 8086 MP so

00:03:54.680 --> 00:03:58.390 
functions of each pin of the 8086 MP so
stay<00:03:54.980> tuned<00:03:55.750> don't<00:03:56.750> forget<00:03:57.290> to<00:03:57.500> subscribe<00:03:57.739> to

00:03:58.390 --> 00:03:58.400 
stay tuned don't forget to subscribe to

00:03:58.400 --> 00:04:02.229 
stay tuned don't forget to subscribe to
my<00:03:58.519> channel<00:03:59.120> for<00:03:59.389> next<00:03:59.780> updates<00:04:01.030> thanks<00:04:02.030> for

00:04:02.229 --> 00:04:02.239 
my channel for next updates thanks for

00:04:02.239 --> 00:04:05.589 
my channel for next updates thanks for
liking<00:04:02.510> the<00:04:02.959> video<00:04:03.260> sharing<00:04:04.060> his<00:04:05.060> caring

00:04:05.589 --> 00:04:05.599 
liking the video sharing his caring

00:04:05.599 --> 00:04:08.860 
liking the video sharing his caring
please<00:04:06.379> share<00:04:06.829> this<00:04:07.160> video<00:04:07.430> on<00:04:07.970> your<00:04:08.180> Facebook

00:04:08.860 --> 00:04:08.870 
please share this video on your Facebook

00:04:08.870 --> 00:04:13.659 
please share this video on your Facebook
and<00:04:09.139> Twitter<00:04:09.590> profiles<00:04:10.900> thank<00:04:11.900> you<00:04:12.400> meet<00:04:13.400> you

00:04:13.659 --> 00:04:13.669 
and Twitter profiles thank you meet you

00:04:13.669 --> 00:04:17.260 
and Twitter profiles thank you meet you
in<00:04:13.910> next<00:04:14.120> session<00:04:14.660> 3

