*********************************************************************************
Commit: 9c535e6b859d811bb7435776fa9b5af818c170b7 
*********************************************************************************

[BoardPkg]

  iDisp audio loss after S3 event
  - CD Clock Init in BIOS during S3 resume was going through.
  - Disabled SkipCdClockInit to enable CD clock flow in BIOS.
  - Correct iDisp code Device ID value
  
  Hsd-es-id: 16011335934
  [internal-only]:
  
  Change-Id: Ibf16470d4e15c6a96f605e196f1604da38723dfc
  Original commit hash: cc2406a83584ccbae0fc4f7d98b1701f2e11b449
  
  TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
  TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: ae1cb166795408bfe52201330dc055e5b26cb1f6 
*********************************************************************************

[BoardPkg]

  Add warning in head of board GPIO table for native function pin
  
  many customers faced native function fail caused by redundancy and incorrect native GPIO pins definition in customres GPIO table.
  As we know now GPIO programming flow has been improved and removed all native function pins definition in boards/RVPs GPIO table, matter those pins are controlled by BIOS policies or HW/ME soft strap setting.
  But customers dont be aware this improvement and keep including native pins definition in customers board GPIO table, that impacts native function abnormal in corner case
  
  Hsd-es-id:https://hsdes.intel.com/appstore/article/#/16010975684
  Change-Id: Ia40898c5c7f9287f9213d943dc2ad51d356b951f
  Original commit hash: a0dcb2aa5206788c38a90913bbcde22894b6168f
  
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPreMem.h
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPreMem.h
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPostMem.h
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPreMem.h
  TigerLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiGpioTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap
  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 7b26e4c8b8a55a6916a93d40f4de393dd483a0f9 
*********************************************************************************

[BoardPkg]

  [TGL_UP3_UP4] [Ubuntu]The Firmware Test Suite (fwts) Fails
  
  Fix the inconsistency for ACPI revision in between FADT and MADT.
  
  Hsd-es-id: 22010771636
  [internal-only]:
  
  Change-Id: I41cfbbb29d1766c261d7de12d01eabe3d9220061
  Original commit hash: e042bc2f863cb40240dffb25fce38dca30f3db96
  
  TigerLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.act
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 982f2fa8b98c7f09dbcf54e38182d82be20ca96a 
*********************************************************************************

[PlatformPkg]

  TigerLakePlatSamplePkg/MicrocodeUpdate.c: Fix uCode update failure
  
  Skip try to load Microcode patch on BSP and AP, currently, this is more
  like a workaround to pass ucode update test, in near future, will dig
  out the rootcause in AP.
  
  Hsd-es-id: 16011299242
  Change-Id: Ifaca028a08e2838a6f75c56a1b29e70e1eaf376f
  Original commit hash: cc8a2237be5aabf00c8ede3289dd017ebc9a2432
  
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future
  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 7d724a274cf2b84d54632be416e9c0977815b6af 
*********************************************************************************

[BoardPkg]

  Update BIOS ID to 3261.01
  
  Hsd-es-id: N/A
  [internal-only]:
  
  Change-Id: I448a1c02a022fed747692828f0f93860f4409a27
  Original commit hash: ffe645253bd60c588c6b07c172fabb3d6d765b63
  
  TigerLakeBoardPkg/BiosId.env
  TigerLakeFspPkg/TigerLakeFspPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 71205119be6464c49cfb804af8d9a44657e6593f 
*********************************************************************************

[SiliconPkg]

  BIOS fix for TGL boot thermal issue on cTDP SKUs
  
  GetConfigBlock in PreMem Policy
  
  Hsd-es-id: 14011734719
  Change-Id: I2579da088d6698a1c537b2f888f9e95b0b40152a
  Original commit hash: 7fb7bb071f350dca9602a178df59c7f53a797dfd
  
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 426edefc52383ac48d8af94c8bded5be13d2f759 
*********************************************************************************

[SiliconPkg]

  TGLH[Security] : SUT is not booting to OS after flashing Debug bios v3235_01.
  
  According to BWG, 1ms delay is required for hardware to set ClkReq status bit, but within 1ms delay hardware is not able to set ClkReq status bit for all ports.So additional 1 ms delay is added here as a temporary WA until this issue is root caused and a permanent solution is identified.
  Remove L1AUTOPG bit programming from post-mem, as this bit is already programmed according to EP capability in PciExpressHelpersLib during OnReadyToBoot.
  
  Hsd-es-id: 16011256722
  
  Change-Id: I223147dc4763fdf3510f3ad9af0b9a3171c7f8c2
  Original commit hash: d36f3b36099031577ec6c08018ab23ec68ffa837
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security
  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 75e8f816b85cf0ce59980fd2218010ed4da2a9c4 
*********************************************************************************

[CPU], [PlatformPkg]

  BIOS fix for TGL boot thermal issue on cTDP SKUs
  
  Problem was found on 28W cTDP CPUs on 12W/15W TDP boards.
  Processor was not able to complete boot due to thermal-trip/thermal shutdown before the BIOS has a chance to set BIOS_RESET_CPL (for all power/thermal configurations to take effects).
  
  Proposed Solution:
  Lower the boot ratio (to prevent thermal overload) using legacy Flex Ratio. BIOS has the ability to set the desired base ratio in early boot if cTDP profile is properly setup (BIOS setup menu or in code).
  The solution allows boot at proper boot ratio the platform is meant to boot without hardware/Pcode/uCode/strap changes.
  
  The solution will work any SKU (U/Y/S/H):
  Platforms that rely on nominal TDP (or have no cTDP fusing) are not affected
  OC (TGL-H) is not affected
  
  Hsd-es-id: 14011734719
  Change-Id: Ieb2004f68cd617b5da7314097810b2f064245506
  Original commit hash: e69be3421e2216c1f50740d2b1b25fc409d17bdb
  
  ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
  ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Include/OemSetup.h
  TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: strap
  --Commit Message Contains Key Word: hardware
  --Commit Message Contains Key Word: fusing

*********************************************************************************
Commit: b326a2131dbd6da160762b07d7233ef458200706 
*********************************************************************************

[SiliconPkg]

  ME State is disabled by default in BIOS with consumer SKU
  
  Fixed potential buffer overflow
  
  Hsd-es-id: 16011303221
  [internal-only]:
  
  Change-Id: I1815bf0323b41207803739a9d357cc3a4e7c7607
  Original commit hash: a43f6bf188d4ed0163dc7387618d3c1b0849584d
  
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 932fb549ee0974dfa0a9a75eb21a65ca8ba36ee8 
*********************************************************************************

[SiliconPkg]

  Changing below register values as per BWG rev 1
  
  V_PCIE_L1SCAP_PTV
  V_PCIE_L1SCAP_PCMRT
  V_PCIE_PCIEPMECTL3_PMREQCPGEXH
  B_PCIE_ADVMCTRL_PMREQBLKPGRSPT_OFFSET
  (cherry picked from https://git-amr7.devtools.intel.com/gerrit/79456)
  
  Changing below register values as per BWG rev 1.1
  
  1."R_PCIE_AECR1G3"      Offset 0xC80 Bit14 'DTCGCM'   - Set to 0x1
  2."R_PCIE_ADVMCTRL"     Offset 0x5BC Bits 18:16       - [DMI]Programmed PMREQCWC to 0x6
  3."R_PCIE_VTDBADDRL"    Offset 0x590 Bit 0            - Set PCIEVTDBAREN bit based on IOP Vtd enable/disable policy
  4."R_PCIE_PCIERTP1"     Offset 0x300 Bits 15:00       - Value changed to 0x00B7E5BB when LCTL.ES=0
  (cherry picked from https://git-amr-7.devtools.intel.com/gerrit/#/c/80681/)
  
  Hsd-es-id: 16010966572
  Impact Platforms: TGL
  Change-Id: Ie1d9af2088d2fec28ee5eb1ce6ab785f0587e995
  Original commit hash: 3e73112a2ef3982f8210d9da960793ae4bc757c5
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 6534ff38138738c2647271056b7be2a8879ecf7c 
*********************************************************************************

[SiliconPkg]

  [TGL] ITbtPcieTunnelingForUsb4 default in policy structures does not match setup or comments.
  
  Sync setup "ITbtPcieTunnelingForUsb4" value to policy structures.
  
  Hsd-es-id: 22010908606
  [internal-only]:
  
  Change-Id: I78d81c9320e645b0d420b804fd984cd8a59aec9a
  Original commit hash: 9d3d7c8f3bc9a6d02a6dd186cbf9e06fc5f36fd7
  
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 632a2500bdd8d613dad6d0a01fb1e8e6c3bd1013 
*********************************************************************************

[SiliconPkg]

  Revert "C1S/MemoryInit/Tgl: [TGL-B2][LPDDR4]  (TBT HotPlug) IOM stuck at MUX_AGENT_ALT_MODE_REQ stage 4 on connect after S4 exit  due to ddrio command timeout"
  
  This reverts commit 5fc4075d8d7b791719e341be70c30675ac65f1da.
  
  Hsd-es-id: 14011758329
  Change-Id: Id2cbb5b47f788b7293668167d2ee96808e611db7
  Original commit hash: 400bd2b2727882a36a8f06679bc89d0a085f6aba
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 1fe7d0e04f7fc67ea8fe51c270e0f86a5a48e500 
*********************************************************************************

[SiliconPkg]

  TGL/RKL/ADL:  add requirement to configure GT DFD_RESTORE feature as locked, disabled for security
  
  Hsd-es-id: 16011236096
  Change-Id: I4fd950bb94e5629a7244bc0a71995df724780d20
  Original commit hash: 18dcc65e4335d172edea75f0960f8e5b26e1baeb
  
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: ad59ac96762c1a69bace78f42fea07dc02376ba9 
*********************************************************************************

[PCH], [PlatformPkg]

  Suspend time value is '0' after performing S3 in Performance BIOS
  
  Updated smram with suspend time record does not write back to memory. Add write back and flush cache after saving LockBox.
  wbinvd before going to sleep is removed by https://hsdes.intel.com/appstore/article/#/1407946952, issue exposed since TGL and onwards.
  Move record suspend start in PchSmmCore, which is used to be in PlatformSmm.c S3SleepEntryCallback.
  
  Hsd-es-id: 16010660833, 16010818549
  Change-Id: Idd87ca30eaecb6ac83a3698391d0dc5bcd2d4e8f
  Original commit hash: 707aede5661df7e947a7c98ea043f1fd428709c5
  
  ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
  ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcherServer.inf
  ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
  ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSx.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

################################################################################

Report Summary: Backstop found 14 suspect commits for review 

Warnings Found:
  Commit: 9c535e6    --Commit Message Contains Key Word: internal
  Commit: ae1cb16    --Commit Message Contains Key Word: strap
  Commit: ae1cb16    --Commit Message Contains Key Word: HW
  Commit: 7b26e4c    --Commit Message Contains Key Word: internal
  Commit: 982f2fa    --Commit Message Contains Key Word: future
  Commit: 982f2fa    --Commit Message Contains Key Word: Workaround
  Commit: 7d724a2    --Commit Message Contains Key Word: internal
  Commit: 7120511    --Commit Message Contains Key Word: sku
  Commit: 426edef    --Commit Message Contains Key Word: security
  Commit: 426edef    --Commit Message Contains Key Word: hardware
  Commit: 75e8f81    --Commit Message Contains Key Word: sku
  Commit: 75e8f81    --Commit Message Contains Key Word: strap
  Commit: 75e8f81    --Commit Message Contains Key Word: hardware
  Commit: 75e8f81    --Commit Message Contains Key Word: fusing
  Commit: b326a21    --Commit Message Contains Key Word: sku
  Commit: b326a21    --Commit Message Contains Key Word: internal
  Commit: 932fb54    --Commit Message Contains Key Word: http
  Commit: 6534ff3    --Commit Message Contains Key Word: internal
  Commit: 632a250    --Commit Message Contains Key Word: revert
  Commit: 1fe7d0e    --Commit Message Contains Key Word: security
  Commit: ad59ac9    --Commit Message Contains Key Word: http
