/* bench 4846.0.0 18945bd1fef2 */
/* bench 4846.0.1 10b6cde4c269 */
/* bench 4846.0.2 971c4311514b */
/* bench 4846.0.3 2f2992122b04 */
/* bench 4846.0.4 db63079c4388 */
/* bench 4846.0.5 b522a59852d7 */
/* bench 4846.0.6 9ca86486a47c */
/* bench 4846.0.7 21a1e4901f20 */
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_X86_SPINLOCK_H
#define _ASM_X86_SPINLOCK_H

#include <linux/jump_label.h>
#include <linux/atomic.h>
#include <asm/page.h>
#include <asm/processor.h>
#include <linux/compiler.h>
#include <asm/paravirt.h>
#include <asm/bitops.h>

/*
 * Your basic SMP spinlocks, allowing only a single CPU anywhere
 *
 * Simple spin lock operations.  There are two variants, one clears IRQ's
 * on the local processor, one does not.
 *
 * These are fair FIFO ticket locks, which support up to 2^16 CPUs.
 *
 * (the type definitions are in asm/spinlock_types.h)
 */

/* How long a lock should spin before we consider blocking */
#define SPIN_THRESHOLD	(1 << 15)

#include <asm/qspinlock.h>

/*
 * Read-write spinlocks, allowing multiple readers
 * but only one writer.
 *
 * NOTE! it is quite common to have readers in interrupts
 * but no interrupt writers. For those circumstances we
 * can "mix" irq-safe locks - any writer needs to get a
 * irq-safe write-lock, but readers can get non-irqsafe
 * read-locks.
/* bench 24379.3.0 97ef848a173b */
/* bench 24379.3.1 c9f0b6b425c6 */
/* bench 24379.3.2 4987859fafcc */
/* bench 24379.3.3 2cc9072dba95 */
/* bench 24379.3.4 5435280c9890 */
/* bench 24379.3.5 a8c823d5a7d5 */
/* bench 24379.3.6 1171a1d8601b */
 * x86 specific optimization.
 */

#include <asm/qrwlock.h>

#endif /* _ASM_X86_SPINLOCK_H */
