<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › usb › host › alchemy-common.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>alchemy-common.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * USB block power/access management abstraction.</span>
<span class="cm"> *</span>
<span class="cm"> * Au1000+: The OHCI block control register is at the far end of the OHCI memory</span>
<span class="cm"> *	    area. Au1550 has OHCI on different base address. No need to handle</span>
<span class="cm"> *	    UDC here.</span>
<span class="cm"> * Au1200:  one register to control access and clocks to O/EHCI, UDC and OTG</span>
<span class="cm"> *	    as well as the PHY for EHCI and UDC.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/syscore_ops.h&gt;</span>
<span class="cp">#include &lt;asm/mach-au1x00/au1000.h&gt;</span>

<span class="cm">/* control register offsets */</span>
<span class="cp">#define AU1000_OHCICFG	0x7fffc</span>
<span class="cp">#define AU1550_OHCICFG	0x07ffc</span>
<span class="cp">#define AU1200_USBCFG	0x04</span>

<span class="cm">/* Au1000 USB block config bits */</span>
<span class="cp">#define USBHEN_RD	(1 &lt;&lt; 4)		</span><span class="cm">/* OHCI reset-done indicator */</span><span class="cp"></span>
<span class="cp">#define USBHEN_CE	(1 &lt;&lt; 3)		</span><span class="cm">/* OHCI block clock enable */</span><span class="cp"></span>
<span class="cp">#define USBHEN_E	(1 &lt;&lt; 2)		</span><span class="cm">/* OHCI block enable */</span><span class="cp"></span>
<span class="cp">#define USBHEN_C	(1 &lt;&lt; 1)		</span><span class="cm">/* OHCI block coherency bit */</span><span class="cp"></span>
<span class="cp">#define USBHEN_BE	(1 &lt;&lt; 0)		</span><span class="cm">/* OHCI Big-Endian */</span><span class="cp"></span>

<span class="cm">/* Au1200 USB config bits */</span>
<span class="cp">#define USBCFG_PFEN	(1 &lt;&lt; 31)		</span><span class="cm">/* prefetch enable (undoc) */</span><span class="cp"></span>
<span class="cp">#define USBCFG_RDCOMB	(1 &lt;&lt; 30)		</span><span class="cm">/* read combining (undoc) */</span><span class="cp"></span>
<span class="cp">#define USBCFG_UNKNOWN	(5 &lt;&lt; 20)		</span><span class="cm">/* unknown, leave this way */</span><span class="cp"></span>
<span class="cp">#define USBCFG_SSD	(1 &lt;&lt; 23)		</span><span class="cm">/* serial short detect en */</span><span class="cp"></span>
<span class="cp">#define USBCFG_PPE	(1 &lt;&lt; 19)		</span><span class="cm">/* HS PHY PLL */</span><span class="cp"></span>
<span class="cp">#define USBCFG_UCE	(1 &lt;&lt; 18)		</span><span class="cm">/* UDC clock enable */</span><span class="cp"></span>
<span class="cp">#define USBCFG_ECE	(1 &lt;&lt; 17)		</span><span class="cm">/* EHCI clock enable */</span><span class="cp"></span>
<span class="cp">#define USBCFG_OCE	(1 &lt;&lt; 16)		</span><span class="cm">/* OHCI clock enable */</span><span class="cp"></span>
<span class="cp">#define USBCFG_FLA(x)	(((x) &amp; 0x3f) &lt;&lt; 8)</span>
<span class="cp">#define USBCFG_UCAM	(1 &lt;&lt; 7)		</span><span class="cm">/* coherent access (undoc) */</span><span class="cp"></span>
<span class="cp">#define USBCFG_GME	(1 &lt;&lt; 6)		</span><span class="cm">/* OTG mem access */</span><span class="cp"></span>
<span class="cp">#define USBCFG_DBE	(1 &lt;&lt; 5)		</span><span class="cm">/* UDC busmaster enable */</span><span class="cp"></span>
<span class="cp">#define USBCFG_DME	(1 &lt;&lt; 4)		</span><span class="cm">/* UDC mem enable */</span><span class="cp"></span>
<span class="cp">#define USBCFG_EBE	(1 &lt;&lt; 3)		</span><span class="cm">/* EHCI busmaster enable */</span><span class="cp"></span>
<span class="cp">#define USBCFG_EME	(1 &lt;&lt; 2)		</span><span class="cm">/* EHCI mem enable */</span><span class="cp"></span>
<span class="cp">#define USBCFG_OBE	(1 &lt;&lt; 1)		</span><span class="cm">/* OHCI busmaster enable */</span><span class="cp"></span>
<span class="cp">#define USBCFG_OME	(1 &lt;&lt; 0)		</span><span class="cm">/* OHCI mem enable */</span><span class="cp"></span>
<span class="cp">#define USBCFG_INIT_AU1200	(USBCFG_PFEN | USBCFG_RDCOMB | USBCFG_UNKNOWN |\</span>
<span class="cp">				 USBCFG_SSD | USBCFG_FLA(0x20) | USBCFG_UCAM | \</span>
<span class="cp">				 USBCFG_GME | USBCFG_DBE | USBCFG_DME |	       \</span>
<span class="cp">				 USBCFG_EBE | USBCFG_EME | USBCFG_OBE |	       \</span>
<span class="cp">				 USBCFG_OME)</span>

<span class="cm">/* Au1300 USB config registers */</span>
<span class="cp">#define USB_DWC_CTRL1		0x00</span>
<span class="cp">#define USB_DWC_CTRL2		0x04</span>
<span class="cp">#define USB_VBUS_TIMER		0x10</span>
<span class="cp">#define USB_SBUS_CTRL		0x14</span>
<span class="cp">#define USB_MSR_ERR		0x18</span>
<span class="cp">#define USB_DWC_CTRL3		0x1C</span>
<span class="cp">#define USB_DWC_CTRL4		0x20</span>
<span class="cp">#define USB_OTG_STATUS		0x28</span>
<span class="cp">#define USB_DWC_CTRL5		0x2C</span>
<span class="cp">#define USB_DWC_CTRL6		0x30</span>
<span class="cp">#define USB_DWC_CTRL7		0x34</span>
<span class="cp">#define USB_PHY_STATUS		0xC0</span>
<span class="cp">#define USB_INT_STATUS		0xC4</span>
<span class="cp">#define USB_INT_ENABLE		0xC8</span>

<span class="cp">#define USB_DWC_CTRL1_OTGD	0x04 </span><span class="cm">/* set to DISable OTG */</span><span class="cp"></span>
<span class="cp">#define USB_DWC_CTRL1_HSTRS	0x02 </span><span class="cm">/* set to ENable EHCI */</span><span class="cp"></span>
<span class="cp">#define USB_DWC_CTRL1_DCRS	0x01 </span><span class="cm">/* set to ENable UDC */</span><span class="cp"></span>

<span class="cp">#define USB_DWC_CTRL2_PHY1RS	0x04 </span><span class="cm">/* set to enable PHY1 */</span><span class="cp"></span>
<span class="cp">#define USB_DWC_CTRL2_PHY0RS	0x02 </span><span class="cm">/* set to enable PHY0 */</span><span class="cp"></span>
<span class="cp">#define USB_DWC_CTRL2_PHYRS	0x01 </span><span class="cm">/* set to enable PHY */</span><span class="cp"></span>

<span class="cp">#define USB_DWC_CTRL3_OHCI1_CKEN	(1 &lt;&lt; 19)</span>
<span class="cp">#define USB_DWC_CTRL3_OHCI0_CKEN	(1 &lt;&lt; 18)</span>
<span class="cp">#define USB_DWC_CTRL3_EHCI0_CKEN	(1 &lt;&lt; 17)</span>
<span class="cp">#define USB_DWC_CTRL3_OTG0_CKEN		(1 &lt;&lt; 16)</span>

<span class="cp">#define USB_SBUS_CTRL_SBCA		0x04 </span><span class="cm">/* coherent access */</span><span class="cp"></span>

<span class="cp">#define USB_INTEN_FORCE			0x20</span>
<span class="cp">#define USB_INTEN_PHY			0x10</span>
<span class="cp">#define USB_INTEN_UDC			0x08</span>
<span class="cp">#define USB_INTEN_EHCI			0x04</span>
<span class="cp">#define USB_INTEN_OHCI1			0x02</span>
<span class="cp">#define USB_INTEN_OHCI0			0x01</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">alchemy_usb_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__au1300_usb_phyctl</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r</span><span class="p">,</span> <span class="n">s</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL2</span><span class="p">);</span>
	<span class="n">s</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL3</span><span class="p">);</span>

	<span class="n">s</span> <span class="o">&amp;=</span> <span class="n">USB_DWC_CTRL3_OHCI1_CKEN</span> <span class="o">|</span> <span class="n">USB_DWC_CTRL3_OHCI0_CKEN</span> <span class="o">|</span>
		<span class="n">USB_DWC_CTRL3_EHCI0_CKEN</span> <span class="o">|</span> <span class="n">USB_DWC_CTRL3_OTG0_CKEN</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* simply enable all PHYs */</span>
		<span class="n">r</span> <span class="o">|=</span> <span class="n">USB_DWC_CTRL2_PHY1RS</span> <span class="o">|</span> <span class="n">USB_DWC_CTRL2_PHY0RS</span> <span class="o">|</span>
		     <span class="n">USB_DWC_CTRL2_PHYRS</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL2</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">s</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* no USB block active, do disable all PHYs */</span>
		<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">USB_DWC_CTRL2_PHY1RS</span> <span class="o">|</span> <span class="n">USB_DWC_CTRL2_PHY0RS</span> <span class="o">|</span>
		       <span class="n">USB_DWC_CTRL2_PHYRS</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL2</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__au1300_ohci_control</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">,</span> <span class="kt">int</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL7</span><span class="p">);</span>  <span class="cm">/* start OHCI clock */</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL3</span><span class="p">);</span>	<span class="cm">/* enable OHCI block */</span>
		<span class="n">r</span> <span class="o">|=</span> <span class="p">(</span><span class="n">id</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">?</span> <span class="n">USB_DWC_CTRL3_OHCI0_CKEN</span>
			       <span class="o">:</span> <span class="n">USB_DWC_CTRL3_OHCI1_CKEN</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL3</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="n">__au1300_usb_phyctl</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>	<span class="cm">/* power up the PHYs */</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_INT_ENABLE</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">|=</span> <span class="p">(</span><span class="n">id</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">?</span> <span class="n">USB_INTEN_OHCI0</span> <span class="o">:</span> <span class="n">USB_INTEN_OHCI1</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_INT_ENABLE</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="cm">/* reset the OHCI start clock bit */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL7</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_INT_ENABLE</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">((</span><span class="n">id</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">?</span> <span class="n">USB_INTEN_OHCI0</span> <span class="o">:</span> <span class="n">USB_INTEN_OHCI1</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_INT_ENABLE</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL3</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">((</span><span class="n">id</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">?</span> <span class="n">USB_DWC_CTRL3_OHCI0_CKEN</span>
				 <span class="o">:</span> <span class="n">USB_DWC_CTRL3_OHCI1_CKEN</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL3</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="n">__au1300_usb_phyctl</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__au1300_ehci_control</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL3</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">|=</span> <span class="n">USB_DWC_CTRL3_EHCI0_CKEN</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL3</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL1</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">|=</span> <span class="n">USB_DWC_CTRL1_HSTRS</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL1</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="n">__au1300_usb_phyctl</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_INT_ENABLE</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">|=</span> <span class="n">USB_INTEN_EHCI</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_INT_ENABLE</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_INT_ENABLE</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">USB_INTEN_EHCI</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_INT_ENABLE</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL1</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">USB_DWC_CTRL1_HSTRS</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL1</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL3</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">USB_DWC_CTRL3_EHCI0_CKEN</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL3</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="n">__au1300_usb_phyctl</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__au1300_udc_control</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL1</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">|=</span> <span class="n">USB_DWC_CTRL1_DCRS</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL1</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="n">__au1300_usb_phyctl</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_INT_ENABLE</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">|=</span> <span class="n">USB_INTEN_UDC</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_INT_ENABLE</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_INT_ENABLE</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">USB_INTEN_UDC</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_INT_ENABLE</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL1</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">USB_DWC_CTRL1_DCRS</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL1</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="n">__au1300_usb_phyctl</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__au1300_otg_control</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL3</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">|=</span> <span class="n">USB_DWC_CTRL3_OTG0_CKEN</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL3</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL1</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">USB_DWC_CTRL1_OTGD</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL1</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="n">__au1300_usb_phyctl</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL1</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">|=</span> <span class="n">USB_DWC_CTRL1_OTGD</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL1</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL3</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">USB_DWC_CTRL3_OTG0_CKEN</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL3</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>

		<span class="n">__au1300_usb_phyctl</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">au1300_usb_control</span><span class="p">(</span><span class="kt">int</span> <span class="n">block</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span>
		<span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AU1300_USB_CTL_PHYS_ADDR</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">block</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ALCHEMY_USB_OHCI0</span>:
		<span class="n">__au1300_ohci_control</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_USB_OHCI1</span>:
		<span class="n">__au1300_ohci_control</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_USB_EHCI0</span>:
		<span class="n">__au1300_ehci_control</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_USB_UDC0</span>:
		<span class="n">__au1300_udc_control</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_USB_OTG0</span>:
		<span class="n">__au1300_otg_control</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">au1300_usb_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span>
		<span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AU1300_USB_CTL_PHYS_ADDR</span><span class="p">);</span>

	<span class="cm">/* set some sane defaults.  Note: we don&#39;t fiddle with DWC_CTRL4</span>
<span class="cm">	 * here at all: Port 2 routing (EHCI or UDC) must be set either</span>
<span class="cm">	 * by boot firmware or platform init code; I can&#39;t autodetect</span>
<span class="cm">	 * a sane setting.</span>
<span class="cm">	 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_INT_ENABLE</span><span class="p">);</span> <span class="cm">/* disable all USB irqs */</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL3</span><span class="p">);</span> <span class="cm">/* disable all clocks */</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_MSR_ERR</span><span class="p">);</span> <span class="cm">/* clear all errors */</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_INT_STATUS</span><span class="p">);</span> <span class="cm">/* clear int status */</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="cm">/* set coherent access bit */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">USB_SBUS_CTRL_SBCA</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_SBUS_CTRL</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__au1200_ohci_control</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AU1200_USBCFG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span> <span class="o">|</span> <span class="n">USBCFG_OCE</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AU1200_USBCFG</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">2000</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">USBCFG_OCE</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AU1200_USBCFG</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__au1200_ehci_control</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AU1200_USBCFG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span> <span class="o">|</span> <span class="n">USBCFG_ECE</span> <span class="o">|</span> <span class="n">USBCFG_PPE</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AU1200_USBCFG</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">r</span> <span class="o">&amp;</span> <span class="n">USBCFG_UCE</span><span class="p">))</span>		<span class="cm">/* UDC also off? */</span>
			<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">USBCFG_PPE</span><span class="p">;</span>	<span class="cm">/* yes: disable HS PHY PLL */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">USBCFG_ECE</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AU1200_USBCFG</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__au1200_udc_control</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AU1200_USBCFG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span> <span class="o">|</span> <span class="n">USBCFG_UCE</span> <span class="o">|</span> <span class="n">USBCFG_PPE</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AU1200_USBCFG</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">r</span> <span class="o">&amp;</span> <span class="n">USBCFG_ECE</span><span class="p">))</span>		<span class="cm">/* EHCI also off? */</span>
			<span class="n">r</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">USBCFG_PPE</span><span class="p">;</span>	<span class="cm">/* yes: disable HS PHY PLL */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">USBCFG_UCE</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AU1200_USBCFG</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">au1200_coherency_bug</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_DMA_COHERENT)</span>
	<span class="cm">/* Au1200 AB USB does not support coherent memory */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">read_c0_prid</span><span class="p">()</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Au1200 USB: this is chip revision AB !!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Au1200 USB: update your board or re-configure&quot;</span>
				 <span class="s">&quot; the kernel</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">au1200_usb_control</span><span class="p">(</span><span class="kt">int</span> <span class="n">block</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span>
			<span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AU1200_USB_CTL_PHYS_ADDR</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">block</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ALCHEMY_USB_OHCI0</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">au1200_coherency_bug</span><span class="p">();</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="n">enable</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="n">__au1200_ohci_control</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_USB_UDC0</span>:
		<span class="n">__au1200_udc_control</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_USB_EHCI0</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">au1200_coherency_bug</span><span class="p">();</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="n">enable</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="n">__au1200_ehci_control</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/* initialize USB block(s) to a known working state */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">au1200_usb_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span>
			<span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AU1200_USB_CTL_PHYS_ADDR</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">USBCFG_INIT_AU1200</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AU1200_USBCFG</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">au1000_usb_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rb</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">rb</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>

<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">r</span> <span class="o">|=</span> <span class="n">USBHEN_BE</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">r</span> <span class="o">|=</span> <span class="n">USBHEN_C</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__au1xx0_ohci_control</span><span class="p">(</span><span class="kt">int</span> <span class="n">enable</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rb</span><span class="p">,</span> <span class="kt">int</span> <span class="n">creg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">rb</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">creg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span> <span class="o">|</span> <span class="n">USBHEN_CE</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">creg</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span> <span class="o">|</span> <span class="n">USBHEN_CE</span> <span class="o">|</span> <span class="n">USBHEN_E</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">creg</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>

		<span class="cm">/* wait for reset complete (read reg twice: au1500 erratum) */</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">creg</span><span class="p">),</span>
			<span class="o">!</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">creg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">USBHEN_RD</span><span class="p">))</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">r</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">USBHEN_CE</span> <span class="o">|</span> <span class="n">USBHEN_E</span><span class="p">),</span> <span class="n">base</span> <span class="o">+</span> <span class="n">creg</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">au1000_usb_control</span><span class="p">(</span><span class="kt">int</span> <span class="n">block</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rb</span><span class="p">,</span>
				     <span class="kt">int</span> <span class="n">creg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">block</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ALCHEMY_USB_OHCI0</span>:
		<span class="n">__au1xx0_ohci_control</span><span class="p">(</span><span class="n">enable</span><span class="p">,</span> <span class="n">rb</span><span class="p">,</span> <span class="n">creg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * alchemy_usb_control - control Alchemy on-chip USB blocks</span>
<span class="cm"> * @block:	USB block to target</span>
<span class="cm"> * @enable:	set 1 to enable a block, 0 to disable</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">alchemy_usb_control</span><span class="p">(</span><span class="kt">int</span> <span class="n">block</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">alchemy_usb_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">alchemy_get_cputype</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1000</span>:
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1500</span>:
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1100</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">au1000_usb_control</span><span class="p">(</span><span class="n">block</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span>
				<span class="n">AU1000_USB_OHCI_PHYS_ADDR</span><span class="p">,</span> <span class="n">AU1000_OHCICFG</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1550</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">au1000_usb_control</span><span class="p">(</span><span class="n">block</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span>
				<span class="n">AU1550_USB_OHCI_PHYS_ADDR</span><span class="p">,</span> <span class="n">AU1550_OHCICFG</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1200</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">au1200_usb_control</span><span class="p">(</span><span class="n">block</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1300</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">au1300_usb_control</span><span class="p">(</span><span class="n">block</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">alchemy_usb_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">alchemy_usb_control</span><span class="p">);</span>


<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">alchemy_usb_pmdata</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">au1000_usb_pm</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">br</span><span class="p">,</span> <span class="kt">int</span> <span class="n">creg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">susp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">br</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">susp</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">alchemy_usb_pmdata</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">creg</span><span class="p">);</span>
		<span class="cm">/* There appears to be some undocumented reset register.... */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x04</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">creg</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">alchemy_usb_pmdata</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">base</span> <span class="o">+</span> <span class="n">creg</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">au1200_usb_pm</span><span class="p">(</span><span class="kt">int</span> <span class="n">susp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span>
			<span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AU1200_USB_OTG_PHYS_ADDR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">susp</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* save OTG_CAP/MUX registers which indicate port routing */</span>
		<span class="cm">/* FIXME: write an OTG driver to do that */</span>
		<span class="n">alchemy_usb_pmdata</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">);</span>
		<span class="n">alchemy_usb_pmdata</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="mh">0x04</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* restore access to all MMIO areas */</span>
		<span class="n">au1200_usb_init</span><span class="p">();</span>

		<span class="cm">/* restore OTG_CAP/MUX registers */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">alchemy_usb_pmdata</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">alchemy_usb_pmdata</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x04</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">au1300_usb_pm</span><span class="p">(</span><span class="kt">int</span> <span class="n">susp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span>
			<span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AU1300_USB_CTL_PHYS_ADDR</span><span class="p">);</span>
	<span class="cm">/* remember Port2 routing */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">susp</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">alchemy_usb_pmdata</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL4</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">au1300_usb_init</span><span class="p">();</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">alchemy_usb_pmdata</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">base</span> <span class="o">+</span> <span class="n">USB_DWC_CTRL4</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">alchemy_usb_pm</span><span class="p">(</span><span class="kt">int</span> <span class="n">susp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">alchemy_get_cputype</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1000</span>:
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1500</span>:
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1100</span>:
		<span class="n">au1000_usb_pm</span><span class="p">(</span><span class="n">AU1000_USB_OHCI_PHYS_ADDR</span><span class="p">,</span> <span class="n">AU1000_OHCICFG</span><span class="p">,</span> <span class="n">susp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1550</span>:
		<span class="n">au1000_usb_pm</span><span class="p">(</span><span class="n">AU1550_USB_OHCI_PHYS_ADDR</span><span class="p">,</span> <span class="n">AU1550_OHCICFG</span><span class="p">,</span> <span class="n">susp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1200</span>:
		<span class="n">au1200_usb_pm</span><span class="p">(</span><span class="n">susp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1300</span>:
		<span class="n">au1300_usb_pm</span><span class="p">(</span><span class="n">susp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">alchemy_usb_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">alchemy_usb_pm</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">alchemy_usb_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">alchemy_usb_pm</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">syscore_ops</span> <span class="n">alchemy_usb_pm_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">alchemy_usb_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">alchemy_usb_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">alchemy_usb_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">alchemy_get_cputype</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1000</span>:
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1500</span>:
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1100</span>:
		<span class="n">au1000_usb_init</span><span class="p">(</span><span class="n">AU1000_USB_OHCI_PHYS_ADDR</span><span class="p">,</span> <span class="n">AU1000_OHCICFG</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1550</span>:
		<span class="n">au1000_usb_init</span><span class="p">(</span><span class="n">AU1550_USB_OHCI_PHYS_ADDR</span><span class="p">,</span> <span class="n">AU1550_OHCICFG</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1200</span>:
		<span class="n">au1200_usb_init</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ALCHEMY_CPU_AU1300</span>:
		<span class="n">au1300_usb_init</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">register_syscore_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">alchemy_usb_pm_ops</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">alchemy_usb_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
