{
   "ActiveEmotionalView":"Color Coded",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 3620 -y 20 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 3620 -y 50 -defaultsOSRD
preplace port mdio_phy -pg 1 -lvl 7 -x 3620 -y 1060 -defaultsOSRD
preplace port rgmii -pg 1 -lvl 7 -x 3620 -y 1090 -defaultsOSRD
preplace port scf_i2c_0 -pg 1 -lvl 7 -x 3620 -y 860 -defaultsOSRD
preplace port scf_i2c_1 -pg 1 -lvl 7 -x 3620 -y 800 -defaultsOSRD
preplace port scf_i2c_2 -pg 1 -lvl 7 -x 3620 -y 830 -defaultsOSRD
preplace port i2c_10g -pg 1 -lvl 7 -x 3620 -y 890 -defaultsOSRD
preplace port local_i2c -pg 1 -lvl 7 -x 3620 -y 920 -defaultsOSRD
preplace port scf_tdi_1 -pg 1 -lvl 7 -x 3620 -y 1540 -defaultsOSRD
preplace port scf_tms_1 -pg 1 -lvl 7 -x 3620 -y 1510 -defaultsOSRD
preplace port scf_tck_1 -pg 1 -lvl 7 -x 3620 -y 1480 -defaultsOSRD
preplace port scf_tdo_0 -pg 1 -lvl 0 -x -80 -y 1460 -defaultsOSRD
preplace port scf_tdi_0 -pg 1 -lvl 7 -x 3620 -y 1450 -defaultsOSRD
preplace port scf_tms_0 -pg 1 -lvl 7 -x 3620 -y 1420 -defaultsOSRD
preplace port scf_tck_0 -pg 1 -lvl 7 -x 3620 -y 1390 -defaultsOSRD
preplace port scf_tdo_1 -pg 1 -lvl 0 -x -80 -y 1490 -defaultsOSRD
preplace port ipmc_sda_0 -pg 1 -lvl 7 -x 3620 -y 290 -defaultsOSRD
preplace port ipmc_scl_0 -pg 1 -lvl 7 -x 3620 -y 260 -defaultsOSRD
preplace port ipmc_scl_1 -pg 1 -lvl 7 -x 3620 -y 350 -defaultsOSRD
preplace port ipmc_sda_1 -pg 1 -lvl 7 -x 3620 -y 380 -defaultsOSRD
preplace port axi_c2c_phy_clk -pg 1 -lvl 0 -x -80 -y 1960 -defaultsOSRD
preplace port mgt_unlocked_top -pg 1 -lvl 0 -x -80 -y 1990 -defaultsOSRD
preplace port mgt_unlocked_bot -pg 1 -lvl 0 -x -80 -y 2180 -defaultsOSRD
preplace port mgt_chup_top -pg 1 -lvl 0 -x -80 -y 2540 -defaultsOSRD
preplace port mgt_chup_bot -pg 1 -lvl 0 -x -80 -y -80 -defaultsOSRD
preplace port rxvalid_top -pg 1 -lvl 0 -x -80 -y 1930 -defaultsOSRD
preplace port rxvalid_bot -pg 1 -lvl 0 -x -80 -y 2120 -defaultsOSRD
preplace port axi_clk -pg 1 -lvl 7 -x 3620 -y 2750 -defaultsOSRD
preplace port txready_top -pg 1 -lvl 0 -x -80 -y 2480 -defaultsOSRD
preplace port txvalid_top -pg 1 -lvl 7 -x 3620 -y 2810 -defaultsOSRD
preplace port txready_bot -pg 1 -lvl 0 -x -80 -y 2510 -defaultsOSRD
preplace port txvalid_bot -pg 1 -lvl 7 -x 3620 -y 2870 -defaultsOSRD
preplace port gtp_reset -pg 1 -lvl 7 -x 3620 -y 1300 -defaultsOSRD
preplace port do_cc_bot -pg 1 -lvl 7 -x 3620 -y 2260 -defaultsOSRD
preplace port do_cc_top -pg 1 -lvl 7 -x 3620 -y 1830 -defaultsOSRD
preplace port link_up_top -pg 1 -lvl 7 -x 3620 -y 1570 -defaultsOSRD
preplace port link_up_bot -pg 1 -lvl 7 -x 3620 -y 1600 -defaultsOSRD
preplace port c2c_slave_reset -pg 1 -lvl 7 -x 3620 -y 1360 -defaultsOSRD
preplace portBus phy_rst -pg 1 -lvl 7 -x 3620 -y 1120 -defaultsOSRD
preplace portBus en_ipmb_zynq -pg 1 -lvl 7 -x 3620 -y 1150 -defaultsOSRD
preplace portBus id -pg 1 -lvl 7 -x 3620 -y 1180 -defaultsOSRD
preplace portBus ready_ipmb_zynq -pg 1 -lvl 0 -x -80 -y 1310 -defaultsOSRD
preplace portBus los_10g -pg 1 -lvl 0 -x -80 -y 1340 -defaultsOSRD
preplace portBus ha -pg 1 -lvl 0 -x -80 -y 1280 -defaultsOSRD
preplace portBus pim_alarm -pg 1 -lvl 0 -x -80 -y 1370 -defaultsOSRD
preplace portBus qbv_on_off -pg 1 -lvl 7 -x 3620 -y 1210 -defaultsOSRD
preplace portBus hot_swap_sw -pg 1 -lvl 0 -x -80 -y 1400 -defaultsOSRD
preplace portBus prbs_sel -pg 1 -lvl 7 -x 3620 -y 1240 -defaultsOSRD
preplace portBus prbs_err -pg 1 -lvl 0 -x -80 -y 2210 -defaultsOSRD
preplace portBus tx_polarity -pg 1 -lvl 7 -x 3620 -y 1270 -defaultsOSRD
preplace portBus rxd_raw2 -pg 1 -lvl 0 -x -80 -y 1870 -defaultsOSRD
preplace portBus rxd_raw3 -pg 1 -lvl 0 -x -80 -y 2270 -defaultsOSRD
preplace portBus rxk_raw0 -pg 1 -lvl 0 -x -80 -y 2300 -defaultsOSRD
preplace portBus rxk_raw1 -pg 1 -lvl 0 -x -80 -y 2330 -defaultsOSRD
preplace portBus rxk_raw2 -pg 1 -lvl 0 -x -80 -y 2360 -defaultsOSRD
preplace portBus rxk_raw3 -pg 1 -lvl 0 -x -80 -y 2390 -defaultsOSRD
preplace portBus align_b0 -pg 1 -lvl 0 -x -80 -y 2420 -defaultsOSRD
preplace portBus rxd_raw0 -pg 1 -lvl 0 -x -80 -y 2240 -defaultsOSRD
preplace portBus rxd_raw1 -pg 1 -lvl 0 -x -80 -y 1840 -defaultsOSRD
preplace portBus align_lock -pg 1 -lvl 0 -x -80 -y 2450 -defaultsOSRD
preplace portBus rxdata_top -pg 1 -lvl 0 -x -80 -y 1900 -defaultsOSRD
preplace portBus rxdata_bot -pg 1 -lvl 0 -x -80 -y 2090 -defaultsOSRD
preplace portBus txdata_top -pg 1 -lvl 7 -x 3620 -y 2780 -defaultsOSRD
preplace portBus txdata_bot -pg 1 -lvl 7 -x 3620 -y 2840 -defaultsOSRD
preplace portBus rxclkcorcnt_top -pg 1 -lvl 0 -x -80 -y 2570 -defaultsOSRD
preplace portBus rxclkcorcnt_bot -pg 1 -lvl 0 -x -80 -y 2600 -defaultsOSRD
preplace portBus txk_raw1 -pg 1 -lvl 0 -x -80 -y 2780 -defaultsOSRD
preplace portBus txk_raw2 -pg 1 -lvl 0 -x -80 -y 2810 -defaultsOSRD
preplace portBus txd_raw0 -pg 1 -lvl 0 -x -80 -y 2630 -defaultsOSRD
preplace portBus txd_raw1 -pg 1 -lvl 0 -x -80 -y 2660 -defaultsOSRD
preplace portBus txd_raw2 -pg 1 -lvl 0 -x -80 -y 2690 -defaultsOSRD
preplace portBus txd_raw3 -pg 1 -lvl 0 -x -80 -y 2720 -defaultsOSRD
preplace portBus txk_raw0 -pg 1 -lvl 0 -x -80 -y 2750 -defaultsOSRD
preplace portBus txk_raw3 -pg 1 -lvl 0 -x -80 -y 2840 -defaultsOSRD
preplace inst eth1 -pg 1 -lvl 1 -x 220 -y 1140 -defaultsOSRD
preplace inst jtag -pg 1 -lvl 3 -x 1935 -y 1350 -defaultsOSRD
preplace inst ipmc -pg 1 -lvl 3 -x 1935 -y 360 -defaultsOSRD
preplace inst cpu -pg 1 -lvl 2 -x 1060 -y 560 -defaultsOSRD
preplace inst dbg -pg 1 -lvl 3 -x 1935 -y 110 -defaultsOSRD
preplace inst i2c -pg 1 -lvl 3 -x 1935 -y 820 -defaultsOSRD
preplace inst bram_loopback -pg 1 -lvl 3 -x 1935 -y 620 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 6 -x 3450 -y 2340 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 5 -x 2850 -y 2200 -defaultsOSRD
preplace inst axi_chip2chip_1 -pg 1 -lvl 5 -x 2850 -y 1880 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 1935 -y 1120 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -x 2250 -y 1560 -defaultsOSRD
preplace inst axisafety_2 -pg 1 -lvl 3 -x 1935 -y 1790 -defaultsOSRD
preplace inst axisafety_1 -pg 1 -lvl 3 -x 1935 -y 2110 -defaultsOSRD
preplace inst reg_bank_0 -pg 1 -lvl 5 -x 2850 -y 1290 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 3 -40 930 NJ 930 1210
preplace netloc Net 1 0 7 -20 940 410J 1060 1350 1470 2160 1450 2520 1640 NJ 1640 3600J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 0 6 30 1000 340J 1080 1420 1490 2130 1440 2530 1530 3170
preplace netloc processing_system7_0_FCLK_CLK2 1 0 3 10 1010 360J 1040 1240
preplace netloc processing_system7_0_FCLK_CLK1 1 0 3 -10 990 390J 1030 1250
preplace netloc axi_ethernet_0_phy_rst_n 1 1 6 NJ 1170 1290J 1210 2110J 1140 2580 1120 NJ 1120 NJ
preplace netloc axi_ethernet_0_mac_irq 1 1 1 380 520n
preplace netloc axi_ethernet_0_interrupt 1 1 1 430 540n
preplace netloc axi_ethernet_0_dma_mm2s_introut 1 1 1 370 480n
preplace netloc axi_ethernet_0_dma_s2mm_introut 1 1 1 420 500n
preplace netloc ARESETN_1 1 0 3 -30 970 440J 1020 1220
preplace netloc ipmc_jtag_TDI_1 1 3 4 NJ 1400 2540 1540 NJ 1540 NJ
preplace netloc ipmc_jtag_TMS_1 1 3 4 2100J 1390 2550 1510 NJ 1510 NJ
preplace netloc ipmc_jtag_TCK_1 1 3 4 NJ 1360 2560 1480 NJ 1480 NJ
preplace netloc TDO_0_0_1 1 0 3 -10J 1380 NJ 1380 NJ
preplace netloc ipmc_jtag_TDI_0 1 3 4 NJ 1340 2570 1450 NJ 1450 NJ
preplace netloc ipmc_jtag_TMS_0 1 3 4 NJ 1320 2580 1460 NJ 1460 3600J
preplace netloc ipmc_jtag_TCK_0 1 3 4 NJ 1300 2590 1440 3170J 1390 NJ
preplace netloc TDO_1_0_1 1 0 3 NJ 1490 NJ 1490 1390J
preplace netloc Net1 1 3 4 NJ 280 2620 290 NJ 290 NJ
preplace netloc Net2 1 3 4 NJ 260 N 260 NJ 260 NJ
preplace netloc Net3 1 3 4 NJ 360 2620 350 NJ 350 NJ
preplace netloc Net4 1 3 4 NJ 380 N 380 NJ 380 NJ
preplace netloc ipmc_jtag_irq 1 1 3 440 0 NJ 0 2130
preplace netloc ipmc_jtag_iic2intc_irpt 1 1 3 460 970 NJ 970 2130
preplace netloc ipmc_jtag_irq1 1 1 3 450 10 NJ 10 2160
preplace netloc ipmc_jtag_s0_o 1 1 3 460 180 NJ 180 2100
preplace netloc ipmc_jtag_s0_o1 1 1 3 510 190 NJ 190 2090
preplace netloc s0_i_1 1 2 1 1330 350n
preplace netloc s0_t_1 1 2 1 1380 390n
preplace netloc s0_i1_1 1 2 1 1370 370n
preplace netloc s0_t1_1 1 2 1 1430 410n
preplace netloc xlslice_0_Dout 1 5 2 3170J 1180 NJ
preplace netloc In0_0_1 1 0 5 NJ 1310 NJ 1310 1470J 1230 NJ 1230 2610
preplace netloc In1_0_1 1 0 5 NJ 1340 NJ 1340 1220J 1240 NJ 1240 2590
preplace netloc In2_0_1 1 0 5 -60J 950 400J 1050 1470 1220 NJ 1220 N
preplace netloc In3_0_1 1 0 5 NJ 1370 NJ 1370 1220J 1450 2090J 1290 2600
preplace netloc cpu_peripheral_reset 1 4 2 2620 1650 3080
preplace netloc i2c_iic2intc_irpt 1 1 3 480 940 1330J 980 2120
preplace netloc i2c_iic2intc_irpt1 1 1 3 490 950 1320J 960 2090
preplace netloc i2c_iic2intc_irpt2 1 1 3 470 1010 NJ 1010 2160
preplace netloc i2c_iic2intc_irpt3 1 1 3 500 990 NJ 990 2110
preplace netloc chip2chip_0_axi_c2c_link_status_out 1 4 3 2610 1570 3090 1570 N
preplace netloc chip2chip_1_axi_c2c_link_status_out 1 4 3 2620 1600 3100 1600 N
preplace netloc In8_0_1 1 0 5 NJ 1400 NJ 1400 1210J 1460 2110J 1380 N
preplace netloc reg_bank_en_ipmb_zynq 1 5 2 3100J 1150 NJ
preplace netloc reg_bank_qbv_on_off 1 5 2 3350J 1210 NJ
preplace netloc i2c_iic2intc_irpt4 1 1 3 510 1000 NJ 1000 2100
preplace netloc axi_c2c_phy_clk_0_1 1 0 6 NJ 1960 NJ 1960 NJ 1960 N 1960 2580 1690 3260
preplace netloc aurora_mmcm_not_locked_0_1 1 0 5 10J 2000 NJ 2000 NJ 2000 NJ 2000 2540
preplace netloc aurora_mmcm_not_locked_1_1 1 0 5 NJ 2180 NJ 2180 1340J 2220 NJ 2220 2480
preplace netloc axi_c2c_aurora_channel_up_0_1 1 2 4 1470 1480 2120 1430 2600 1470 3070
preplace netloc chip2chip_bot_ff_aurora_pma_init_out_0 1 5 1 3120 2040n
preplace netloc prbs_sel 1 5 2 3360J 1240 NJ
preplace netloc probe0_0_1 1 0 6 -10J 1680 NJ 1680 NJ 1680 NJ 1680 N 1680 3280J
preplace netloc chip2chip_top_ff_aurora_do_cc 1 5 2 3360 1780 3570
preplace netloc chip2chip_top_ff_aurora_pma_init_out 1 5 1 3280 1890n
preplace netloc chip2chip_top_ff_aurora_reset_pb 1 5 1 3260 1910n
preplace netloc chip2chip_top_ff_axi_c2c_config_error_out 1 5 1 3210 1930n
preplace netloc chip2chip_top_ff_axi_c2c_multi_bit_error_out 1 5 1 3130 1970n
preplace netloc chip2chip_top_ff_axi_c2c_link_error_out 1 5 1 3120 1990n
preplace netloc chip2chip_bot_ff_aurora_reset_pb 1 5 1 3130 2060n
preplace netloc chip2chip_bot_ff_axi_c2c_config_error_out 1 5 1 3140 2080n
preplace netloc chip2chip_bot_ff_axi_c2c_multi_bit_error_out 1 5 1 3150 2100n
preplace netloc chip2chip_bot_ff_axi_c2c_link_error_out 1 5 1 3190 2120n
preplace netloc chip2chip_bot_ff_aurora_do_cc 1 5 2 3110 1770 3580
preplace netloc reg_bank_Dout2 1 5 2 3170J 1270 NJ
preplace netloc rxd_raw2 1 0 6 -30J 2450 NJ 2450 NJ 2450 NJ 2450 2360 2460 3280J
preplace netloc rxd_raw3 1 0 6 NJ 2270 NJ 2270 NJ 2270 NJ 2270 2470 2370 3250J
preplace netloc rxk_raw0 1 0 6 NJ 2300 NJ 2300 NJ 2300 NJ 2300 2460 2380 3180J
preplace netloc rxk_raw1 1 0 6 NJ 2330 NJ 2330 NJ 2330 NJ 2330 2440 2390 3270J
preplace netloc rxk_raw2 1 0 6 -40J 2460 NJ 2460 NJ 2460 NJ 2460 2350 2470 3330J
preplace netloc rxk_raw3 1 0 6 -60J 2470 NJ 2470 NJ 2470 NJ 2470 2340 2480 3210J
preplace netloc align_b0 1 0 6 NJ 2420 NJ 2420 NJ 2420 NJ 2420 2410 2430 3310J
preplace netloc rxd_raw0 1 0 6 NJ 2240 NJ 2240 NJ 2240 NJ 2240 2450 2410 3240J
preplace netloc rxd_raw1 1 0 6 30J 2440 NJ 2440 NJ 2440 NJ 2440 2370 2450 3260J
preplace netloc align_lock 1 0 6 -50J 2430 NJ 2430 NJ 2430 NJ 2430 2380 2440 3340J
preplace netloc AXIS_RX_0_tdata_0_1 1 0 6 NJ 1900 NJ 1900 NJ 1900 2120 1810 2540 1700 3230J
preplace netloc AXIS_RX_0_tvalid_0_1 1 0 6 NJ 1930 NJ 1930 NJ 1930 2160 1830 2550 1710 3200J
preplace netloc AXIS_RX_0_tdata_1_1 1 0 6 -60J 1980 NJ 1980 NJ 1980 N 1980 2500 2400 NJ
preplace netloc AXIS_RX_0_tvalid_1_1 1 0 6 20J 1990 NJ 1990 NJ 1990 N 1990 2490 2420 NJ
preplace netloc axisafety_1_M_AXI_ARESETN 1 3 3 N 2140 2420 2560 N
preplace netloc axisafety_1_M_AXI_ARESETN_1 1 3 3 N 1820 2600 1670 3220
preplace netloc axi_chip2chip_1_axi_c2c_aurora_tx_tdata 1 5 2 3350 1760 3550J
preplace netloc axi_chip2chip_1_axi_c2c_aurora_tx_tvalid 1 5 2 3320 1730 3590J
preplace netloc axi_chip2chip_0_axi_c2c_aurora_tx_tvalid 1 5 2 3300 1750 3540J
preplace netloc axi_chip2chip_0_axi_c2c_aurora_tx_tdata 1 5 2 3290 1740 3560J
preplace netloc reg_bank_gtp_reset_14_0 1 5 2 3360J 1300 NJ
preplace netloc axi_gpio_0_gpio_io_o 1 3 2 N 1110 2610
preplace netloc reg_bank_0_reg_ro 1 3 3 N 1150 2590 1140 3090
preplace netloc axisafety_2_channel_up 1 3 3 N 1840 2560 1660 3160
preplace netloc axisafety_1_channel_up 1 3 3 N 2160 2390 2580 N
preplace netloc axisafety_1_o_read_fault 1 3 3 2100J 2080 2430 2620 N
preplace netloc axisafety_1_o_write_fault 1 3 3 2150J 2100 2400 2640 N
preplace netloc rxclkcorcnt_top 1 0 6 NJ 2570 NJ 2570 NJ 2570 NJ 2570 N 2570 3150
preplace netloc rxclkcorcnt_bot 1 0 6 NJ 2600 NJ 2600 NJ 2600 NJ 2600 N 2600 3130
preplace netloc txk_raw1 1 0 6 NJ 2780 NJ 2780 NJ 2780 NJ 2780 NJ 2780 3070
preplace netloc txk_raw2 1 0 6 NJ 2810 NJ 2810 NJ 2810 NJ 2810 NJ 2810 3220
preplace netloc txd_raw0 1 0 6 NJ 2630 NJ 2630 NJ 2630 NJ 2630 NJ 2630 3120
preplace netloc txd_raw1 1 0 6 NJ 2660 NJ 2660 NJ 2660 NJ 2660 NJ 2660 3110
preplace netloc txd_raw2 1 0 6 NJ 2690 NJ 2690 NJ 2690 NJ 2690 NJ 2690 3100
preplace netloc txd_raw3 1 0 6 NJ 2720 NJ 2720 NJ 2720 NJ 2720 NJ 2720 3090
preplace netloc txk_raw0 1 0 6 NJ 2750 NJ 2750 NJ 2750 NJ 2750 NJ 2750 3080
preplace netloc txk_raw3 1 0 6 NJ 2840 NJ 2840 NJ 2840 NJ 2840 NJ 2840 N
preplace netloc reg_bank_0_c2c_slave_reset 1 5 2 NJ 1360 NJ
preplace netloc axisafety_1_M_AXI_1 1 3 2 N 1740 2530
preplace netloc axisafety_1_M_AXI 1 3 2 2140 2070 2510
preplace netloc ps7_0_axi_periph_M02_AXI 1 0 3 0 960 NJ 960 1230
preplace netloc i2c_iic_rtl_4 1 3 4 NJ 810 2580 920 NJ 920 NJ
preplace netloc processing_system7_0_FIXED_IO 1 2 5 1260J 30 NJ 30 2620 50 NJ 50 NJ
preplace netloc S_AXI4_1 1 2 1 1300 290n
preplace netloc cpu_M13_AXI 1 2 1 1390 550n
preplace netloc cpu_M14_AXI 1 2 1 1310 570n
preplace netloc axi_iic_2_IIC 1 3 4 NJ 750 2610 830 NJ 830 NJ
preplace netloc ps7_0_axi_periph_M00_AXI 1 0 3 20 980 NJ 980 1260
preplace netloc axi_ethernet_0_mdio 1 1 6 NJ 1070 1450J 1020 NJ 1020 2610 1060 NJ 1060 NJ
preplace netloc s_axi_1 1 2 1 1270 350n
preplace netloc axi_ethernet_0_rgmii 1 1 6 NJ 1090 1460J 1030 NJ 1030 2590 1090 NJ 1090 NJ
preplace netloc axi_iic_0_IIC 1 3 4 NJ 770 2600 860 NJ 860 NJ
preplace netloc S_AXI5_1 1 2 1 1310 310n
preplace netloc axi_mem_intercon_M00_AXI 1 1 1 350 420n
preplace netloc cpu_M10_AXI 1 2 1 1450 490n
preplace netloc i2c_iic_rtl_3 1 3 4 NJ 790 2590 890 NJ 890 NJ
preplace netloc cpu_M16_AXI 1 2 1 1410 610n
preplace netloc s_axi_2 1 2 2 1280 1510 N
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 1270 90n
preplace netloc axi_iic_1_IIC 1 3 4 NJ 730 2620 800 NJ 800 NJ
preplace netloc s_axi1_1 1 2 1 1360 370n
preplace netloc cpu_M18_AXI 1 2 1 1400 600n
preplace netloc cpu_M17_AXI 1 2 1 1340 630n
preplace netloc S_AXI3_1 1 2 1 1290 270n
preplace netloc cpu_M11_AXI 1 2 1 1460 510n
preplace netloc cpu_M12_AXI 1 2 1 1440 530n
preplace netloc S_AXI6_1 1 2 1 1320 330n
preplace netloc processing_system7_0_DDR 1 2 5 1230J 20 NJ 20 N 20 NJ 20 NJ
preplace netloc S_AXI2_1 1 2 1 1280 250n
levelinfo -pg 1 -80 220 1060 1935 2250 2850 3450 3620
pagesize -pg 1 -db -bbox -sgen -270 -120 3790 5460
",
   "Color Coded_ScaleFactor":"0.834695",
   "Color Coded_TopLeft":"1289,811",
   "Default View_ScaleFactor":"1.12622",
   "Default View_TopLeft":"606,330",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2010 -y -200 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2010 -y -170 -defaultsOSRD
preplace port mdio_phy -pg 1 -lvl 6 -x 2010 -y 870 -defaultsOSRD
preplace port rgmii -pg 1 -lvl 6 -x 2010 -y 900 -defaultsOSRD
preplace portBus phy_rst -pg 1 -lvl 6 -x 2010 -y 960 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 420 -y 270 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 420 -y -130 -defaultsOSRD
preplace inst debug_bridge_0 -pg 1 -lvl 2 -x 420 -y 890 -defaultsOSRD
preplace inst debug_bridge_1 -pg 1 -lvl 3 -x 790 -y 810 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 420 -y 650 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 420 -y 30 -defaultsOSRD
preplace inst axi_ethernet_0 -pg 1 -lvl 4 -x 1180 -y 800 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 1 -x 70 -y 330 -defaultsOSRD
preplace inst axi_ethernet_0_dma -pg 1 -lvl 4 -x 1180 -y 320 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1180 -y -90 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 5 -x 1760 -y 810 -defaultsOSRD
preplace netloc xlconstant_0_dout 1 2 1 640 30n
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 2 200 -230 650
preplace netloc Net 1 1 4 190 480 670 350 910 580 1440
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 170 -240 680 160 930 630 1420
preplace netloc xlconcat_0_dout 1 1 1 160 310n
preplace netloc axi_ethernet_0_dma_mm2s_prmry_reset_out_n 1 3 2 1000 600 1470J
preplace netloc axi_ethernet_0_dma_mm2s_cntrl_reset_out_n 1 3 2 950 590 1450J
preplace netloc axi_ethernet_0_dma_s2mm_prmry_reset_out_n 1 3 2 980 610 1430J
preplace netloc axi_ethernet_0_dma_s2mm_sts_reset_out_n 1 3 2 990 620 1400J
preplace netloc processing_system7_0_FCLK_CLK2 1 2 2 NJ 390 880
preplace netloc processing_system7_0_FCLK_CLK1 1 2 2 NJ 370 890
preplace netloc axi_ethernet_0_phy_rst_n 1 4 2 1360 1490 1990
preplace netloc axi_ethernet_0_mac_irq 1 0 5 -60 980 NJ 980 NJ 980 NJ 980 1350
preplace netloc axi_ethernet_0_interrupt 1 0 5 -40 970 NJ 970 NJ 970 NJ 970 1340
preplace netloc axi_ethernet_0_dma_mm2s_introut 1 0 5 -60 -30 NJ -30 670J 170 900J 150 1460
preplace netloc axi_ethernet_0_dma_s2mm_introut 1 0 5 -50 470 NJ 470 NJ 470 900J 500 1390
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 2 200 810 640
preplace netloc processing_system7_0_DDR 1 2 4 NJ 150 890 -210 N -210 1970
preplace netloc debug_bridge_0_m0_bscan 1 2 1 680 800n
preplace netloc processing_system7_0_FIXED_IO 1 2 4 660J 140 880 -220 N -220 1990
preplace netloc processing_system7_0_M_AXI_GP0 1 1 4 200 490 660 490 N 490 1410
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 3 NJ 630 920 550 1440
preplace netloc axi_ethernet_0_dma_M_AXIS_MM2S 1 3 2 960 510 1370J
preplace netloc axi_ethernet_0_dma_M_AXIS_CNTRL 1 3 2 970 530 1360J
preplace netloc axi_ethernet_0_m_axis_rxs 1 3 2 950 540 1340
preplace netloc axi_ethernet_0_m_axis_rxd 1 3 2 940 520 1350
preplace netloc axi_ethernet_0_rgmii 1 4 2 1370 1480 1980
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 3 680 480 920J 480 1420
preplace netloc axi_ethernet_0_dma_M_AXI_SG 1 3 2 950 160 1440
preplace netloc axi_mem_intercon_M00_AXI 1 1 4 180 -250 NJ -250 NJ -250 1470J
preplace netloc axi_ethernet_0_mdio 1 4 2 1380 1470 1970
levelinfo -pg 1 -80 70 420 790 1180 1760 2010
pagesize -pg 1 -db -bbox -sgen -80 -750 2140 1910
"
}
{
   "da_aeth_cnt":"7",
   "da_axi4_cnt":"40",
   "da_axi_chip2chip_cnt":"1",
   "da_board_cnt":"37",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"25"
}
