// Seed: 4172929322
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_5 :
  assert property (@(posedge 1'b0) id_5)
  else $display(1, 1);
  wire id_6;
  assign id_3 = id_3;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input tri0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    output tri1 id_1,
    input uwire id_2
);
  id_4(
      .id_0(1 - ""), .id_1(1), .id_2(id_2)
  );
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
  tri1 id_7 = 1;
endmodule
