-- Generated by verilog2smv-1.1.2 on Mon Aug 26 19:44:26 2019
-- Using Yosys 0.6+ (git sha1 UNKNOWN, clang 3.8.0-2ubuntu4 -fPIC -Os)

MODULE main

 -- input vars --
IVAR
  "clock" : boolean;
  "i" : boolean;

 -- state vars --
VAR
  "a" : word[6];
  "b" : word[6];

DEFINE
  __expr0 := ("a" = 0ub6_000000);
  __expr1 := ("b" = 0ub6_000110);
  __expr2 := resize("a", 32);
  __expr3 := (__expr2 + 0ub32_00000000000000000000000000000010);
  __expr4 := __expr3[5:0];
  __expr5 := ( ("clock") ? __expr4 : "a");
  __expr6 := resize("b", 32);
  __expr7 := (__expr6 + 0ub32_00000000000000000000000000000010);
  __expr8 := __expr7[5:0];
  __expr9 := ( ("clock") ? __expr8 : "b");
  __expr10 := ("a" < "b");
  __expr11 := bool(0ub1_1);
  __expr12 := (__expr11 -> __expr10);

 -- initialization --
INIT __expr0
INIT __expr1

 -- transition --
TRANS next("a") = __expr5
TRANS next("b") = __expr9

 -- invariant properties -- 
INVARSPEC  NAME "/home/ssedai/projects/retrascope-mc-benchmark/src/main/benchmarks/vcegar/small/test/synabs.v:14" := __expr12;
