
2020_RW_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e02c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000600  0800e1c0  0800e1c0  0001e1c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e7c0  0800e7c0  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  0800e7c0  0800e7c0  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e7c0  0800e7c0  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e7c0  0800e7c0  0001e7c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e7c4  0800e7c4  0001e7c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800e7c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000040c  200001fc  0800e9c4  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000608  0800e9c4  00020608  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018f45  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003654  00000000  00000000  00039171  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001540  00000000  00000000  0003c7c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001398  00000000  00000000  0003dd08  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001f8ff  00000000  00000000  0003f0a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000142da  00000000  00000000  0005e99f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000aff35  00000000  00000000  00072c79  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00122bae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e28  00000000  00000000  00122c2c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e1a4 	.word	0x0800e1a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	0800e1a4 	.word	0x0800e1a4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b08a      	sub	sp, #40	; 0x28
 8000c8c:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8000c8e:	f107 031c 	add.w	r3, r7, #28
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]
 8000c98:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c9a:	1d3b      	adds	r3, r7, #4
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	605a      	str	r2, [r3, #4]
 8000ca2:	609a      	str	r2, [r3, #8]
 8000ca4:	60da      	str	r2, [r3, #12]
 8000ca6:	611a      	str	r2, [r3, #16]
 8000ca8:	615a      	str	r2, [r3, #20]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000caa:	4b35      	ldr	r3, [pc, #212]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000cac:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000cb0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000cb2:	4b33      	ldr	r3, [pc, #204]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000cb4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000cb8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000cba:	4b31      	ldr	r3, [pc, #196]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000cc0:	4b2f      	ldr	r3, [pc, #188]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000cc6:	4b2e      	ldr	r3, [pc, #184]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000cc8:	2201      	movs	r2, #1
 8000cca:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ccc:	4b2c      	ldr	r3, [pc, #176]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cd4:	4b2a      	ldr	r3, [pc, #168]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cda:	4b29      	ldr	r3, [pc, #164]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000cdc:	2201      	movs	r2, #1
 8000cde:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ce0:	4b27      	ldr	r3, [pc, #156]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000ce6:	4b26      	ldr	r3, [pc, #152]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000ce8:	2202      	movs	r2, #2
 8000cea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000cec:	4b24      	ldr	r3, [pc, #144]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000cee:	2201      	movs	r2, #1
 8000cf0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000cf4:	4b22      	ldr	r3, [pc, #136]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000cf6:	2208      	movs	r2, #8
 8000cf8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000cfa:	4b21      	ldr	r3, [pc, #132]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000d00:	4b1f      	ldr	r3, [pc, #124]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d06:	481e      	ldr	r0, [pc, #120]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000d08:	f001 fec0 	bl	8002a8c <HAL_ADC_Init>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000d12:	f001 f9c7 	bl	80020a4 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d1a:	f107 031c 	add.w	r3, r7, #28
 8000d1e:	4619      	mov	r1, r3
 8000d20:	4817      	ldr	r0, [pc, #92]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000d22:	f002 fbe1 	bl	80034e8 <HAL_ADCEx_MultiModeConfigChannel>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8000d2c:	f001 f9ba 	bl	80020a4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000d30:	230b      	movs	r3, #11
 8000d32:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d34:	2301      	movs	r3, #1
 8000d36:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000d3c:	2306      	movs	r3, #6
 8000d3e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d40:	2300      	movs	r3, #0
 8000d42:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d48:	1d3b      	adds	r3, r7, #4
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	480c      	ldr	r0, [pc, #48]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000d4e:	f002 f909 	bl	8002f64 <HAL_ADC_ConfigChannel>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8000d58:	f001 f9a4 	bl	80020a4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000d5c:	230c      	movs	r3, #12
 8000d5e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000d60:	2302      	movs	r3, #2
 8000d62:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d64:	1d3b      	adds	r3, r7, #4
 8000d66:	4619      	mov	r1, r3
 8000d68:	4805      	ldr	r0, [pc, #20]	; (8000d80 <MX_ADC1_Init+0xf8>)
 8000d6a:	f002 f8fb 	bl	8002f64 <HAL_ADC_ConfigChannel>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8000d74:	f001 f996 	bl	80020a4 <Error_Handler>
  }

}
 8000d78:	bf00      	nop
 8000d7a:	3728      	adds	r7, #40	; 0x28
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	20000244 	.word	0x20000244

08000d84 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b08a      	sub	sp, #40	; 0x28
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d8c:	f107 0314 	add.w	r3, r7, #20
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
 8000d94:	605a      	str	r2, [r3, #4]
 8000d96:	609a      	str	r2, [r3, #8]
 8000d98:	60da      	str	r2, [r3, #12]
 8000d9a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000da4:	d14b      	bne.n	8000e3e <HAL_ADC_MspInit+0xba>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000da6:	4b28      	ldr	r3, [pc, #160]	; (8000e48 <HAL_ADC_MspInit+0xc4>)
 8000da8:	695b      	ldr	r3, [r3, #20]
 8000daa:	4a27      	ldr	r2, [pc, #156]	; (8000e48 <HAL_ADC_MspInit+0xc4>)
 8000dac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000db0:	6153      	str	r3, [r2, #20]
 8000db2:	4b25      	ldr	r3, [pc, #148]	; (8000e48 <HAL_ADC_MspInit+0xc4>)
 8000db4:	695b      	ldr	r3, [r3, #20]
 8000db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dba:	613b      	str	r3, [r7, #16]
 8000dbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dbe:	4b22      	ldr	r3, [pc, #136]	; (8000e48 <HAL_ADC_MspInit+0xc4>)
 8000dc0:	695b      	ldr	r3, [r3, #20]
 8000dc2:	4a21      	ldr	r2, [pc, #132]	; (8000e48 <HAL_ADC_MspInit+0xc4>)
 8000dc4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dc8:	6153      	str	r3, [r2, #20]
 8000dca:	4b1f      	ldr	r3, [pc, #124]	; (8000e48 <HAL_ADC_MspInit+0xc4>)
 8000dcc:	695b      	ldr	r3, [r3, #20]
 8000dce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000dd2:	60fb      	str	r3, [r7, #12]
 8000dd4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN11
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = rw_current_Pin|rw_speed_Pin;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dda:	2303      	movs	r3, #3
 8000ddc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de2:	f107 0314 	add.w	r3, r7, #20
 8000de6:	4619      	mov	r1, r3
 8000de8:	4818      	ldr	r0, [pc, #96]	; (8000e4c <HAL_ADC_MspInit+0xc8>)
 8000dea:	f003 f89f 	bl	8003f2c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000dee:	4b18      	ldr	r3, [pc, #96]	; (8000e50 <HAL_ADC_MspInit+0xcc>)
 8000df0:	4a18      	ldr	r2, [pc, #96]	; (8000e54 <HAL_ADC_MspInit+0xd0>)
 8000df2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000df4:	4b16      	ldr	r3, [pc, #88]	; (8000e50 <HAL_ADC_MspInit+0xcc>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dfa:	4b15      	ldr	r3, [pc, #84]	; (8000e50 <HAL_ADC_MspInit+0xcc>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e00:	4b13      	ldr	r3, [pc, #76]	; (8000e50 <HAL_ADC_MspInit+0xcc>)
 8000e02:	2280      	movs	r2, #128	; 0x80
 8000e04:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e06:	4b12      	ldr	r3, [pc, #72]	; (8000e50 <HAL_ADC_MspInit+0xcc>)
 8000e08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e0c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e0e:	4b10      	ldr	r3, [pc, #64]	; (8000e50 <HAL_ADC_MspInit+0xcc>)
 8000e10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e14:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000e16:	4b0e      	ldr	r3, [pc, #56]	; (8000e50 <HAL_ADC_MspInit+0xcc>)
 8000e18:	2220      	movs	r2, #32
 8000e1a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000e1c:	4b0c      	ldr	r3, [pc, #48]	; (8000e50 <HAL_ADC_MspInit+0xcc>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000e22:	480b      	ldr	r0, [pc, #44]	; (8000e50 <HAL_ADC_MspInit+0xcc>)
 8000e24:	f002 fe73 	bl	8003b0e <HAL_DMA_Init>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <HAL_ADC_MspInit+0xae>
    {
      Error_Handler();
 8000e2e:	f001 f939 	bl	80020a4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4a06      	ldr	r2, [pc, #24]	; (8000e50 <HAL_ADC_MspInit+0xcc>)
 8000e36:	639a      	str	r2, [r3, #56]	; 0x38
 8000e38:	4a05      	ldr	r2, [pc, #20]	; (8000e50 <HAL_ADC_MspInit+0xcc>)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e3e:	bf00      	nop
 8000e40:	3728      	adds	r7, #40	; 0x28
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	40021000 	.word	0x40021000
 8000e4c:	48000400 	.word	0x48000400
 8000e50:	20000294 	.word	0x20000294
 8000e54:	40020008 	.word	0x40020008

08000e58 <bldc_get_speed>:
#define SRC_BLDC_C_

#include "tim.h"
#include "bldc.h"

float bldc_get_speed(uint16_t adc_data){
 8000e58:	b590      	push	{r4, r7, lr}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	80fb      	strh	r3, [r7, #6]
	return (float)(2.0 * ((float)adc_data/4096.0 - 0.5) * MAX_SPEED_RANGE);
 8000e62:	88fb      	ldrh	r3, [r7, #6]
 8000e64:	ee07 3a90 	vmov	s15, r3
 8000e68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e6c:	ee17 0a90 	vmov	r0, s15
 8000e70:	f7ff fb6a 	bl	8000548 <__aeabi_f2d>
 8000e74:	f04f 0200 	mov.w	r2, #0
 8000e78:	4b15      	ldr	r3, [pc, #84]	; (8000ed0 <bldc_get_speed+0x78>)
 8000e7a:	f7ff fce7 	bl	800084c <__aeabi_ddiv>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	460c      	mov	r4, r1
 8000e82:	4618      	mov	r0, r3
 8000e84:	4621      	mov	r1, r4
 8000e86:	f04f 0200 	mov.w	r2, #0
 8000e8a:	4b12      	ldr	r3, [pc, #72]	; (8000ed4 <bldc_get_speed+0x7c>)
 8000e8c:	f7ff f9fc 	bl	8000288 <__aeabi_dsub>
 8000e90:	4603      	mov	r3, r0
 8000e92:	460c      	mov	r4, r1
 8000e94:	4618      	mov	r0, r3
 8000e96:	4621      	mov	r1, r4
 8000e98:	4602      	mov	r2, r0
 8000e9a:	460b      	mov	r3, r1
 8000e9c:	f7ff f9f6 	bl	800028c <__adddf3>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	460c      	mov	r4, r1
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	4621      	mov	r1, r4
 8000ea8:	f04f 0200 	mov.w	r2, #0
 8000eac:	4b0a      	ldr	r3, [pc, #40]	; (8000ed8 <bldc_get_speed+0x80>)
 8000eae:	f7ff fba3 	bl	80005f8 <__aeabi_dmul>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	460c      	mov	r4, r1
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	4621      	mov	r1, r4
 8000eba:	f7ff fe95 	bl	8000be8 <__aeabi_d2f>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	ee07 3a90 	vmov	s15, r3
}
 8000ec4:	eeb0 0a67 	vmov.f32	s0, s15
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd90      	pop	{r4, r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	40b00000 	.word	0x40b00000
 8000ed4:	3fe00000 	.word	0x3fe00000
 8000ed8:	40bf4000 	.word	0x40bf4000

08000edc <bldc_get_current>:

float bldc_get_current(uint16_t adc_data){
 8000edc:	b590      	push	{r4, r7, lr}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	80fb      	strh	r3, [r7, #6]
	return (float)(2.0 * ((float)adc_data/4096.0 - 0.5) * MAX_CURRENT_RANGE);
 8000ee6:	88fb      	ldrh	r3, [r7, #6]
 8000ee8:	ee07 3a90 	vmov	s15, r3
 8000eec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ef0:	ee17 0a90 	vmov	r0, s15
 8000ef4:	f7ff fb28 	bl	8000548 <__aeabi_f2d>
 8000ef8:	f04f 0200 	mov.w	r2, #0
 8000efc:	4b14      	ldr	r3, [pc, #80]	; (8000f50 <bldc_get_current+0x74>)
 8000efe:	f7ff fca5 	bl	800084c <__aeabi_ddiv>
 8000f02:	4603      	mov	r3, r0
 8000f04:	460c      	mov	r4, r1
 8000f06:	4618      	mov	r0, r3
 8000f08:	4621      	mov	r1, r4
 8000f0a:	f04f 0200 	mov.w	r2, #0
 8000f0e:	4b11      	ldr	r3, [pc, #68]	; (8000f54 <bldc_get_current+0x78>)
 8000f10:	f7ff f9ba 	bl	8000288 <__aeabi_dsub>
 8000f14:	4603      	mov	r3, r0
 8000f16:	460c      	mov	r4, r1
 8000f18:	4618      	mov	r0, r3
 8000f1a:	4621      	mov	r1, r4
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	460b      	mov	r3, r1
 8000f20:	f7ff f9b4 	bl	800028c <__adddf3>
 8000f24:	4603      	mov	r3, r0
 8000f26:	460c      	mov	r4, r1
 8000f28:	4618      	mov	r0, r3
 8000f2a:	4621      	mov	r1, r4
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	460b      	mov	r3, r1
 8000f30:	f7ff f9ac 	bl	800028c <__adddf3>
 8000f34:	4603      	mov	r3, r0
 8000f36:	460c      	mov	r4, r1
 8000f38:	4618      	mov	r0, r3
 8000f3a:	4621      	mov	r1, r4
 8000f3c:	f7ff fe54 	bl	8000be8 <__aeabi_d2f>
 8000f40:	4603      	mov	r3, r0
 8000f42:	ee07 3a90 	vmov	s15, r3
}
 8000f46:	eeb0 0a67 	vmov.f32	s0, s15
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd90      	pop	{r4, r7, pc}
 8000f50:	40b00000 	.word	0x40b00000
 8000f54:	3fe00000 	.word	0x3fe00000

08000f58 <bldc_current_to_pulse>:

uint16_t bldc_current_to_pulse(float target_current){
 8000f58:	b5b0      	push	{r4, r5, r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	ed87 0a01 	vstr	s0, [r7, #4]
	return (uint16_t)((htim1.Init.Period + 1) * (0.1 + 0.8 * fabs(target_current) / MAX_CURRENT_RANGE));
 8000f62:	4b21      	ldr	r3, [pc, #132]	; (8000fe8 <bldc_current_to_pulse+0x90>)
 8000f64:	68db      	ldr	r3, [r3, #12]
 8000f66:	3301      	adds	r3, #1
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff facb 	bl	8000504 <__aeabi_ui2d>
 8000f6e:	4604      	mov	r4, r0
 8000f70:	460d      	mov	r5, r1
 8000f72:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f76:	eef0 7ae7 	vabs.f32	s15, s15
 8000f7a:	ee17 0a90 	vmov	r0, s15
 8000f7e:	f7ff fae3 	bl	8000548 <__aeabi_f2d>
 8000f82:	a315      	add	r3, pc, #84	; (adr r3, 8000fd8 <bldc_current_to_pulse+0x80>)
 8000f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f88:	f7ff fb36 	bl	80005f8 <__aeabi_dmul>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	460b      	mov	r3, r1
 8000f90:	4610      	mov	r0, r2
 8000f92:	4619      	mov	r1, r3
 8000f94:	f04f 0200 	mov.w	r2, #0
 8000f98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f9c:	f7ff fc56 	bl	800084c <__aeabi_ddiv>
 8000fa0:	4602      	mov	r2, r0
 8000fa2:	460b      	mov	r3, r1
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	a30d      	add	r3, pc, #52	; (adr r3, 8000fe0 <bldc_current_to_pulse+0x88>)
 8000faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fae:	f7ff f96d 	bl	800028c <__adddf3>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	4620      	mov	r0, r4
 8000fb8:	4629      	mov	r1, r5
 8000fba:	f7ff fb1d 	bl	80005f8 <__aeabi_dmul>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	460c      	mov	r4, r1
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	4621      	mov	r1, r4
 8000fc6:	f7ff fdef 	bl	8000ba8 <__aeabi_d2uiz>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	b29b      	uxth	r3, r3
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bdb0      	pop	{r4, r5, r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	9999999a 	.word	0x9999999a
 8000fdc:	3fe99999 	.word	0x3fe99999
 8000fe0:	9999999a 	.word	0x9999999a
 8000fe4:	3fb99999 	.word	0x3fb99999
 8000fe8:	20000460 	.word	0x20000460

08000fec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ff2:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <MX_DMA_Init+0x38>)
 8000ff4:	695b      	ldr	r3, [r3, #20]
 8000ff6:	4a0b      	ldr	r2, [pc, #44]	; (8001024 <MX_DMA_Init+0x38>)
 8000ff8:	f043 0301 	orr.w	r3, r3, #1
 8000ffc:	6153      	str	r3, [r2, #20]
 8000ffe:	4b09      	ldr	r3, [pc, #36]	; (8001024 <MX_DMA_Init+0x38>)
 8001000:	695b      	ldr	r3, [r3, #20]
 8001002:	f003 0301 	and.w	r3, r3, #1
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800100a:	2200      	movs	r2, #0
 800100c:	2100      	movs	r1, #0
 800100e:	200b      	movs	r0, #11
 8001010:	f002 fd43 	bl	8003a9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001014:	200b      	movs	r0, #11
 8001016:	f002 fd5c 	bl	8003ad2 <HAL_NVIC_EnableIRQ>

}
 800101a:	bf00      	nop
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	40021000 	.word	0x40021000

08001028 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b088      	sub	sp, #32
 800102c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102e:	f107 030c 	add.w	r3, r7, #12
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	605a      	str	r2, [r3, #4]
 8001038:	609a      	str	r2, [r3, #8]
 800103a:	60da      	str	r2, [r3, #12]
 800103c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800103e:	4b31      	ldr	r3, [pc, #196]	; (8001104 <MX_GPIO_Init+0xdc>)
 8001040:	695b      	ldr	r3, [r3, #20]
 8001042:	4a30      	ldr	r2, [pc, #192]	; (8001104 <MX_GPIO_Init+0xdc>)
 8001044:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001048:	6153      	str	r3, [r2, #20]
 800104a:	4b2e      	ldr	r3, [pc, #184]	; (8001104 <MX_GPIO_Init+0xdc>)
 800104c:	695b      	ldr	r3, [r3, #20]
 800104e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001052:	60bb      	str	r3, [r7, #8]
 8001054:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001056:	4b2b      	ldr	r3, [pc, #172]	; (8001104 <MX_GPIO_Init+0xdc>)
 8001058:	695b      	ldr	r3, [r3, #20]
 800105a:	4a2a      	ldr	r2, [pc, #168]	; (8001104 <MX_GPIO_Init+0xdc>)
 800105c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001060:	6153      	str	r3, [r2, #20]
 8001062:	4b28      	ldr	r3, [pc, #160]	; (8001104 <MX_GPIO_Init+0xdc>)
 8001064:	695b      	ldr	r3, [r3, #20]
 8001066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800106a:	607b      	str	r3, [r7, #4]
 800106c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800106e:	4b25      	ldr	r3, [pc, #148]	; (8001104 <MX_GPIO_Init+0xdc>)
 8001070:	695b      	ldr	r3, [r3, #20]
 8001072:	4a24      	ldr	r2, [pc, #144]	; (8001104 <MX_GPIO_Init+0xdc>)
 8001074:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001078:	6153      	str	r3, [r2, #20]
 800107a:	4b22      	ldr	r3, [pc, #136]	; (8001104 <MX_GPIO_Init+0xdc>)
 800107c:	695b      	ldr	r3, [r3, #20]
 800107e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001082:	603b      	str	r3, [r7, #0]
 8001084:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(rw_enable_GPIO_Port, rw_enable_Pin, GPIO_PIN_RESET);
 8001086:	2200      	movs	r2, #0
 8001088:	2102      	movs	r1, #2
 800108a:	481f      	ldr	r0, [pc, #124]	; (8001108 <MX_GPIO_Init+0xe0>)
 800108c:	f003 f8c0 	bl	8004210 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(buzzer_GPIO_Port, buzzer_Pin, GPIO_PIN_RESET);
 8001090:	2200      	movs	r2, #0
 8001092:	2180      	movs	r1, #128	; 0x80
 8001094:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001098:	f003 f8ba 	bl	8004210 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, user_led1_Pin|rw_direction_Pin, GPIO_PIN_RESET);
 800109c:	2200      	movs	r2, #0
 800109e:	2128      	movs	r1, #40	; 0x28
 80010a0:	481a      	ldr	r0, [pc, #104]	; (800110c <MX_GPIO_Init+0xe4>)
 80010a2:	f003 f8b5 	bl	8004210 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = rw_enable_Pin;
 80010a6:	2302      	movs	r3, #2
 80010a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010aa:	2301      	movs	r3, #1
 80010ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ae:	2300      	movs	r3, #0
 80010b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b2:	2300      	movs	r3, #0
 80010b4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(rw_enable_GPIO_Port, &GPIO_InitStruct);
 80010b6:	f107 030c 	add.w	r3, r7, #12
 80010ba:	4619      	mov	r1, r3
 80010bc:	4812      	ldr	r0, [pc, #72]	; (8001108 <MX_GPIO_Init+0xe0>)
 80010be:	f002 ff35 	bl	8003f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = buzzer_Pin;
 80010c2:	2380      	movs	r3, #128	; 0x80
 80010c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c6:	2301      	movs	r3, #1
 80010c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ca:	2300      	movs	r3, #0
 80010cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ce:	2300      	movs	r3, #0
 80010d0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(buzzer_GPIO_Port, &GPIO_InitStruct);
 80010d2:	f107 030c 	add.w	r3, r7, #12
 80010d6:	4619      	mov	r1, r3
 80010d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010dc:	f002 ff26 	bl	8003f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = user_led1_Pin|rw_direction_Pin;
 80010e0:	2328      	movs	r3, #40	; 0x28
 80010e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e4:	2301      	movs	r3, #1
 80010e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ec:	2300      	movs	r3, #0
 80010ee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f0:	f107 030c 	add.w	r3, r7, #12
 80010f4:	4619      	mov	r1, r3
 80010f6:	4805      	ldr	r0, [pc, #20]	; (800110c <MX_GPIO_Init+0xe4>)
 80010f8:	f002 ff18 	bl	8003f2c <HAL_GPIO_Init>

}
 80010fc:	bf00      	nop
 80010fe:	3720      	adds	r7, #32
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40021000 	.word	0x40021000
 8001108:	48001400 	.word	0x48001400
 800110c:	48000400 	.word	0x48000400

08001110 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001114:	4b1b      	ldr	r3, [pc, #108]	; (8001184 <MX_I2C1_Init+0x74>)
 8001116:	4a1c      	ldr	r2, [pc, #112]	; (8001188 <MX_I2C1_Init+0x78>)
 8001118:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00602173;
 800111a:	4b1a      	ldr	r3, [pc, #104]	; (8001184 <MX_I2C1_Init+0x74>)
 800111c:	4a1b      	ldr	r2, [pc, #108]	; (800118c <MX_I2C1_Init+0x7c>)
 800111e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001120:	4b18      	ldr	r3, [pc, #96]	; (8001184 <MX_I2C1_Init+0x74>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001126:	4b17      	ldr	r3, [pc, #92]	; (8001184 <MX_I2C1_Init+0x74>)
 8001128:	2201      	movs	r2, #1
 800112a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800112c:	4b15      	ldr	r3, [pc, #84]	; (8001184 <MX_I2C1_Init+0x74>)
 800112e:	2200      	movs	r2, #0
 8001130:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001132:	4b14      	ldr	r3, [pc, #80]	; (8001184 <MX_I2C1_Init+0x74>)
 8001134:	2200      	movs	r2, #0
 8001136:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001138:	4b12      	ldr	r3, [pc, #72]	; (8001184 <MX_I2C1_Init+0x74>)
 800113a:	2200      	movs	r2, #0
 800113c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800113e:	4b11      	ldr	r3, [pc, #68]	; (8001184 <MX_I2C1_Init+0x74>)
 8001140:	2200      	movs	r2, #0
 8001142:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001144:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <MX_I2C1_Init+0x74>)
 8001146:	2200      	movs	r2, #0
 8001148:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800114a:	480e      	ldr	r0, [pc, #56]	; (8001184 <MX_I2C1_Init+0x74>)
 800114c:	f003 f892 	bl	8004274 <HAL_I2C_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001156:	f000 ffa5 	bl	80020a4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800115a:	2100      	movs	r1, #0
 800115c:	4809      	ldr	r0, [pc, #36]	; (8001184 <MX_I2C1_Init+0x74>)
 800115e:	f003 fd63 	bl	8004c28 <HAL_I2CEx_ConfigAnalogFilter>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001168:	f000 ff9c 	bl	80020a4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800116c:	2100      	movs	r1, #0
 800116e:	4805      	ldr	r0, [pc, #20]	; (8001184 <MX_I2C1_Init+0x74>)
 8001170:	f003 fda5 	bl	8004cbe <HAL_I2CEx_ConfigDigitalFilter>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800117a:	f000 ff93 	bl	80020a4 <Error_Handler>
  }

}
 800117e:	bf00      	nop
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	200002d8 	.word	0x200002d8
 8001188:	40005400 	.word	0x40005400
 800118c:	00602173 	.word	0x00602173

08001190 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08a      	sub	sp, #40	; 0x28
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001198:	f107 0314 	add.w	r3, r7, #20
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
 80011a6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a17      	ldr	r2, [pc, #92]	; (800120c <HAL_I2C_MspInit+0x7c>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d127      	bne.n	8001202 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b2:	4b17      	ldr	r3, [pc, #92]	; (8001210 <HAL_I2C_MspInit+0x80>)
 80011b4:	695b      	ldr	r3, [r3, #20]
 80011b6:	4a16      	ldr	r2, [pc, #88]	; (8001210 <HAL_I2C_MspInit+0x80>)
 80011b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011bc:	6153      	str	r3, [r2, #20]
 80011be:	4b14      	ldr	r3, [pc, #80]	; (8001210 <HAL_I2C_MspInit+0x80>)
 80011c0:	695b      	ldr	r3, [r3, #20]
 80011c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011c6:	613b      	str	r3, [r7, #16]
 80011c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011ca:	23c0      	movs	r3, #192	; 0xc0
 80011cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011ce:	2312      	movs	r3, #18
 80011d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011d2:	2301      	movs	r3, #1
 80011d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011d6:	2303      	movs	r3, #3
 80011d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011da:	2304      	movs	r3, #4
 80011dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011de:	f107 0314 	add.w	r3, r7, #20
 80011e2:	4619      	mov	r1, r3
 80011e4:	480b      	ldr	r0, [pc, #44]	; (8001214 <HAL_I2C_MspInit+0x84>)
 80011e6:	f002 fea1 	bl	8003f2c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011ea:	4b09      	ldr	r3, [pc, #36]	; (8001210 <HAL_I2C_MspInit+0x80>)
 80011ec:	69db      	ldr	r3, [r3, #28]
 80011ee:	4a08      	ldr	r2, [pc, #32]	; (8001210 <HAL_I2C_MspInit+0x80>)
 80011f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80011f4:	61d3      	str	r3, [r2, #28]
 80011f6:	4b06      	ldr	r3, [pc, #24]	; (8001210 <HAL_I2C_MspInit+0x80>)
 80011f8:	69db      	ldr	r3, [r3, #28]
 80011fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001202:	bf00      	nop
 8001204:	3728      	adds	r7, #40	; 0x28
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40005400 	.word	0x40005400
 8001210:	40021000 	.word	0x40021000
 8001214:	48000400 	.word	0x48000400

08001218 <lpme1_get_timestamp>:
  *@brief: Get system time stamp
  *@para: Pointer to float variable use to save read value
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_get_timestamp(float *time)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
    uint8_t buffer[4];
    if(lpme1_read_buffer(TIMESTAMP_0, buffer, 4) == LPME1_OK)
 8001220:	f107 030c 	add.w	r3, r7, #12
 8001224:	2204      	movs	r2, #4
 8001226:	4619      	mov	r1, r3
 8001228:	2020      	movs	r0, #32
 800122a:	f000 f96f 	bl	800150c <lpme1_read_buffer>
 800122e:	4603      	mov	r3, r0
 8001230:	2b01      	cmp	r3, #1
 8001232:	d10b      	bne.n	800124c <lpme1_get_timestamp+0x34>
    {
        *time = uint8_to_float(buffer);
 8001234:	f107 030c 	add.w	r3, r7, #12
 8001238:	4618      	mov	r0, r3
 800123a:	f000 f905 	bl	8001448 <uint8_to_float>
 800123e:	eef0 7a40 	vmov.f32	s15, s0
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	edc3 7a00 	vstr	s15, [r3]
        return LPME1_OK;
 8001248:	2301      	movs	r3, #1
 800124a:	e000      	b.n	800124e <lpme1_get_timestamp+0x36>
    }
    else
        return LPME1_ERROR;
 800124c:	2300      	movs	r3, #0
}
 800124e:	4618      	mov	r0, r3
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}

08001256 <lpme1_get_gyr>:
  *@brief: Get gyroscope data
  *@para: Pointer to float array that have 3 elements at least
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_get_gyr(float *gyr)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	b086      	sub	sp, #24
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
    DataDecoder data[3];
    if(lpme1_read_buffer(GYR_X_0, (uint8_t *)data[0].u8vals, 12) == LPME1_OK)
 800125e:	f107 0308 	add.w	r3, r7, #8
 8001262:	220c      	movs	r2, #12
 8001264:	4619      	mov	r1, r3
 8001266:	2030      	movs	r0, #48	; 0x30
 8001268:	f000 f950 	bl	800150c <lpme1_read_buffer>
 800126c:	4603      	mov	r3, r0
 800126e:	2b01      	cmp	r3, #1
 8001270:	d116      	bne.n	80012a0 <lpme1_get_gyr+0x4a>
    {
        for(uint8_t i = 0; i<3; i++)
 8001272:	2300      	movs	r3, #0
 8001274:	75fb      	strb	r3, [r7, #23]
 8001276:	e00e      	b.n	8001296 <lpme1_get_gyr+0x40>
        {
            *(gyr+i) = data[i].fval;
 8001278:	7dfa      	ldrb	r2, [r7, #23]
 800127a:	7dfb      	ldrb	r3, [r7, #23]
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	6879      	ldr	r1, [r7, #4]
 8001280:	440b      	add	r3, r1
 8001282:	0092      	lsls	r2, r2, #2
 8001284:	f107 0118 	add.w	r1, r7, #24
 8001288:	440a      	add	r2, r1
 800128a:	3a10      	subs	r2, #16
 800128c:	6812      	ldr	r2, [r2, #0]
 800128e:	601a      	str	r2, [r3, #0]
        for(uint8_t i = 0; i<3; i++)
 8001290:	7dfb      	ldrb	r3, [r7, #23]
 8001292:	3301      	adds	r3, #1
 8001294:	75fb      	strb	r3, [r7, #23]
 8001296:	7dfb      	ldrb	r3, [r7, #23]
 8001298:	2b02      	cmp	r3, #2
 800129a:	d9ed      	bls.n	8001278 <lpme1_get_gyr+0x22>
        }
        return LPME1_OK;
 800129c:	2301      	movs	r3, #1
 800129e:	e000      	b.n	80012a2 <lpme1_get_gyr+0x4c>
    }
    else
        return LPME1_ERROR;
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3718      	adds	r7, #24
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <lpme1_get_euler>:
  *@brief: Get euler angle
  *@para: Pointer to float array that have 3 elements at least
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_get_euler(float *euler)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b086      	sub	sp, #24
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
    DataDecoder data[3];
    if(lpme1_read_buffer(EULER_X_0, (uint8_t *)data[0].u8vals, 12) == LPME1_OK)
 80012b2:	f107 0308 	add.w	r3, r7, #8
 80012b6:	220c      	movs	r2, #12
 80012b8:	4619      	mov	r1, r3
 80012ba:	2048      	movs	r0, #72	; 0x48
 80012bc:	f000 f926 	bl	800150c <lpme1_read_buffer>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d116      	bne.n	80012f4 <lpme1_get_euler+0x4a>
    {
        for(uint8_t i = 0; i<3; i++)
 80012c6:	2300      	movs	r3, #0
 80012c8:	75fb      	strb	r3, [r7, #23]
 80012ca:	e00e      	b.n	80012ea <lpme1_get_euler+0x40>
        {
            *(euler+i) = data[i].fval;
 80012cc:	7dfa      	ldrb	r2, [r7, #23]
 80012ce:	7dfb      	ldrb	r3, [r7, #23]
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	6879      	ldr	r1, [r7, #4]
 80012d4:	440b      	add	r3, r1
 80012d6:	0092      	lsls	r2, r2, #2
 80012d8:	f107 0118 	add.w	r1, r7, #24
 80012dc:	440a      	add	r2, r1
 80012de:	3a10      	subs	r2, #16
 80012e0:	6812      	ldr	r2, [r2, #0]
 80012e2:	601a      	str	r2, [r3, #0]
        for(uint8_t i = 0; i<3; i++)
 80012e4:	7dfb      	ldrb	r3, [r7, #23]
 80012e6:	3301      	adds	r3, #1
 80012e8:	75fb      	strb	r3, [r7, #23]
 80012ea:	7dfb      	ldrb	r3, [r7, #23]
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	d9ed      	bls.n	80012cc <lpme1_get_euler+0x22>
        }
        return LPME1_OK;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e000      	b.n	80012f6 <lpme1_get_euler+0x4c>
    }
    else
        return LPME1_ERROR;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3718      	adds	r7, #24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <lpme1_set_Freq>:
        LPMS_DATA_FREQ_200HZ
        LPMS_DATA_FREQ_400HZ
  *@ret: Status, return LPME1_OK if write success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_set_Freq(uint8_t freq)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b084      	sub	sp, #16
 8001302:	af00      	add	r7, sp, #0
 8001304:	4603      	mov	r3, r0
 8001306:	71fb      	strb	r3, [r7, #7]
    uint8_t data;

    if(lpme1_read_reg(DATA_CTRL, &data) != LPME1_OK)
 8001308:	f107 030f 	add.w	r3, r7, #15
 800130c:	4619      	mov	r1, r3
 800130e:	2002      	movs	r0, #2
 8001310:	f000 f8bc 	bl	800148c <lpme1_read_reg>
 8001314:	4603      	mov	r3, r0
 8001316:	2b01      	cmp	r3, #1
 8001318:	d001      	beq.n	800131e <lpme1_set_Freq+0x20>
        return LPME1_ERROR;
 800131a:	2300      	movs	r3, #0
 800131c:	e042      	b.n	80013a4 <lpme1_set_Freq+0xa6>

    data &= ~LPMS_DATA_FREQ_MASK;
 800131e:	7bfb      	ldrb	r3, [r7, #15]
 8001320:	f023 030f 	bic.w	r3, r3, #15
 8001324:	b2db      	uxtb	r3, r3
 8001326:	73fb      	strb	r3, [r7, #15]

    if(freq == LPMS_DATA_FREQ_5HZ)          data |= LPMS_DATA_FREQ_5HZ;
 8001328:	79fb      	ldrb	r3, [r7, #7]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d102      	bne.n	8001334 <lpme1_set_Freq+0x36>
 800132e:	7bfb      	ldrb	r3, [r7, #15]
 8001330:	73fb      	strb	r3, [r7, #15]
 8001332:	e02b      	b.n	800138c <lpme1_set_Freq+0x8e>
    else if(freq == LPMS_DATA_FREQ_10HZ)    data |= LPMS_DATA_FREQ_10HZ;
 8001334:	79fb      	ldrb	r3, [r7, #7]
 8001336:	2b01      	cmp	r3, #1
 8001338:	d105      	bne.n	8001346 <lpme1_set_Freq+0x48>
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	f043 0301 	orr.w	r3, r3, #1
 8001340:	b2db      	uxtb	r3, r3
 8001342:	73fb      	strb	r3, [r7, #15]
 8001344:	e022      	b.n	800138c <lpme1_set_Freq+0x8e>
    else if(freq == LPMS_DATA_FREQ_50HZ)    data |= LPMS_DATA_FREQ_50HZ;
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	2b02      	cmp	r3, #2
 800134a:	d105      	bne.n	8001358 <lpme1_set_Freq+0x5a>
 800134c:	7bfb      	ldrb	r3, [r7, #15]
 800134e:	f043 0302 	orr.w	r3, r3, #2
 8001352:	b2db      	uxtb	r3, r3
 8001354:	73fb      	strb	r3, [r7, #15]
 8001356:	e019      	b.n	800138c <lpme1_set_Freq+0x8e>
    else if(freq == LPMS_DATA_FREQ_100HZ)   data |= LPMS_DATA_FREQ_100HZ;
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	2b03      	cmp	r3, #3
 800135c:	d105      	bne.n	800136a <lpme1_set_Freq+0x6c>
 800135e:	7bfb      	ldrb	r3, [r7, #15]
 8001360:	f043 0303 	orr.w	r3, r3, #3
 8001364:	b2db      	uxtb	r3, r3
 8001366:	73fb      	strb	r3, [r7, #15]
 8001368:	e010      	b.n	800138c <lpme1_set_Freq+0x8e>
    else if(freq == LPMS_DATA_FREQ_200HZ)   data |= LPMS_DATA_FREQ_200HZ;
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	2b04      	cmp	r3, #4
 800136e:	d105      	bne.n	800137c <lpme1_set_Freq+0x7e>
 8001370:	7bfb      	ldrb	r3, [r7, #15]
 8001372:	f043 0304 	orr.w	r3, r3, #4
 8001376:	b2db      	uxtb	r3, r3
 8001378:	73fb      	strb	r3, [r7, #15]
 800137a:	e007      	b.n	800138c <lpme1_set_Freq+0x8e>
    else if(freq == LPMS_DATA_FREQ_400HZ)   data |= LPMS_DATA_FREQ_400HZ;
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	2b05      	cmp	r3, #5
 8001380:	d104      	bne.n	800138c <lpme1_set_Freq+0x8e>
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f043 0305 	orr.w	r3, r3, #5
 8001388:	b2db      	uxtb	r3, r3
 800138a:	73fb      	strb	r3, [r7, #15]

    if(lpme1_write_reg(DATA_CTRL, &data) != LPME1_OK)
 800138c:	f107 030f 	add.w	r3, r7, #15
 8001390:	4619      	mov	r1, r3
 8001392:	2002      	movs	r0, #2
 8001394:	f000 f89a 	bl	80014cc <lpme1_write_reg>
 8001398:	4603      	mov	r3, r0
 800139a:	2b01      	cmp	r3, #1
 800139c:	d001      	beq.n	80013a2 <lpme1_set_Freq+0xa4>
        return LPME1_ERROR;
 800139e:	2300      	movs	r3, #0
 80013a0:	e000      	b.n	80013a4 <lpme1_set_Freq+0xa6>

    return LPME1_OK;
 80013a2:	2301      	movs	r3, #1
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3710      	adds	r7, #16
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}

080013ac <lpme1_set_filter>:
        LPMS_FILTER_MODE_MAD_GYR_ACC
        LPMS_FILTER_MODE_MAD_GYR_ACC_MAG
  *@ret: Status, return LPME1_OK if write success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_set_filter(uint8_t mode)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	71fb      	strb	r3, [r7, #7]
    uint8_t data;

    if(lpme1_read_reg(FILTER_CONFIG, &data) != LPME1_OK)
 80013b6:	f107 030f 	add.w	r3, r7, #15
 80013ba:	4619      	mov	r1, r3
 80013bc:	2008      	movs	r0, #8
 80013be:	f000 f865 	bl	800148c <lpme1_read_reg>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d001      	beq.n	80013cc <lpme1_set_filter+0x20>
        return LPME1_ERROR;
 80013c8:	2300      	movs	r3, #0
 80013ca:	e039      	b.n	8001440 <lpme1_set_filter+0x94>

    data &= ~LPMS_FILTER_MODE_MASK;
 80013cc:	7bfb      	ldrb	r3, [r7, #15]
 80013ce:	f023 0307 	bic.w	r3, r3, #7
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	73fb      	strb	r3, [r7, #15]

    if(mode == LPMS_FILTER_MODE_GYR)                   data |= LPMS_FILTER_MODE_GYR;
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d102      	bne.n	80013e2 <lpme1_set_filter+0x36>
 80013dc:	7bfb      	ldrb	r3, [r7, #15]
 80013de:	73fb      	strb	r3, [r7, #15]
 80013e0:	e022      	b.n	8001428 <lpme1_set_filter+0x7c>
    else if(mode == LPMS_FILTER_MODE_GYR_ACC)          data |= LPMS_FILTER_MODE_GYR_ACC;
 80013e2:	79fb      	ldrb	r3, [r7, #7]
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d105      	bne.n	80013f4 <lpme1_set_filter+0x48>
 80013e8:	7bfb      	ldrb	r3, [r7, #15]
 80013ea:	f043 0301 	orr.w	r3, r3, #1
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	73fb      	strb	r3, [r7, #15]
 80013f2:	e019      	b.n	8001428 <lpme1_set_filter+0x7c>
    else if(mode == LPMS_FILTER_MODE_GYR_ACC_MAG)      data |= LPMS_FILTER_MODE_GYR_ACC_MAG;
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d105      	bne.n	8001406 <lpme1_set_filter+0x5a>
 80013fa:	7bfb      	ldrb	r3, [r7, #15]
 80013fc:	f043 0302 	orr.w	r3, r3, #2
 8001400:	b2db      	uxtb	r3, r3
 8001402:	73fb      	strb	r3, [r7, #15]
 8001404:	e010      	b.n	8001428 <lpme1_set_filter+0x7c>
    else if(mode == LPMS_FILTER_MODE_MAD_GYR_ACC)      data |= LPMS_FILTER_MODE_MAD_GYR_ACC;
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	2b03      	cmp	r3, #3
 800140a:	d105      	bne.n	8001418 <lpme1_set_filter+0x6c>
 800140c:	7bfb      	ldrb	r3, [r7, #15]
 800140e:	f043 0303 	orr.w	r3, r3, #3
 8001412:	b2db      	uxtb	r3, r3
 8001414:	73fb      	strb	r3, [r7, #15]
 8001416:	e007      	b.n	8001428 <lpme1_set_filter+0x7c>
    else if(mode == LPMS_FILTER_MODE_MAD_GYR_ACC_MAG)  data |= LPMS_FILTER_MODE_MAD_GYR_ACC_MAG;
 8001418:	79fb      	ldrb	r3, [r7, #7]
 800141a:	2b04      	cmp	r3, #4
 800141c:	d104      	bne.n	8001428 <lpme1_set_filter+0x7c>
 800141e:	7bfb      	ldrb	r3, [r7, #15]
 8001420:	f043 0304 	orr.w	r3, r3, #4
 8001424:	b2db      	uxtb	r3, r3
 8001426:	73fb      	strb	r3, [r7, #15]

    if(lpme1_write_reg(FILTER_CONFIG, &data) != LPME1_OK)
 8001428:	f107 030f 	add.w	r3, r7, #15
 800142c:	4619      	mov	r1, r3
 800142e:	2008      	movs	r0, #8
 8001430:	f000 f84c 	bl	80014cc <lpme1_write_reg>
 8001434:	4603      	mov	r3, r0
 8001436:	2b01      	cmp	r3, #1
 8001438:	d001      	beq.n	800143e <lpme1_set_filter+0x92>
        return LPME1_ERROR;
 800143a:	2300      	movs	r3, #0
 800143c:	e000      	b.n	8001440 <lpme1_set_filter+0x94>

    return LPME1_OK;
 800143e:	2301      	movs	r3, #1
}
 8001440:	4618      	mov	r0, r3
 8001442:	3710      	adds	r7, #16
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}

08001448 <uint8_to_float>:
  *@brief: Convert 4 uint8_t values to float value
  *@para: Pointer to uint8_t array[4];
  *@ret: float value
  */
float uint8_to_float(uint8_t *pu8vals)
{
 8001448:	b480      	push	{r7}
 800144a:	b085      	sub	sp, #20
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
    DataDecoder decoder;
    for(uint8_t i = 0; i < 4; i++)
 8001450:	2300      	movs	r3, #0
 8001452:	73fb      	strb	r3, [r7, #15]
 8001454:	e00c      	b.n	8001470 <uint8_to_float+0x28>
    {
        decoder.u8vals[i] = *(pu8vals +i);
 8001456:	7bfb      	ldrb	r3, [r7, #15]
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	441a      	add	r2, r3
 800145c:	7bfb      	ldrb	r3, [r7, #15]
 800145e:	7812      	ldrb	r2, [r2, #0]
 8001460:	f107 0110 	add.w	r1, r7, #16
 8001464:	440b      	add	r3, r1
 8001466:	f803 2c08 	strb.w	r2, [r3, #-8]
    for(uint8_t i = 0; i < 4; i++)
 800146a:	7bfb      	ldrb	r3, [r7, #15]
 800146c:	3301      	adds	r3, #1
 800146e:	73fb      	strb	r3, [r7, #15]
 8001470:	7bfb      	ldrb	r3, [r7, #15]
 8001472:	2b03      	cmp	r3, #3
 8001474:	d9ef      	bls.n	8001456 <uint8_to_float+0xe>
    }
    return decoder.fval;
 8001476:	68bb      	ldr	r3, [r7, #8]
 8001478:	ee07 3a90 	vmov	s15, r3
}
 800147c:	eeb0 0a67 	vmov.f32	s0, s15
 8001480:	3714      	adds	r7, #20
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
	...

0800148c <lpme1_read_reg>:
  *@para: regaddr, register address to be read
  *@para: buf, Pointer to uint8_t variable use to save read value
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_read_reg(uint8_t regaddr,uint8_t *buf)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b086      	sub	sp, #24
 8001490:	af04      	add	r7, sp, #16
 8001492:	4603      	mov	r3, r0
 8001494:	6039      	str	r1, [r7, #0]
 8001496:	71fb      	strb	r3, [r7, #7]
#ifdef USE_IIC
    if(HAL_I2C_Mem_Read(&LPME1_HI2C, LPME1_I2C_ADRRESS, regaddr,
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	b29a      	uxth	r2, r3
 800149c:	2364      	movs	r3, #100	; 0x64
 800149e:	9302      	str	r3, [sp, #8]
 80014a0:	2301      	movs	r3, #1
 80014a2:	9301      	str	r3, [sp, #4]
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	9300      	str	r3, [sp, #0]
 80014a8:	2301      	movs	r3, #1
 80014aa:	2164      	movs	r1, #100	; 0x64
 80014ac:	4806      	ldr	r0, [pc, #24]	; (80014c8 <lpme1_read_reg+0x3c>)
 80014ae:	f003 f885 	bl	80045bc <HAL_I2C_Mem_Read>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d101      	bne.n	80014bc <lpme1_read_reg+0x30>
                        I2C_MEMADD_SIZE_8BIT, buf, 1, LPME1_MAX_TIMEOUT)==HAL_OK)
        return LPME1_OK;
 80014b8:	2301      	movs	r3, #1
 80014ba:	e000      	b.n	80014be <lpme1_read_reg+0x32>
    else
        return LPME1_ERROR;
 80014bc:	2300      	movs	r3, #0
  	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
    temp = 20; while(temp--);   //give slave some time
	
    return LPME1_OK;
#endif
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3708      	adds	r7, #8
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	200002d8 	.word	0x200002d8

080014cc <lpme1_write_reg>:
  *@para: regaddr, register address to be write
  *@para: buf, Pointer to uint8_t variable saved the data to be write
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_write_reg(uint8_t regaddr,uint8_t *buf)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b086      	sub	sp, #24
 80014d0:	af04      	add	r7, sp, #16
 80014d2:	4603      	mov	r3, r0
 80014d4:	6039      	str	r1, [r7, #0]
 80014d6:	71fb      	strb	r3, [r7, #7]
#ifdef USE_IIC
    if(HAL_I2C_Mem_Write(&LPME1_HI2C, LPME1_I2C_ADRRESS, regaddr,
 80014d8:	79fb      	ldrb	r3, [r7, #7]
 80014da:	b29a      	uxth	r2, r3
 80014dc:	2364      	movs	r3, #100	; 0x64
 80014de:	9302      	str	r3, [sp, #8]
 80014e0:	2301      	movs	r3, #1
 80014e2:	9301      	str	r3, [sp, #4]
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	9300      	str	r3, [sp, #0]
 80014e8:	2301      	movs	r3, #1
 80014ea:	2164      	movs	r1, #100	; 0x64
 80014ec:	4806      	ldr	r0, [pc, #24]	; (8001508 <lpme1_write_reg+0x3c>)
 80014ee:	f002 ff51 	bl	8004394 <HAL_I2C_Mem_Write>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d101      	bne.n	80014fc <lpme1_write_reg+0x30>
                         I2C_MEMADD_SIZE_8BIT, buf, 1, LPME1_MAX_TIMEOUT)==HAL_OK)
        return LPME1_OK;
 80014f8:	2301      	movs	r3, #1
 80014fa:	e000      	b.n	80014fe <lpme1_write_reg+0x32>
    else
        return LPME1_ERROR;
 80014fc:	2300      	movs	r3, #0
  	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
	uint8_t i = 20;while(i--);
	
    return LPME1_OK;
#endif
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	200002d8 	.word	0x200002d8

0800150c <lpme1_read_buffer>:
  *@para: buf, Pointer to uint8_t array use to save read datas
  *@para: len, data length to be read
  *@ret: Status, return LPME1_OK if read success otherwise return LPME1_ERROR
  */
lpme1_status_t lpme1_read_buffer(uint8_t regaddr,uint8_t *buf,uint8_t len)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af04      	add	r7, sp, #16
 8001512:	4603      	mov	r3, r0
 8001514:	6039      	str	r1, [r7, #0]
 8001516:	71fb      	strb	r3, [r7, #7]
 8001518:	4613      	mov	r3, r2
 800151a:	71bb      	strb	r3, [r7, #6]
#ifdef USE_IIC
    if(HAL_I2C_Mem_Read(&LPME1_HI2C, LPME1_I2C_ADRRESS, regaddr,
 800151c:	79fb      	ldrb	r3, [r7, #7]
 800151e:	b299      	uxth	r1, r3
 8001520:	79bb      	ldrb	r3, [r7, #6]
 8001522:	b29b      	uxth	r3, r3
 8001524:	2264      	movs	r2, #100	; 0x64
 8001526:	9202      	str	r2, [sp, #8]
 8001528:	9301      	str	r3, [sp, #4]
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	9300      	str	r3, [sp, #0]
 800152e:	2301      	movs	r3, #1
 8001530:	460a      	mov	r2, r1
 8001532:	2164      	movs	r1, #100	; 0x64
 8001534:	4806      	ldr	r0, [pc, #24]	; (8001550 <lpme1_read_buffer+0x44>)
 8001536:	f003 f841 	bl	80045bc <HAL_I2C_Mem_Read>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d101      	bne.n	8001544 <lpme1_read_buffer+0x38>
                        I2C_MEMADD_SIZE_8BIT, buf, len, LPME1_MAX_TIMEOUT)==HAL_OK)
        return LPME1_OK;
 8001540:	2301      	movs	r3, #1
 8001542:	e000      	b.n	8001546 <lpme1_read_buffer+0x3a>
    else
        return LPME1_ERROR;
 8001544:	2300      	movs	r3, #0
  	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
	while(i--);
	
    return LPME1_OK;
#endif
}
 8001546:	4618      	mov	r0, r3
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	200002d8 	.word	0x200002d8

08001554 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void __io_putchar(uint8_t ch) {
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	71fb      	strb	r3, [r7, #7]
	if(uart_key==1){
 800155e:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <__io_putchar+0x3c>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	2b01      	cmp	r3, #1
 8001564:	d106      	bne.n	8001574 <__io_putchar+0x20>
		HAL_UART_Transmit(&huart1, &ch, 1, 1);
 8001566:	1df9      	adds	r1, r7, #7
 8001568:	2301      	movs	r3, #1
 800156a:	2201      	movs	r2, #1
 800156c:	4809      	ldr	r0, [pc, #36]	; (8001594 <__io_putchar+0x40>)
 800156e:	f006 f89b 	bl	80076a8 <HAL_UART_Transmit>
	} else if(uart_key==2){
		HAL_UART_Transmit(&huart2, &ch, 1, 1);
	}
}
 8001572:	e009      	b.n	8001588 <__io_putchar+0x34>
	} else if(uart_key==2){
 8001574:	4b06      	ldr	r3, [pc, #24]	; (8001590 <__io_putchar+0x3c>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b02      	cmp	r3, #2
 800157a:	d105      	bne.n	8001588 <__io_putchar+0x34>
		HAL_UART_Transmit(&huart2, &ch, 1, 1);
 800157c:	1df9      	adds	r1, r7, #7
 800157e:	2301      	movs	r3, #1
 8001580:	2201      	movs	r2, #1
 8001582:	4805      	ldr	r0, [pc, #20]	; (8001598 <__io_putchar+0x44>)
 8001584:	f006 f890 	bl	80076a8 <HAL_UART_Transmit>
}
 8001588:	bf00      	nop
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	20000018 	.word	0x20000018
 8001594:	200004f8 	.word	0x200004f8
 8001598:	2000057c 	.word	0x2000057c

0800159c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015a0:	f001 f9ce 	bl	8002940 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015a4:	f000 f819 	bl	80015da <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015a8:	f7ff fd3e 	bl	8001028 <MX_GPIO_Init>
  MX_DMA_Init();
 80015ac:	f7ff fd1e 	bl	8000fec <MX_DMA_Init>
  MX_USART2_UART_Init();
 80015b0:	f001 f8f0 	bl	8002794 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80015b4:	f7ff fb68 	bl	8000c88 <MX_ADC1_Init>
  MX_I2C1_Init();
 80015b8:	f7ff fdaa 	bl	8001110 <MX_I2C1_Init>
  MX_TIM1_Init();
 80015bc:	f000 feac 	bl	8002318 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80015c0:	f001 f8b8 	bl	8002734 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80015c4:	f000 ff54 	bl	8002470 <MX_TIM2_Init>
  MX_TIM17_Init();
 80015c8:	f000 ffee 	bl	80025a8 <MX_TIM17_Init>
  MX_TIM3_Init();
 80015cc:	f000 ff9e 	bl	800250c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  setup();
 80015d0:	f000 f860 	bl	8001694 <setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  loop();
 80015d4:	f000 f938 	bl	8001848 <loop>
 80015d8:	e7fc      	b.n	80015d4 <main+0x38>

080015da <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	b096      	sub	sp, #88	; 0x58
 80015de:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015e0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015e4:	2228      	movs	r2, #40	; 0x28
 80015e6:	2100      	movs	r1, #0
 80015e8:	4618      	mov	r0, r3
 80015ea:	f006 ff20 	bl	800842e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015ee:	f107 031c 	add.w	r3, r7, #28
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	609a      	str	r2, [r3, #8]
 80015fa:	60da      	str	r2, [r3, #12]
 80015fc:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	605a      	str	r2, [r3, #4]
 8001606:	609a      	str	r2, [r3, #8]
 8001608:	60da      	str	r2, [r3, #12]
 800160a:	611a      	str	r2, [r3, #16]
 800160c:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800160e:	2302      	movs	r3, #2
 8001610:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001612:	2301      	movs	r3, #1
 8001614:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001616:	2310      	movs	r3, #16
 8001618:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800161a:	2302      	movs	r3, #2
 800161c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800161e:	2300      	movs	r3, #0
 8001620:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001622:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001626:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001628:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800162c:	4618      	mov	r0, r3
 800162e:	f003 fb93 	bl	8004d58 <HAL_RCC_OscConfig>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001638:	f000 fd34 	bl	80020a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800163c:	230f      	movs	r3, #15
 800163e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001640:	2302      	movs	r3, #2
 8001642:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001644:	2300      	movs	r3, #0
 8001646:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001648:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800164c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800164e:	2300      	movs	r3, #0
 8001650:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001652:	f107 031c 	add.w	r3, r7, #28
 8001656:	2102      	movs	r1, #2
 8001658:	4618      	mov	r0, r3
 800165a:	f004 fa85 	bl	8005b68 <HAL_RCC_ClockConfig>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001664:	f000 fd1e 	bl	80020a4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8001668:	f241 0321 	movw	r3, #4129	; 0x1021
 800166c:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 800166e:	2301      	movs	r3, #1
 8001670:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 8001672:	2310      	movs	r3, #16
 8001674:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001676:	2300      	movs	r3, #0
 8001678:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800167a:	1d3b      	adds	r3, r7, #4
 800167c:	4618      	mov	r0, r3
 800167e:	f004 fca9 	bl	8005fd4 <HAL_RCCEx_PeriphCLKConfig>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001688:	f000 fd0c 	bl	80020a4 <Error_Handler>
  }
}
 800168c:	bf00      	nop
 800168e:	3758      	adds	r7, #88	; 0x58
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <setup>:

/* USER CODE BEGIN 4 */
void setup(void){
 8001694:	b590      	push	{r4, r7, lr}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
	_Bool ready_flag=1;
 800169a:	2301      	movs	r3, #1
 800169c:	71fb      	strb	r3, [r7, #7]
	//rw pwm pin setup
	ConfigOC_rw.OCMode = TIM_OCMODE_PWM1;
 800169e:	4b5e      	ldr	r3, [pc, #376]	; (8001818 <setup+0x184>)
 80016a0:	2260      	movs	r2, #96	; 0x60
 80016a2:	601a      	str	r2, [r3, #0]
	ConfigOC_rw.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016a4:	4b5c      	ldr	r3, [pc, #368]	; (8001818 <setup+0x184>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	609a      	str	r2, [r3, #8]
	ConfigOC_rw.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016aa:	4b5b      	ldr	r3, [pc, #364]	; (8001818 <setup+0x184>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	60da      	str	r2, [r3, #12]
	ConfigOC_rw.OCFastMode = TIM_OCFAST_DISABLE;
 80016b0:	4b59      	ldr	r3, [pc, #356]	; (8001818 <setup+0x184>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	611a      	str	r2, [r3, #16]
	ConfigOC_rw.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016b6:	4b58      	ldr	r3, [pc, #352]	; (8001818 <setup+0x184>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	615a      	str	r2, [r3, #20]
	ConfigOC_rw.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016bc:	4b56      	ldr	r3, [pc, #344]	; (8001818 <setup+0x184>)
 80016be:	2200      	movs	r2, #0
 80016c0:	619a      	str	r2, [r3, #24]
	ConfigOC_rw.Pulse=0;
 80016c2:	4b55      	ldr	r3, [pc, #340]	; (8001818 <setup+0x184>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	605a      	str	r2, [r3, #4]
	HAL_TIM_PWM_ConfigChannel(&htim1,&ConfigOC_rw,TIM_CHANNEL_1);
 80016c8:	2200      	movs	r2, #0
 80016ca:	4953      	ldr	r1, [pc, #332]	; (8001818 <setup+0x184>)
 80016cc:	4853      	ldr	r0, [pc, #332]	; (800181c <setup+0x188>)
 80016ce:	f005 f8c9 	bl	8006864 <HAL_TIM_PWM_ConfigChannel>
	if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) {
 80016d2:	2100      	movs	r1, #0
 80016d4:	4851      	ldr	r0, [pc, #324]	; (800181c <setup+0x188>)
 80016d6:	f004 feb9 	bl	800644c <HAL_TIM_PWM_Start>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <setup+0x50>
		Error_Handler();
 80016e0:	f000 fce0 	bl	80020a4 <Error_Handler>
	}
	//ADC setup
	/*
	 * なぜかDMAのAD変換とfloat型のprintfが両立できない→ログ取りは基本int型でやる
	 */
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) ADC_Data1, sizeof(ADC_Data1)) != HAL_OK){
 80016e4:	2208      	movs	r2, #8
 80016e6:	494e      	ldr	r1, [pc, #312]	; (8001820 <setup+0x18c>)
 80016e8:	484e      	ldr	r0, [pc, #312]	; (8001824 <setup+0x190>)
 80016ea:	f001 fb61 	bl	8002db0 <HAL_ADC_Start_DMA>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <setup+0x64>
		 Error_Handler();
 80016f4:	f000 fcd6 	bl	80020a4 <Error_Handler>
	}

	setbuf(stdout, NULL);
 80016f8:	4b4b      	ldr	r3, [pc, #300]	; (8001828 <setup+0x194>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	2100      	movs	r1, #0
 8001700:	4618      	mov	r0, r3
 8001702:	f007 fd57 	bl	80091b4 <setbuf>

	//Motor variable initialization
	rw_motor.actual_current = 0;
 8001706:	4b49      	ldr	r3, [pc, #292]	; (800182c <setup+0x198>)
 8001708:	f04f 0200 	mov.w	r2, #0
 800170c:	609a      	str	r2, [r3, #8]
	rw_motor.actual_speed = 0;
 800170e:	4b47      	ldr	r3, [pc, #284]	; (800182c <setup+0x198>)
 8001710:	f04f 0200 	mov.w	r2, #0
 8001714:	60da      	str	r2, [r3, #12]
	rw_motor.target_current = 0;
 8001716:	4b45      	ldr	r3, [pc, #276]	; (800182c <setup+0x198>)
 8001718:	f04f 0200 	mov.w	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
	rw_motor.target_speed = 0;
 800171e:	4b43      	ldr	r3, [pc, #268]	; (800182c <setup+0x198>)
 8001720:	f04f 0200 	mov.w	r2, #0
 8001724:	605a      	str	r2, [r3, #4]
	rw_motor.direction = 1;
 8001726:	4b41      	ldr	r3, [pc, #260]	; (800182c <setup+0x198>)
 8001728:	2201      	movs	r2, #1
 800172a:	745a      	strb	r2, [r3, #17]
	rw_motor.enable = 0;
 800172c:	4b3f      	ldr	r3, [pc, #252]	; (800182c <setup+0x198>)
 800172e:	2200      	movs	r2, #0
 8001730:	741a      	strb	r2, [r3, #16]
	rw_motor.pwm_pulse = (htim1.Init.Period + 1) * 0.5;
 8001732:	4b3a      	ldr	r3, [pc, #232]	; (800181c <setup+0x188>)
 8001734:	68db      	ldr	r3, [r3, #12]
 8001736:	3301      	adds	r3, #1
 8001738:	4618      	mov	r0, r3
 800173a:	f7fe fee3 	bl	8000504 <__aeabi_ui2d>
 800173e:	f04f 0200 	mov.w	r2, #0
 8001742:	4b3b      	ldr	r3, [pc, #236]	; (8001830 <setup+0x19c>)
 8001744:	f7fe ff58 	bl	80005f8 <__aeabi_dmul>
 8001748:	4603      	mov	r3, r0
 800174a:	460c      	mov	r4, r1
 800174c:	4618      	mov	r0, r3
 800174e:	4621      	mov	r1, r4
 8001750:	f7ff fa2a 	bl	8000ba8 <__aeabi_d2uiz>
 8001754:	4603      	mov	r3, r0
 8001756:	b29a      	uxth	r2, r3
 8001758:	4b34      	ldr	r3, [pc, #208]	; (800182c <setup+0x198>)
 800175a:	825a      	strh	r2, [r3, #18]

	ma.target_angle = 0;
 800175c:	4b35      	ldr	r3, [pc, #212]	; (8001834 <setup+0x1a0>)
 800175e:	f04f 0200 	mov.w	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
	ma.target_speed = 0;
 8001764:	4b33      	ldr	r3, [pc, #204]	; (8001834 <setup+0x1a0>)
 8001766:	f04f 0200 	mov.w	r2, #0
 800176a:	605a      	str	r2, [r3, #4]
	ma.actual_angle = 0;
 800176c:	4b31      	ldr	r3, [pc, #196]	; (8001834 <setup+0x1a0>)
 800176e:	f04f 0200 	mov.w	r2, #0
 8001772:	609a      	str	r2, [r3, #8]
	ma.actual_speed = 0;
 8001774:	4b2f      	ldr	r3, [pc, #188]	; (8001834 <setup+0x1a0>)
 8001776:	f04f 0200 	mov.w	r2, #0
 800177a:	60da      	str	r2, [r3, #12]
	ma.angle_base = 0;
 800177c:	4b2d      	ldr	r3, [pc, #180]	; (8001834 <setup+0x1a0>)
 800177e:	f04f 0200 	mov.w	r2, #0
 8001782:	611a      	str	r2, [r3, #16]
	ma.angle_error_integrated = 0;
 8001784:	4b2b      	ldr	r3, [pc, #172]	; (8001834 <setup+0x1a0>)
 8001786:	f04f 0200 	mov.w	r2, #0
 800178a:	619a      	str	r2, [r3, #24]


	HAL_Delay(300);
 800178c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001790:	f001 f93c 	bl	8002a0c <HAL_Delay>
	while(1) {
		if(lpme1_set_Freq(LPMS_DATA_FREQ_200HZ) != LPME1_OK) ready_flag=0;
 8001794:	2004      	movs	r0, #4
 8001796:	f7ff fdb2 	bl	80012fe <lpme1_set_Freq>
 800179a:	4603      	mov	r3, r0
 800179c:	2b01      	cmp	r3, #1
 800179e:	d001      	beq.n	80017a4 <setup+0x110>
 80017a0:	2300      	movs	r3, #0
 80017a2:	71fb      	strb	r3, [r7, #7]
		if(lpme1_set_filter(LPMS_FILTER_MODE_MAD_GYR_ACC_MAG)!=LPME1_OK) ready_flag=0;
 80017a4:	2004      	movs	r0, #4
 80017a6:	f7ff fe01 	bl	80013ac <lpme1_set_filter>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b01      	cmp	r3, #1
 80017ae:	d001      	beq.n	80017b4 <setup+0x120>
 80017b0:	2300      	movs	r3, #0
 80017b2:	71fb      	strb	r3, [r7, #7]
		if(HAL_TIM_Base_Start_IT(&htim2) != HAL_OK) ready_flag=0;
 80017b4:	4820      	ldr	r0, [pc, #128]	; (8001838 <setup+0x1a4>)
 80017b6:	f004 fd8b 	bl	80062d0 <HAL_TIM_Base_Start_IT>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <setup+0x130>
 80017c0:	2300      	movs	r3, #0
 80017c2:	71fb      	strb	r3, [r7, #7]
		//if(HAL_UART_Receive_IT(&huart1, &key, 1) != HAL_OK) ready_flag=0;
		HAL_Delay(100);
 80017c4:	2064      	movs	r0, #100	; 0x64
 80017c6:	f001 f921 	bl	8002a0c <HAL_Delay>
		if(ready_flag == 1) break;
 80017ca:	79fb      	ldrb	r3, [r7, #7]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d102      	bne.n	80017d6 <setup+0x142>
		ready_flag = 1;
 80017d0:	2301      	movs	r3, #1
 80017d2:	71fb      	strb	r3, [r7, #7]
		if(lpme1_set_Freq(LPMS_DATA_FREQ_200HZ) != LPME1_OK) ready_flag=0;
 80017d4:	e7de      	b.n	8001794 <setup+0x100>
		if(ready_flag == 1) break;
 80017d6:	bf00      	nop
	}
	uart_key=2;
 80017d8:	4b18      	ldr	r3, [pc, #96]	; (800183c <setup+0x1a8>)
 80017da:	2202      	movs	r2, #2
 80017dc:	701a      	strb	r2, [r3, #0]
	printf("Time,Angle Error,Speed Error,Actual Current,Wheel Speed\r\n");
 80017de:	4818      	ldr	r0, [pc, #96]	; (8001840 <setup+0x1ac>)
 80017e0:	f007 fce0 	bl	80091a4 <puts>

	//Ready beep
	for(int i=0;i<3;i++){
 80017e4:	2300      	movs	r3, #0
 80017e6:	603b      	str	r3, [r7, #0]
 80017e8:	e00e      	b.n	8001808 <setup+0x174>
		buzzer_output(1);
 80017ea:	2001      	movs	r0, #1
 80017ec:	f000 f968 	bl	8001ac0 <buzzer_output>
		HAL_Delay(50);
 80017f0:	2032      	movs	r0, #50	; 0x32
 80017f2:	f001 f90b 	bl	8002a0c <HAL_Delay>
		buzzer_output(0);
 80017f6:	2000      	movs	r0, #0
 80017f8:	f000 f962 	bl	8001ac0 <buzzer_output>
		HAL_Delay(50);
 80017fc:	2032      	movs	r0, #50	; 0x32
 80017fe:	f001 f905 	bl	8002a0c <HAL_Delay>
	for(int i=0;i<3;i++){
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	3301      	adds	r3, #1
 8001806:	603b      	str	r3, [r7, #0]
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	2b02      	cmp	r3, #2
 800180c:	dded      	ble.n	80017ea <setup+0x156>
	}
}
 800180e:	bf00      	nop
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	bd90      	pop	{r4, r7, pc}
 8001816:	bf00      	nop
 8001818:	20000398 	.word	0x20000398
 800181c:	20000460 	.word	0x20000460
 8001820:	20000230 	.word	0x20000230
 8001824:	20000244 	.word	0x20000244
 8001828:	20000028 	.word	0x20000028
 800182c:	200003b4 	.word	0x200003b4
 8001830:	3fe00000 	.word	0x3fe00000
 8001834:	20000378 	.word	0x20000378
 8001838:	200004ac 	.word	0x200004ac
 800183c:	20000018 	.word	0x20000018
 8001840:	0800e1c0 	.word	0x0800e1c0
 8001844:	00000000 	.word	0x00000000

08001848 <loop>:
void loop(void){
 8001848:	b590      	push	{r4, r7, lr}
 800184a:	b083      	sub	sp, #12
 800184c:	af02      	add	r7, sp, #8
	//update xbee command
	HAL_UART_Receive(&huart1,&key, 1, 10);
 800184e:	230a      	movs	r3, #10
 8001850:	2201      	movs	r2, #1
 8001852:	4989      	ldr	r1, [pc, #548]	; (8001a78 <loop+0x230>)
 8001854:	4889      	ldr	r0, [pc, #548]	; (8001a7c <loop+0x234>)
 8001856:	f005 ffbb 	bl	80077d0 <HAL_UART_Receive>

	switch(key){
 800185a:	4b87      	ldr	r3, [pc, #540]	; (8001a78 <loop+0x230>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	3b52      	subs	r3, #82	; 0x52
 8001860:	2b26      	cmp	r3, #38	; 0x26
 8001862:	f200 80dd 	bhi.w	8001a20 <loop+0x1d8>
 8001866:	a201      	add	r2, pc, #4	; (adr r2, 800186c <loop+0x24>)
 8001868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800186c:	08001a1b 	.word	0x08001a1b
 8001870:	08001a21 	.word	0x08001a21
 8001874:	08001a21 	.word	0x08001a21
 8001878:	08001a21 	.word	0x08001a21
 800187c:	08001a21 	.word	0x08001a21
 8001880:	08001a21 	.word	0x08001a21
 8001884:	080019b3 	.word	0x080019b3
 8001888:	08001a21 	.word	0x08001a21
 800188c:	08001a21 	.word	0x08001a21
 8001890:	08001a21 	.word	0x08001a21
 8001894:	08001a21 	.word	0x08001a21
 8001898:	08001a21 	.word	0x08001a21
 800189c:	08001a21 	.word	0x08001a21
 80018a0:	08001a21 	.word	0x08001a21
 80018a4:	08001a21 	.word	0x08001a21
 80018a8:	08001a21 	.word	0x08001a21
 80018ac:	08001a21 	.word	0x08001a21
 80018b0:	08001a21 	.word	0x08001a21
 80018b4:	08001a21 	.word	0x08001a21
 80018b8:	080019c7 	.word	0x080019c7
 80018bc:	08001a21 	.word	0x08001a21
 80018c0:	08001a21 	.word	0x08001a21
 80018c4:	08001a21 	.word	0x08001a21
 80018c8:	0800192d 	.word	0x0800192d
 80018cc:	08001a21 	.word	0x08001a21
 80018d0:	08001a21 	.word	0x08001a21
 80018d4:	08001a21 	.word	0x08001a21
 80018d8:	08001a21 	.word	0x08001a21
 80018dc:	08001a21 	.word	0x08001a21
 80018e0:	08001947 	.word	0x08001947
 80018e4:	080019db 	.word	0x080019db
 80018e8:	08001a21 	.word	0x08001a21
 80018ec:	08001a21 	.word	0x08001a21
 80018f0:	08001909 	.word	0x08001909
 80018f4:	08001a21 	.word	0x08001a21
 80018f8:	08001a21 	.word	0x08001a21
 80018fc:	08001a21 	.word	0x08001a21
 8001900:	08001a21 	.word	0x08001a21
 8001904:	0800195b 	.word	0x0800195b
	case 's':	//stop
		uart_key=1;
 8001908:	4b5d      	ldr	r3, [pc, #372]	; (8001a80 <loop+0x238>)
 800190a:	2201      	movs	r2, #1
 800190c:	701a      	strb	r2, [r3, #0]
		printf("\r\nSTOP\r\n");
 800190e:	485d      	ldr	r0, [pc, #372]	; (8001a84 <loop+0x23c>)
 8001910:	f007 fc48 	bl	80091a4 <puts>
		rw_motor.enable=0;
 8001914:	4b5c      	ldr	r3, [pc, #368]	; (8001a88 <loop+0x240>)
 8001916:	2200      	movs	r2, #0
 8001918:	741a      	strb	r2, [r3, #16]
		rw_motor.target_speed=0;
 800191a:	4b5b      	ldr	r3, [pc, #364]	; (8001a88 <loop+0x240>)
 800191c:	f04f 0200 	mov.w	r2, #0
 8001920:	605a      	str	r2, [r3, #4]
		rw_motor.target_current=0;
 8001922:	4b59      	ldr	r3, [pc, #356]	; (8001a88 <loop+0x240>)
 8001924:	f04f 0200 	mov.w	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
		break;
 800192a:	e07a      	b.n	8001a22 <loop+0x1da>
	case 'i':	//start
		uart_key=1;
 800192c:	4b54      	ldr	r3, [pc, #336]	; (8001a80 <loop+0x238>)
 800192e:	2201      	movs	r2, #1
 8001930:	701a      	strb	r2, [r3, #0]
		printf("\r\nCURRENT ENABLE\r\n");
 8001932:	4856      	ldr	r0, [pc, #344]	; (8001a8c <loop+0x244>)
 8001934:	f007 fc36 	bl	80091a4 <puts>
		//rw_motor.enable=1;
		//rw_motor.target_speed=4000;
		rw_motor.target_current=0.3;
 8001938:	4b53      	ldr	r3, [pc, #332]	; (8001a88 <loop+0x240>)
 800193a:	4a55      	ldr	r2, [pc, #340]	; (8001a90 <loop+0x248>)
 800193c:	601a      	str	r2, [r3, #0]
		rw_motor.enable=1;
 800193e:	4b52      	ldr	r3, [pc, #328]	; (8001a88 <loop+0x240>)
 8001940:	2201      	movs	r2, #1
 8001942:	741a      	strb	r2, [r3, #16]
		break;
 8001944:	e06d      	b.n	8001a22 <loop+0x1da>
	case 'o':
		uart_key=1;
 8001946:	4b4e      	ldr	r3, [pc, #312]	; (8001a80 <loop+0x238>)
 8001948:	2201      	movs	r2, #1
 800194a:	701a      	strb	r2, [r3, #0]
		//printf("\r\nCURRENT ENABLE\r\n");
		rw_motor.target_current=-0.1;
 800194c:	4b4e      	ldr	r3, [pc, #312]	; (8001a88 <loop+0x240>)
 800194e:	4a51      	ldr	r2, [pc, #324]	; (8001a94 <loop+0x24c>)
 8001950:	601a      	str	r2, [r3, #0]
		rw_motor.enable=1;
 8001952:	4b4d      	ldr	r3, [pc, #308]	; (8001a88 <loop+0x240>)
 8001954:	2201      	movs	r2, #1
 8001956:	741a      	strb	r2, [r3, #16]
		break;
 8001958:	e063      	b.n	8001a22 <loop+0x1da>
	case 'x':	//control start
		uart_key=1;
 800195a:	4b49      	ldr	r3, [pc, #292]	; (8001a80 <loop+0x238>)
 800195c:	2201      	movs	r2, #1
 800195e:	701a      	strb	r2, [r3, #0]
		printf("\r\nControl Start !!!\r\n");
 8001960:	484d      	ldr	r0, [pc, #308]	; (8001a98 <loop+0x250>)
 8001962:	f007 fc1f 	bl	80091a4 <puts>
		ma.angle_base = lpme1Data.euler[2];
 8001966:	4b4d      	ldr	r3, [pc, #308]	; (8001a9c <loop+0x254>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	4a4d      	ldr	r2, [pc, #308]	; (8001aa0 <loop+0x258>)
 800196c:	6113      	str	r3, [r2, #16]
		ma.target_angle = ma.angle_base + PI;
 800196e:	4b4c      	ldr	r3, [pc, #304]	; (8001aa0 <loop+0x258>)
 8001970:	691b      	ldr	r3, [r3, #16]
 8001972:	4618      	mov	r0, r3
 8001974:	f7fe fde8 	bl	8000548 <__aeabi_f2d>
 8001978:	a33d      	add	r3, pc, #244	; (adr r3, 8001a70 <loop+0x228>)
 800197a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197e:	f7fe fc85 	bl	800028c <__adddf3>
 8001982:	4603      	mov	r3, r0
 8001984:	460c      	mov	r4, r1
 8001986:	4618      	mov	r0, r3
 8001988:	4621      	mov	r1, r4
 800198a:	f7ff f92d 	bl	8000be8 <__aeabi_d2f>
 800198e:	4602      	mov	r2, r0
 8001990:	4b43      	ldr	r3, [pc, #268]	; (8001aa0 <loop+0x258>)
 8001992:	601a      	str	r2, [r3, #0]
		ma.target_speed = 0;
 8001994:	4b42      	ldr	r3, [pc, #264]	; (8001aa0 <loop+0x258>)
 8001996:	f04f 0200 	mov.w	r2, #0
 800199a:	605a      	str	r2, [r3, #4]
		ma.angle_error_integrated = 0;
 800199c:	4b40      	ldr	r3, [pc, #256]	; (8001aa0 <loop+0x258>)
 800199e:	f04f 0200 	mov.w	r2, #0
 80019a2:	619a      	str	r2, [r3, #24]
		rw_motor.enable=1;
 80019a4:	4b38      	ldr	r3, [pc, #224]	; (8001a88 <loop+0x240>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	741a      	strb	r2, [r3, #16]
		logger_flag = 1;
 80019aa:	4b3e      	ldr	r3, [pc, #248]	; (8001aa4 <loop+0x25c>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	701a      	strb	r2, [r3, #0]
		break;
 80019b0:	e037      	b.n	8001a22 <loop+0x1da>
	case 'X':
		uart_key=1;
 80019b2:	4b33      	ldr	r3, [pc, #204]	; (8001a80 <loop+0x238>)
 80019b4:	2201      	movs	r2, #1
 80019b6:	701a      	strb	r2, [r3, #0]
		printf("\r\nControl Start !!!\r\n");
 80019b8:	4837      	ldr	r0, [pc, #220]	; (8001a98 <loop+0x250>)
 80019ba:	f007 fbf3 	bl	80091a4 <puts>
		/*ma.angle_base = lpme1Data.euler[2];
		ma.target_angle = ma.angle_base + PI;
		ma.target_speed = 0;
		rw_motor.enable=1;*/
		//logger_flag = 1;
		speed_observation_flag=1;
 80019be:	4b3a      	ldr	r3, [pc, #232]	; (8001aa8 <loop+0x260>)
 80019c0:	2201      	movs	r2, #1
 80019c2:	701a      	strb	r2, [r3, #0]
		break;
 80019c4:	e02d      	b.n	8001a22 <loop+0x1da>

	case 'e':	//enable
		uart_key=1;
 80019c6:	4b2e      	ldr	r3, [pc, #184]	; (8001a80 <loop+0x238>)
 80019c8:	2201      	movs	r2, #1
 80019ca:	701a      	strb	r2, [r3, #0]
		printf("\r\nMOTOR ENABLE\r\n");
 80019cc:	4837      	ldr	r0, [pc, #220]	; (8001aac <loop+0x264>)
 80019ce:	f007 fbe9 	bl	80091a4 <puts>
		rw_motor.enable=1;
 80019d2:	4b2d      	ldr	r3, [pc, #180]	; (8001a88 <loop+0x240>)
 80019d4:	2201      	movs	r2, #1
 80019d6:	741a      	strb	r2, [r3, #16]
		break;
 80019d8:	e023      	b.n	8001a22 <loop+0x1da>
	case 'p':	//change target speed
		uart_key=1;
 80019da:	4b29      	ldr	r3, [pc, #164]	; (8001a80 <loop+0x238>)
 80019dc:	2201      	movs	r2, #1
 80019de:	701a      	strb	r2, [r3, #0]
		printf("\r\neneble:%d, direction:%d, speed:%d, current:%d\r\n", rw_motor.enable, rw_motor.direction,(int)(1000 * rw_motor.target_current), (int)(rw_motor.target_speed));
 80019e0:	4b29      	ldr	r3, [pc, #164]	; (8001a88 <loop+0x240>)
 80019e2:	7c1b      	ldrb	r3, [r3, #16]
 80019e4:	4619      	mov	r1, r3
 80019e6:	4b28      	ldr	r3, [pc, #160]	; (8001a88 <loop+0x240>)
 80019e8:	7c5b      	ldrb	r3, [r3, #17]
 80019ea:	461a      	mov	r2, r3
 80019ec:	4b26      	ldr	r3, [pc, #152]	; (8001a88 <loop+0x240>)
 80019ee:	edd3 7a00 	vldr	s15, [r3]
 80019f2:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001ab0 <loop+0x268>
 80019f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019fa:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80019fe:	4b22      	ldr	r3, [pc, #136]	; (8001a88 <loop+0x240>)
 8001a00:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a08:	ee17 3a90 	vmov	r3, s15
 8001a0c:	9300      	str	r3, [sp, #0]
 8001a0e:	ee17 3a10 	vmov	r3, s14
 8001a12:	4828      	ldr	r0, [pc, #160]	; (8001ab4 <loop+0x26c>)
 8001a14:	f007 fb52 	bl	80090bc <iprintf>
		break;
 8001a18:	e003      	b.n	8001a22 <loop+0x1da>
	case 'R':	//system reset
		HAL_NVIC_SystemReset();
 8001a1a:	f002 f868 	bl	8003aee <HAL_NVIC_SystemReset>
		break;
 8001a1e:	e000      	b.n	8001a22 <loop+0x1da>
	default:

		break;
 8001a20:	bf00      	nop
	}
	key='0';
 8001a22:	4b15      	ldr	r3, [pc, #84]	; (8001a78 <loop+0x230>)
 8001a24:	2230      	movs	r2, #48	; 0x30
 8001a26:	701a      	strb	r2, [r3, #0]

	uart_key=1;
 8001a28:	4b15      	ldr	r3, [pc, #84]	; (8001a80 <loop+0x238>)
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	701a      	strb	r2, [r3, #0]
	//printf("\r\n current:%d, speed:%d\r\n",(int)(1000 * rw_motor.actual_current), (int)(rw_motor.actual_speed));
	//printf("\r\nangle:%d, speed:%d target_current:%d\r\n", (int)(180*lpme1Data.euler[2]/PI), (int)(180*lpme1Data.gyr[1]/PI), (int)(tmp_output*1000));
	//printf("actual_angle:%d\r\n", (int)(180*ma.angle_error/PI));

	if(logger_flag==0 && counter>counter_th){
 8001a2e:	4b1d      	ldr	r3, [pc, #116]	; (8001aa4 <loop+0x25c>)
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d112      	bne.n	8001a5c <loop+0x214>
 8001a36:	4b20      	ldr	r3, [pc, #128]	; (8001ab8 <loop+0x270>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	4b20      	ldr	r3, [pc, #128]	; (8001abc <loop+0x274>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	dd0c      	ble.n	8001a5c <loop+0x214>
		buzzer_output(1);
 8001a42:	2001      	movs	r0, #1
 8001a44:	f000 f83c 	bl	8001ac0 <buzzer_output>
		counter=0;
 8001a48:	4b1b      	ldr	r3, [pc, #108]	; (8001ab8 <loop+0x270>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
		HAL_Delay(1000);
 8001a4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a52:	f000 ffdb 	bl	8002a0c <HAL_Delay>
		buzzer_output(0);
 8001a56:	2000      	movs	r0, #0
 8001a58:	f000 f832 	bl	8001ac0 <buzzer_output>
	/*if(print_flag==1){
		uart_key=1;
		//printf("roll:%d, pitch:%d, yaw:%d\r\n", (int)(180*lpme1Data.euler[0]/PI), (int)(180*lpme1Data.euler[1]/PI), (int)(180*lpme1Data.euler[2]/PI));
	}*/

	HAL_Delay(500);
 8001a5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a60:	f000 ffd4 	bl	8002a0c <HAL_Delay>
}
 8001a64:	bf00      	nop
 8001a66:	3704      	adds	r7, #4
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd90      	pop	{r4, r7, pc}
 8001a6c:	f3af 8000 	nop.w
 8001a70:	c083126f 	.word	0xc083126f
 8001a74:	400921ca 	.word	0x400921ca
 8001a78:	20000019 	.word	0x20000019
 8001a7c:	200004f8 	.word	0x200004f8
 8001a80:	20000018 	.word	0x20000018
 8001a84:	0800e1fc 	.word	0x0800e1fc
 8001a88:	200003b4 	.word	0x200003b4
 8001a8c:	0800e204 	.word	0x0800e204
 8001a90:	3e99999a 	.word	0x3e99999a
 8001a94:	bdcccccd 	.word	0xbdcccccd
 8001a98:	0800e218 	.word	0x0800e218
 8001a9c:	20000324 	.word	0x20000324
 8001aa0:	20000378 	.word	0x20000378
 8001aa4:	20000228 	.word	0x20000228
 8001aa8:	2000021c 	.word	0x2000021c
 8001aac:	0800e230 	.word	0x0800e230
 8001ab0:	447a0000 	.word	0x447a0000
 8001ab4:	0800e240 	.word	0x0800e240
 8001ab8:	2000022c 	.word	0x2000022c
 8001abc:	20000014 	.word	0x20000014

08001ac0 <buzzer_output>:

void buzzer_output(_Bool state){
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	71fb      	strb	r3, [r7, #7]
	}
	else {
		HAL_GPIO_WritePin(buzzer_GPIO_Port, buzzer_Pin, GPIO_PIN_RESET);
	}
#endif
}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
	...

08001ad8 <motor_control>:

void motor_control(void){
 8001ad8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001adc:	af00      	add	r7, sp, #0
	rw_motor.actual_current = bldc_get_current(ADC_Data1[0]);
 8001ade:	4bcc      	ldr	r3, [pc, #816]	; (8001e10 <motor_control+0x338>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff f9f9 	bl	8000edc <bldc_get_current>
 8001aea:	eef0 7a40 	vmov.f32	s15, s0
 8001aee:	4bc9      	ldr	r3, [pc, #804]	; (8001e14 <motor_control+0x33c>)
 8001af0:	edc3 7a02 	vstr	s15, [r3, #8]
	rw_motor.actual_speed = bldc_get_speed(ADC_Data1[1]);
 8001af4:	4bc6      	ldr	r3, [pc, #792]	; (8001e10 <motor_control+0x338>)
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	b29b      	uxth	r3, r3
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff f9ac 	bl	8000e58 <bldc_get_speed>
 8001b00:	eef0 7a40 	vmov.f32	s15, s0
 8001b04:	4bc3      	ldr	r3, [pc, #780]	; (8001e14 <motor_control+0x33c>)
 8001b06:	edc3 7a03 	vstr	s15, [r3, #12]

	ma.actual_angle = lpme1Data.euler[2] - ma.angle_base;
 8001b0a:	4bc3      	ldr	r3, [pc, #780]	; (8001e18 <motor_control+0x340>)
 8001b0c:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8001b10:	4bc2      	ldr	r3, [pc, #776]	; (8001e1c <motor_control+0x344>)
 8001b12:	edd3 7a04 	vldr	s15, [r3, #16]
 8001b16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b1a:	4bc0      	ldr	r3, [pc, #768]	; (8001e1c <motor_control+0x344>)
 8001b1c:	edc3 7a02 	vstr	s15, [r3, #8]
	if(ma.actual_angle < (-1)*PI){
 8001b20:	4bbe      	ldr	r3, [pc, #760]	; (8001e1c <motor_control+0x344>)
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7fe fd0f 	bl	8000548 <__aeabi_f2d>
 8001b2a:	a3b5      	add	r3, pc, #724	; (adr r3, 8001e00 <motor_control+0x328>)
 8001b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b30:	f7fe ffd4 	bl	8000adc <__aeabi_dcmplt>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d018      	beq.n	8001b6c <motor_control+0x94>
		ma.actual_angle = (-1) * ma.actual_angle - PI;
 8001b3a:	4bb8      	ldr	r3, [pc, #736]	; (8001e1c <motor_control+0x344>)
 8001b3c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b40:	eef1 7a67 	vneg.f32	s15, s15
 8001b44:	ee17 3a90 	vmov	r3, s15
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7fe fcfd 	bl	8000548 <__aeabi_f2d>
 8001b4e:	a3ae      	add	r3, pc, #696	; (adr r3, 8001e08 <motor_control+0x330>)
 8001b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b54:	f7fe fb98 	bl	8000288 <__aeabi_dsub>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	460c      	mov	r4, r1
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	4621      	mov	r1, r4
 8001b60:	f7ff f842 	bl	8000be8 <__aeabi_d2f>
 8001b64:	4602      	mov	r2, r0
 8001b66:	4bad      	ldr	r3, [pc, #692]	; (8001e1c <motor_control+0x344>)
 8001b68:	609a      	str	r2, [r3, #8]
 8001b6a:	e024      	b.n	8001bb6 <motor_control+0xde>
	} else if(ma.actual_angle>PI){
 8001b6c:	4bab      	ldr	r3, [pc, #684]	; (8001e1c <motor_control+0x344>)
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7fe fce9 	bl	8000548 <__aeabi_f2d>
 8001b76:	a3a4      	add	r3, pc, #656	; (adr r3, 8001e08 <motor_control+0x330>)
 8001b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b7c:	f7fe ffcc 	bl	8000b18 <__aeabi_dcmpgt>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d017      	beq.n	8001bb6 <motor_control+0xde>
		ma.actual_angle = (-1) * ma.actual_angle + PI;
 8001b86:	4ba5      	ldr	r3, [pc, #660]	; (8001e1c <motor_control+0x344>)
 8001b88:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b8c:	eef1 7a67 	vneg.f32	s15, s15
 8001b90:	ee17 3a90 	vmov	r3, s15
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7fe fcd7 	bl	8000548 <__aeabi_f2d>
 8001b9a:	a39b      	add	r3, pc, #620	; (adr r3, 8001e08 <motor_control+0x330>)
 8001b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba0:	f7fe fb74 	bl	800028c <__adddf3>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	460c      	mov	r4, r1
 8001ba8:	4618      	mov	r0, r3
 8001baa:	4621      	mov	r1, r4
 8001bac:	f7ff f81c 	bl	8000be8 <__aeabi_d2f>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	4b9a      	ldr	r3, [pc, #616]	; (8001e1c <motor_control+0x344>)
 8001bb4:	609a      	str	r2, [r3, #8]
	}

	//ベクトルの内積と外積を利用して目標角と現在角の偏差を計算する
	ma.angle_error = acos(cos(lpme1Data.euler[2]) * cos(ma.target_angle) + sin(lpme1Data.euler[2]) * sin(ma.target_angle));
 8001bb6:	4b98      	ldr	r3, [pc, #608]	; (8001e18 <motor_control+0x340>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7fe fcc4 	bl	8000548 <__aeabi_f2d>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	460c      	mov	r4, r1
 8001bc4:	ec44 3b10 	vmov	d0, r3, r4
 8001bc8:	f00a ff26 	bl	800ca18 <cos>
 8001bcc:	ec55 4b10 	vmov	r4, r5, d0
 8001bd0:	4b92      	ldr	r3, [pc, #584]	; (8001e1c <motor_control+0x344>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7fe fcb7 	bl	8000548 <__aeabi_f2d>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	460b      	mov	r3, r1
 8001bde:	ec43 2b10 	vmov	d0, r2, r3
 8001be2:	f00a ff19 	bl	800ca18 <cos>
 8001be6:	ec53 2b10 	vmov	r2, r3, d0
 8001bea:	4620      	mov	r0, r4
 8001bec:	4629      	mov	r1, r5
 8001bee:	f7fe fd03 	bl	80005f8 <__aeabi_dmul>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	460c      	mov	r4, r1
 8001bf6:	4625      	mov	r5, r4
 8001bf8:	461c      	mov	r4, r3
 8001bfa:	4b87      	ldr	r3, [pc, #540]	; (8001e18 <motor_control+0x340>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7fe fca2 	bl	8000548 <__aeabi_f2d>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	ec43 2b10 	vmov	d0, r2, r3
 8001c0c:	f00a ff48 	bl	800caa0 <sin>
 8001c10:	ec59 8b10 	vmov	r8, r9, d0
 8001c14:	4b81      	ldr	r3, [pc, #516]	; (8001e1c <motor_control+0x344>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7fe fc95 	bl	8000548 <__aeabi_f2d>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	ec43 2b10 	vmov	d0, r2, r3
 8001c26:	f00a ff3b 	bl	800caa0 <sin>
 8001c2a:	ec53 2b10 	vmov	r2, r3, d0
 8001c2e:	4640      	mov	r0, r8
 8001c30:	4649      	mov	r1, r9
 8001c32:	f7fe fce1 	bl	80005f8 <__aeabi_dmul>
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	4620      	mov	r0, r4
 8001c3c:	4629      	mov	r1, r5
 8001c3e:	f7fe fb25 	bl	800028c <__adddf3>
 8001c42:	4603      	mov	r3, r0
 8001c44:	460c      	mov	r4, r1
 8001c46:	ec44 3b17 	vmov	d7, r3, r4
 8001c4a:	eeb0 0a47 	vmov.f32	s0, s14
 8001c4e:	eef0 0a67 	vmov.f32	s1, s15
 8001c52:	f00a ff6d 	bl	800cb30 <acos>
 8001c56:	ec54 3b10 	vmov	r3, r4, d0
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	4621      	mov	r1, r4
 8001c5e:	f7fe ffc3 	bl	8000be8 <__aeabi_d2f>
 8001c62:	4602      	mov	r2, r0
 8001c64:	4b6d      	ldr	r3, [pc, #436]	; (8001e1c <motor_control+0x344>)
 8001c66:	615a      	str	r2, [r3, #20]
	if((cos(lpme1Data.euler[2]) * sin(ma.target_angle) - sin(lpme1Data.euler[2]) * cos(ma.target_angle)) < 0){
 8001c68:	4b6b      	ldr	r3, [pc, #428]	; (8001e18 <motor_control+0x340>)
 8001c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7fe fc6b 	bl	8000548 <__aeabi_f2d>
 8001c72:	4603      	mov	r3, r0
 8001c74:	460c      	mov	r4, r1
 8001c76:	ec44 3b10 	vmov	d0, r3, r4
 8001c7a:	f00a fecd 	bl	800ca18 <cos>
 8001c7e:	ec55 4b10 	vmov	r4, r5, d0
 8001c82:	4b66      	ldr	r3, [pc, #408]	; (8001e1c <motor_control+0x344>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7fe fc5e 	bl	8000548 <__aeabi_f2d>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	ec43 2b10 	vmov	d0, r2, r3
 8001c94:	f00a ff04 	bl	800caa0 <sin>
 8001c98:	ec53 2b10 	vmov	r2, r3, d0
 8001c9c:	4620      	mov	r0, r4
 8001c9e:	4629      	mov	r1, r5
 8001ca0:	f7fe fcaa 	bl	80005f8 <__aeabi_dmul>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	460c      	mov	r4, r1
 8001ca8:	4625      	mov	r5, r4
 8001caa:	461c      	mov	r4, r3
 8001cac:	4b5a      	ldr	r3, [pc, #360]	; (8001e18 <motor_control+0x340>)
 8001cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7fe fc49 	bl	8000548 <__aeabi_f2d>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	460b      	mov	r3, r1
 8001cba:	ec43 2b10 	vmov	d0, r2, r3
 8001cbe:	f00a feef 	bl	800caa0 <sin>
 8001cc2:	ec59 8b10 	vmov	r8, r9, d0
 8001cc6:	4b55      	ldr	r3, [pc, #340]	; (8001e1c <motor_control+0x344>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7fe fc3c 	bl	8000548 <__aeabi_f2d>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	ec43 2b10 	vmov	d0, r2, r3
 8001cd8:	f00a fe9e 	bl	800ca18 <cos>
 8001cdc:	ec53 2b10 	vmov	r2, r3, d0
 8001ce0:	4640      	mov	r0, r8
 8001ce2:	4649      	mov	r1, r9
 8001ce4:	f7fe fc88 	bl	80005f8 <__aeabi_dmul>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	460b      	mov	r3, r1
 8001cec:	4620      	mov	r0, r4
 8001cee:	4629      	mov	r1, r5
 8001cf0:	f7fe faca 	bl	8000288 <__aeabi_dsub>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	460c      	mov	r4, r1
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	4621      	mov	r1, r4
 8001cfc:	f04f 0200 	mov.w	r2, #0
 8001d00:	f04f 0300 	mov.w	r3, #0
 8001d04:	f7fe feea 	bl	8000adc <__aeabi_dcmplt>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d007      	beq.n	8001d1e <motor_control+0x246>
		ma.angle_error = (-1) * ma.angle_error;
 8001d0e:	4b43      	ldr	r3, [pc, #268]	; (8001e1c <motor_control+0x344>)
 8001d10:	edd3 7a05 	vldr	s15, [r3, #20]
 8001d14:	eef1 7a67 	vneg.f32	s15, s15
 8001d18:	4b40      	ldr	r3, [pc, #256]	; (8001e1c <motor_control+0x344>)
 8001d1a:	edc3 7a05 	vstr	s15, [r3, #20]
	}

	ma.speed_error = ma.target_speed - lpme1Data.gyr[1];
 8001d1e:	4b3f      	ldr	r3, [pc, #252]	; (8001e1c <motor_control+0x344>)
 8001d20:	ed93 7a01 	vldr	s14, [r3, #4]
 8001d24:	4b3c      	ldr	r3, [pc, #240]	; (8001e18 <motor_control+0x340>)
 8001d26:	edd3 7a05 	vldr	s15, [r3, #20]
 8001d2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d2e:	4b3b      	ldr	r3, [pc, #236]	; (8001e1c <motor_control+0x344>)
 8001d30:	edc3 7a07 	vstr	s15, [r3, #28]

	ma.angle_error_integrated += ma.angle_error;
 8001d34:	4b39      	ldr	r3, [pc, #228]	; (8001e1c <motor_control+0x344>)
 8001d36:	ed93 7a06 	vldr	s14, [r3, #24]
 8001d3a:	4b38      	ldr	r3, [pc, #224]	; (8001e1c <motor_control+0x344>)
 8001d3c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001d40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d44:	4b35      	ldr	r3, [pc, #212]	; (8001e1c <motor_control+0x344>)
 8001d46:	edc3 7a06 	vstr	s15, [r3, #24]

#ifdef ENABLE_FB
	tmp_output = torque_coef * (ma.angle_error * K_angle + ma.speed_error * K_omega + ma.angle_error_integrated * K_integrate);
 8001d4a:	4b34      	ldr	r3, [pc, #208]	; (8001e1c <motor_control+0x344>)
 8001d4c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001d50:	4b33      	ldr	r3, [pc, #204]	; (8001e20 <motor_control+0x348>)
 8001d52:	edd3 7a00 	vldr	s15, [r3]
 8001d56:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d5a:	4b30      	ldr	r3, [pc, #192]	; (8001e1c <motor_control+0x344>)
 8001d5c:	edd3 6a07 	vldr	s13, [r3, #28]
 8001d60:	4b30      	ldr	r3, [pc, #192]	; (8001e24 <motor_control+0x34c>)
 8001d62:	edd3 7a00 	vldr	s15, [r3]
 8001d66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d6a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d6e:	4b2b      	ldr	r3, [pc, #172]	; (8001e1c <motor_control+0x344>)
 8001d70:	edd3 6a06 	vldr	s13, [r3, #24]
 8001d74:	4b2c      	ldr	r3, [pc, #176]	; (8001e28 <motor_control+0x350>)
 8001d76:	edd3 7a00 	vldr	s15, [r3]
 8001d7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d82:	4b2a      	ldr	r3, [pc, #168]	; (8001e2c <motor_control+0x354>)
 8001d84:	edd3 7a00 	vldr	s15, [r3]
 8001d88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d8c:	4b28      	ldr	r3, [pc, #160]	; (8001e30 <motor_control+0x358>)
 8001d8e:	edc3 7a00 	vstr	s15, [r3]
	if(tmp_output > max_current){
 8001d92:	4b27      	ldr	r3, [pc, #156]	; (8001e30 <motor_control+0x358>)
 8001d94:	ed93 7a00 	vldr	s14, [r3]
 8001d98:	4b26      	ldr	r3, [pc, #152]	; (8001e34 <motor_control+0x35c>)
 8001d9a:	edd3 7a00 	vldr	s15, [r3]
 8001d9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da6:	dd04      	ble.n	8001db2 <motor_control+0x2da>
		tmp_output = max_current;
 8001da8:	4b22      	ldr	r3, [pc, #136]	; (8001e34 <motor_control+0x35c>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a20      	ldr	r2, [pc, #128]	; (8001e30 <motor_control+0x358>)
 8001dae:	6013      	str	r3, [r2, #0]
 8001db0:	e014      	b.n	8001ddc <motor_control+0x304>
	} else if(tmp_output < (-1)*max_current){
 8001db2:	4b20      	ldr	r3, [pc, #128]	; (8001e34 <motor_control+0x35c>)
 8001db4:	edd3 7a00 	vldr	s15, [r3]
 8001db8:	eeb1 7a67 	vneg.f32	s14, s15
 8001dbc:	4b1c      	ldr	r3, [pc, #112]	; (8001e30 <motor_control+0x358>)
 8001dbe:	edd3 7a00 	vldr	s15, [r3]
 8001dc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dca:	dd07      	ble.n	8001ddc <motor_control+0x304>
		tmp_output = (-1)*max_current;
 8001dcc:	4b19      	ldr	r3, [pc, #100]	; (8001e34 <motor_control+0x35c>)
 8001dce:	edd3 7a00 	vldr	s15, [r3]
 8001dd2:	eef1 7a67 	vneg.f32	s15, s15
 8001dd6:	4b16      	ldr	r3, [pc, #88]	; (8001e30 <motor_control+0x358>)
 8001dd8:	edc3 7a00 	vstr	s15, [r3]
	}
	rw_motor.target_current = tmp_output;
 8001ddc:	4b14      	ldr	r3, [pc, #80]	; (8001e30 <motor_control+0x358>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a0c      	ldr	r2, [pc, #48]	; (8001e14 <motor_control+0x33c>)
 8001de2:	6013      	str	r3, [r2, #0]
#endif

#ifdef CURRENT_MODE
	if(rw_motor.target_current < 0){
 8001de4:	4b0b      	ldr	r3, [pc, #44]	; (8001e14 <motor_control+0x33c>)
 8001de6:	edd3 7a00 	vldr	s15, [r3]
 8001dea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df2:	d521      	bpl.n	8001e38 <motor_control+0x360>
		rw_motor.direction = 1;
 8001df4:	4b07      	ldr	r3, [pc, #28]	; (8001e14 <motor_control+0x33c>)
 8001df6:	2201      	movs	r2, #1
 8001df8:	745a      	strb	r2, [r3, #17]
 8001dfa:	e020      	b.n	8001e3e <motor_control+0x366>
 8001dfc:	f3af 8000 	nop.w
 8001e00:	c083126f 	.word	0xc083126f
 8001e04:	c00921ca 	.word	0xc00921ca
 8001e08:	c083126f 	.word	0xc083126f
 8001e0c:	400921ca 	.word	0x400921ca
 8001e10:	20000230 	.word	0x20000230
 8001e14:	200003b4 	.word	0x200003b4
 8001e18:	20000324 	.word	0x20000324
 8001e1c:	20000378 	.word	0x20000378
 8001e20:	20000000 	.word	0x20000000
 8001e24:	20000004 	.word	0x20000004
 8001e28:	20000008 	.word	0x20000008
 8001e2c:	2000000c 	.word	0x2000000c
 8001e30:	20000218 	.word	0x20000218
 8001e34:	20000010 	.word	0x20000010
	} else {
		rw_motor.direction = 0;
 8001e38:	4b19      	ldr	r3, [pc, #100]	; (8001ea0 <motor_control+0x3c8>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	745a      	strb	r2, [r3, #17]
	}
	rw_motor.pwm_pulse = bldc_current_to_pulse(rw_motor.target_current);
 8001e3e:	4b18      	ldr	r3, [pc, #96]	; (8001ea0 <motor_control+0x3c8>)
 8001e40:	edd3 7a00 	vldr	s15, [r3]
 8001e44:	eeb0 0a67 	vmov.f32	s0, s15
 8001e48:	f7ff f886 	bl	8000f58 <bldc_current_to_pulse>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	461a      	mov	r2, r3
 8001e50:	4b13      	ldr	r3, [pc, #76]	; (8001ea0 <motor_control+0x3c8>)
 8001e52:	825a      	strh	r2, [r3, #18]
		rw_motor.direction = 0;
	}
	rw_motor.pwm_pulse = bldc_speed_to_pulse(rw_motor.target_speed);
#endif

	if(rw_motor.enable==1){
 8001e54:	4b12      	ldr	r3, [pc, #72]	; (8001ea0 <motor_control+0x3c8>)
 8001e56:	7c1b      	ldrb	r3, [r3, #16]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d005      	beq.n	8001e68 <motor_control+0x390>
		HAL_GPIO_WritePin(rw_enable_GPIO_Port, rw_enable_Pin, GPIO_PIN_SET);
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	2102      	movs	r1, #2
 8001e60:	4810      	ldr	r0, [pc, #64]	; (8001ea4 <motor_control+0x3cc>)
 8001e62:	f002 f9d5 	bl	8004210 <HAL_GPIO_WritePin>
 8001e66:	e004      	b.n	8001e72 <motor_control+0x39a>
	} else {
		HAL_GPIO_WritePin(rw_enable_GPIO_Port, rw_enable_Pin, GPIO_PIN_RESET);
 8001e68:	2200      	movs	r2, #0
 8001e6a:	2102      	movs	r1, #2
 8001e6c:	480d      	ldr	r0, [pc, #52]	; (8001ea4 <motor_control+0x3cc>)
 8001e6e:	f002 f9cf 	bl	8004210 <HAL_GPIO_WritePin>
	}

	if(rw_motor.direction==1){
 8001e72:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <motor_control+0x3c8>)
 8001e74:	7c5b      	ldrb	r3, [r3, #17]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d005      	beq.n	8001e86 <motor_control+0x3ae>
		HAL_GPIO_WritePin(GPIOB, rw_direction_Pin, GPIO_PIN_SET);
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	2120      	movs	r1, #32
 8001e7e:	480a      	ldr	r0, [pc, #40]	; (8001ea8 <motor_control+0x3d0>)
 8001e80:	f002 f9c6 	bl	8004210 <HAL_GPIO_WritePin>
 8001e84:	e004      	b.n	8001e90 <motor_control+0x3b8>
	} else {
		HAL_GPIO_WritePin(GPIOB, rw_direction_Pin, GPIO_PIN_RESET);
 8001e86:	2200      	movs	r2, #0
 8001e88:	2120      	movs	r1, #32
 8001e8a:	4807      	ldr	r0, [pc, #28]	; (8001ea8 <motor_control+0x3d0>)
 8001e8c:	f002 f9c0 	bl	8004210 <HAL_GPIO_WritePin>
	}

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, rw_motor.pwm_pulse);
 8001e90:	4b03      	ldr	r3, [pc, #12]	; (8001ea0 <motor_control+0x3c8>)
 8001e92:	8a5a      	ldrh	r2, [r3, #18]
 8001e94:	4b05      	ldr	r3, [pc, #20]	; (8001eac <motor_control+0x3d4>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001e9a:	bf00      	nop
 8001e9c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001ea0:	200003b4 	.word	0x200003b4
 8001ea4:	48001400 	.word	0x48001400
 8001ea8:	48000400 	.word	0x48000400
 8001eac:	20000460 	.word	0x20000460

08001eb0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001eb0:	b5b0      	push	{r4, r5, r7, lr}
 8001eb2:	ed2d 8b02 	vpush	{d8}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af02      	add	r7, sp, #8
 8001eba:	6078      	str	r0, [r7, #4]
	if (htim == &htim2){
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4a66      	ldr	r2, [pc, #408]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	f040 80bb 	bne.w	800203c <HAL_TIM_PeriodElapsedCallback+0x18c>
		/* IMUセンサデータの更新 */
		if(lpme1_get_timestamp(&lpme1Data.time)==LPME1_OK) HAL_GPIO_TogglePin(GPIOB, user_led1_Pin);	//For instant visual debug
 8001ec6:	4865      	ldr	r0, [pc, #404]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001ec8:	f7ff f9a6 	bl	8001218 <lpme1_get_timestamp>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d103      	bne.n	8001eda <HAL_TIM_PeriodElapsedCallback+0x2a>
 8001ed2:	2108      	movs	r1, #8
 8001ed4:	4862      	ldr	r0, [pc, #392]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001ed6:	f002 f9b3 	bl	8004240 <HAL_GPIO_TogglePin>
		//lpme1_get_acc(lpme1Data.acc);
		lpme1_get_gyr(lpme1Data.gyr);
 8001eda:	4862      	ldr	r0, [pc, #392]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001edc:	f7ff f9bb 	bl	8001256 <lpme1_get_gyr>
		//lpme1_get_mag(lpme1Data.mag);
		lpme1_get_euler(lpme1Data.euler);
 8001ee0:	4861      	ldr	r0, [pc, #388]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001ee2:	f7ff f9e2 	bl	80012aa <lpme1_get_euler>
		//lpme1_get_quat(lpme1Data.quat);

		/* モータ制御値の計算，モータ関連ピンの制御 */
		motor_control();
 8001ee6:	f7ff fdf7 	bl	8001ad8 <motor_control>

		if(logger_flag==1){
 8001eea:	4b60      	ldr	r3, [pc, #384]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d159      	bne.n	8001fa6 <HAL_TIM_PeriodElapsedCallback+0xf6>
			uart_key = 2;
 8001ef2:	4b5f      	ldr	r3, [pc, #380]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001ef4:	2202      	movs	r2, #2
 8001ef6:	701a      	strb	r2, [r3, #0]
			//Time [ms], ma.angle_error [*10^-2 deg], ma.speed_error [*10^-2 deg/s], actual_current [*10^-2 mA], actual_speed [rpm]
			printf("%d,%d,%d,%d,%d\r\n", (int)(1000 * lpme1Data.time), (int)(18000 * ma.angle_error / PI), (int)(18000 * ma.speed_error / PI), (int)(100000 * rw_motor.actual_current), (int)(rw_motor.actual_speed));
 8001ef8:	4b58      	ldr	r3, [pc, #352]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001efa:	edd3 7a00 	vldr	s15, [r3]
 8001efe:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8002074 <HAL_TIM_PeriodElapsedCallback+0x1c4>
 8001f02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f06:	eebd 8ae7 	vcvt.s32.f32	s16, s15
 8001f0a:	4b5b      	ldr	r3, [pc, #364]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001f0c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001f10:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 800207c <HAL_TIM_PeriodElapsedCallback+0x1cc>
 8001f14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f18:	ee17 0a90 	vmov	r0, s15
 8001f1c:	f7fe fb14 	bl	8000548 <__aeabi_f2d>
 8001f20:	a34b      	add	r3, pc, #300	; (adr r3, 8002050 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f26:	f7fe fc91 	bl	800084c <__aeabi_ddiv>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	460c      	mov	r4, r1
 8001f2e:	4618      	mov	r0, r3
 8001f30:	4621      	mov	r1, r4
 8001f32:	f7fe fe11 	bl	8000b58 <__aeabi_d2iz>
 8001f36:	4605      	mov	r5, r0
 8001f38:	4b4f      	ldr	r3, [pc, #316]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001f3a:	edd3 7a07 	vldr	s15, [r3, #28]
 8001f3e:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 800207c <HAL_TIM_PeriodElapsedCallback+0x1cc>
 8001f42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f46:	ee17 0a90 	vmov	r0, s15
 8001f4a:	f7fe fafd 	bl	8000548 <__aeabi_f2d>
 8001f4e:	a340      	add	r3, pc, #256	; (adr r3, 8002050 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f54:	f7fe fc7a 	bl	800084c <__aeabi_ddiv>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	460c      	mov	r4, r1
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	4621      	mov	r1, r4
 8001f60:	f7fe fdfa 	bl	8000b58 <__aeabi_d2iz>
 8001f64:	4601      	mov	r1, r0
 8001f66:	4b46      	ldr	r3, [pc, #280]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001f68:	edd3 7a02 	vldr	s15, [r3, #8]
 8001f6c:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8002084 <HAL_TIM_PeriodElapsedCallback+0x1d4>
 8001f70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f78:	ee17 2a90 	vmov	r2, s15
 8001f7c:	4b40      	ldr	r3, [pc, #256]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001f7e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f86:	ee17 3a90 	vmov	r3, s15
 8001f8a:	9301      	str	r3, [sp, #4]
 8001f8c:	9200      	str	r2, [sp, #0]
 8001f8e:	460b      	mov	r3, r1
 8001f90:	462a      	mov	r2, r5
 8001f92:	ee18 1a10 	vmov	r1, s16
 8001f96:	483c      	ldr	r0, [pc, #240]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001f98:	f007 f890 	bl	80090bc <iprintf>
			//printf("%d,%d,%d\r\n", (int)(1000 * lpme1Data.time), (int)(18000 * lpme1Data.euler[2] / PI), (int)(18000 * lpme1Data.gyr[1] / PI));
			counter++;
 8001f9c:	4b3b      	ldr	r3, [pc, #236]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	4a3a      	ldr	r2, [pc, #232]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001fa4:	6013      	str	r3, [r2, #0]
		}
		if(counter>counter_th){
 8001fa6:	4b39      	ldr	r3, [pc, #228]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	4b39      	ldr	r3, [pc, #228]	; (8002090 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	dd02      	ble.n	8001fb8 <HAL_TIM_PeriodElapsedCallback+0x108>
			logger_flag=0;
 8001fb2:	4b2e      	ldr	r3, [pc, #184]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	701a      	strb	r2, [r3, #0]
		 * とみなし，その瞬間の角度を目標として制御する．
		 * 実際の安定角度と機体角速度が最大になる瞬間には差が存在するため，
		 * ベストな推定法ではない
		 */

		if(speed_observation_flag==1){
 8001fb8:	4b36      	ldr	r3, [pc, #216]	; (8002094 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d13d      	bne.n	800203c <HAL_TIM_PeriodElapsedCallback+0x18c>
			old_speed = now_speed;
 8001fc0:	4b35      	ldr	r3, [pc, #212]	; (8002098 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a35      	ldr	r2, [pc, #212]	; (800209c <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001fc6:	6013      	str	r3, [r2, #0]
			now_speed = lpme1Data.gyr[1];
 8001fc8:	4b24      	ldr	r3, [pc, #144]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001fca:	695b      	ldr	r3, [r3, #20]
 8001fcc:	4a32      	ldr	r2, [pc, #200]	; (8002098 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001fce:	6013      	str	r3, [r2, #0]
			if(fabs(now_speed) < fabs(old_speed)){
 8001fd0:	4b31      	ldr	r3, [pc, #196]	; (8002098 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001fd2:	edd3 7a00 	vldr	s15, [r3]
 8001fd6:	eeb0 7ae7 	vabs.f32	s14, s15
 8001fda:	4b30      	ldr	r3, [pc, #192]	; (800209c <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001fdc:	edd3 7a00 	vldr	s15, [r3]
 8001fe0:	eef0 7ae7 	vabs.f32	s15, s15
 8001fe4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fec:	d506      	bpl.n	8001ffc <HAL_TIM_PeriodElapsedCallback+0x14c>
				observation_counter++;
 8001fee:	4b2c      	ldr	r3, [pc, #176]	; (80020a0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	b2da      	uxtb	r2, r3
 8001ff6:	4b2a      	ldr	r3, [pc, #168]	; (80020a0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001ff8:	701a      	strb	r2, [r3, #0]
 8001ffa:	e002      	b.n	8002002 <HAL_TIM_PeriodElapsedCallback+0x152>
			} else {
				observation_counter=0;
 8001ffc:	4b28      	ldr	r3, [pc, #160]	; (80020a0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	701a      	strb	r2, [r3, #0]
			}
			if(observation_counter>5){
 8002002:	4b27      	ldr	r3, [pc, #156]	; (80020a0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	2b05      	cmp	r3, #5
 8002008:	d918      	bls.n	800203c <HAL_TIM_PeriodElapsedCallback+0x18c>
				ma.angle_base = lpme1Data.euler[2];
 800200a:	4b14      	ldr	r3, [pc, #80]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200e:	4a1a      	ldr	r2, [pc, #104]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8002010:	6113      	str	r3, [r2, #16]
				ma.target_angle = ma.angle_base;
 8002012:	4b19      	ldr	r3, [pc, #100]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	4a18      	ldr	r2, [pc, #96]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8002018:	6013      	str	r3, [r2, #0]
				ma.target_speed = 0;
 800201a:	4b17      	ldr	r3, [pc, #92]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800201c:	f04f 0200 	mov.w	r2, #0
 8002020:	605a      	str	r2, [r3, #4]
				rw_motor.enable = 1;
 8002022:	4b17      	ldr	r3, [pc, #92]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8002024:	2201      	movs	r2, #1
 8002026:	741a      	strb	r2, [r3, #16]
				ma.angle_error_integrated = 0;
 8002028:	4b13      	ldr	r3, [pc, #76]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800202a:	f04f 0200 	mov.w	r2, #0
 800202e:	619a      	str	r2, [r3, #24]
				speed_observation_flag=0;
 8002030:	4b18      	ldr	r3, [pc, #96]	; (8002094 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8002032:	2200      	movs	r2, #0
 8002034:	701a      	strb	r2, [r3, #0]
				logger_flag = 1;
 8002036:	4b0d      	ldr	r3, [pc, #52]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002038:	2201      	movs	r2, #1
 800203a:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	HAL_TIM_Base_Start_IT(&htim2);
 800203c:	4806      	ldr	r0, [pc, #24]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 800203e:	f004 f947 	bl	80062d0 <HAL_TIM_Base_Start_IT>
}
 8002042:	bf00      	nop
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	ecbd 8b02 	vpop	{d8}
 800204c:	bdb0      	pop	{r4, r5, r7, pc}
 800204e:	bf00      	nop
 8002050:	c083126f 	.word	0xc083126f
 8002054:	400921ca 	.word	0x400921ca
 8002058:	200004ac 	.word	0x200004ac
 800205c:	20000324 	.word	0x20000324
 8002060:	48000400 	.word	0x48000400
 8002064:	20000334 	.word	0x20000334
 8002068:	2000034c 	.word	0x2000034c
 800206c:	20000228 	.word	0x20000228
 8002070:	20000018 	.word	0x20000018
 8002074:	447a0000 	.word	0x447a0000
 8002078:	20000378 	.word	0x20000378
 800207c:	468ca000 	.word	0x468ca000
 8002080:	200003b4 	.word	0x200003b4
 8002084:	47c35000 	.word	0x47c35000
 8002088:	0800e274 	.word	0x0800e274
 800208c:	2000022c 	.word	0x2000022c
 8002090:	20000014 	.word	0x20000014
 8002094:	2000021c 	.word	0x2000021c
 8002098:	20000220 	.word	0x20000220
 800209c:	20000224 	.word	0x20000224
 80020a0:	2000021d 	.word	0x2000021d

080020a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	HAL_GPIO_TogglePin(GPIOB, user_led1_Pin);
 80020a8:	2108      	movs	r1, #8
 80020aa:	4802      	ldr	r0, [pc, #8]	; (80020b4 <Error_Handler+0x10>)
 80020ac:	f002 f8c8 	bl	8004240 <HAL_GPIO_TogglePin>
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80020b0:	bf00      	nop
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	48000400 	.word	0x48000400

080020b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020be:	4b0f      	ldr	r3, [pc, #60]	; (80020fc <HAL_MspInit+0x44>)
 80020c0:	699b      	ldr	r3, [r3, #24]
 80020c2:	4a0e      	ldr	r2, [pc, #56]	; (80020fc <HAL_MspInit+0x44>)
 80020c4:	f043 0301 	orr.w	r3, r3, #1
 80020c8:	6193      	str	r3, [r2, #24]
 80020ca:	4b0c      	ldr	r3, [pc, #48]	; (80020fc <HAL_MspInit+0x44>)
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	607b      	str	r3, [r7, #4]
 80020d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020d6:	4b09      	ldr	r3, [pc, #36]	; (80020fc <HAL_MspInit+0x44>)
 80020d8:	69db      	ldr	r3, [r3, #28]
 80020da:	4a08      	ldr	r2, [pc, #32]	; (80020fc <HAL_MspInit+0x44>)
 80020dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020e0:	61d3      	str	r3, [r2, #28]
 80020e2:	4b06      	ldr	r3, [pc, #24]	; (80020fc <HAL_MspInit+0x44>)
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ea:	603b      	str	r3, [r7, #0]
 80020ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020ee:	bf00      	nop
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	40021000 	.word	0x40021000

08002100 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr

0800210e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800210e:	b480      	push	{r7}
 8002110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002112:	e7fe      	b.n	8002112 <HardFault_Handler+0x4>

08002114 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002118:	e7fe      	b.n	8002118 <MemManage_Handler+0x4>

0800211a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800211a:	b480      	push	{r7}
 800211c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800211e:	e7fe      	b.n	800211e <BusFault_Handler+0x4>

08002120 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002124:	e7fe      	b.n	8002124 <UsageFault_Handler+0x4>

08002126 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002126:	b480      	push	{r7}
 8002128:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800212a:	bf00      	nop
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002138:	bf00      	nop
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002142:	b480      	push	{r7}
 8002144:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002154:	f000 fc3a 	bl	80029cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002158:	bf00      	nop
 800215a:	bd80      	pop	{r7, pc}

0800215c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002160:	4802      	ldr	r0, [pc, #8]	; (800216c <DMA1_Channel1_IRQHandler+0x10>)
 8002162:	f001 fdf1 	bl	8003d48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002166:	bf00      	nop
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	20000294 	.word	0x20000294

08002170 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002174:	4802      	ldr	r0, [pc, #8]	; (8002180 <TIM2_IRQHandler+0x10>)
 8002176:	f004 fa55 	bl	8006624 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	200004ac 	.word	0x200004ac

08002184 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002188:	4802      	ldr	r0, [pc, #8]	; (8002194 <TIM3_IRQHandler+0x10>)
 800218a:	f004 fa4b 	bl	8006624 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	20000414 	.word	0x20000414

08002198 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800219c:	4802      	ldr	r0, [pc, #8]	; (80021a8 <USART1_IRQHandler+0x10>)
 800219e:	f005 fbe9 	bl	8007974 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	200004f8 	.word	0x200004f8

080021ac <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b086      	sub	sp, #24
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	60b9      	str	r1, [r7, #8]
 80021b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021b8:	2300      	movs	r3, #0
 80021ba:	617b      	str	r3, [r7, #20]
 80021bc:	e00a      	b.n	80021d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80021be:	f3af 8000 	nop.w
 80021c2:	4601      	mov	r1, r0
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	1c5a      	adds	r2, r3, #1
 80021c8:	60ba      	str	r2, [r7, #8]
 80021ca:	b2ca      	uxtb	r2, r1
 80021cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	3301      	adds	r3, #1
 80021d2:	617b      	str	r3, [r7, #20]
 80021d4:	697a      	ldr	r2, [r7, #20]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	429a      	cmp	r2, r3
 80021da:	dbf0      	blt.n	80021be <_read+0x12>
	}

return len;
 80021dc:	687b      	ldr	r3, [r7, #4]
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3718      	adds	r7, #24
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}

080021e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b086      	sub	sp, #24
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	60f8      	str	r0, [r7, #12]
 80021ee:	60b9      	str	r1, [r7, #8]
 80021f0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021f2:	2300      	movs	r3, #0
 80021f4:	617b      	str	r3, [r7, #20]
 80021f6:	e009      	b.n	800220c <_write+0x26>
	{
		__io_putchar(*ptr++);
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	1c5a      	adds	r2, r3, #1
 80021fc:	60ba      	str	r2, [r7, #8]
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	4618      	mov	r0, r3
 8002202:	f7ff f9a7 	bl	8001554 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	3301      	adds	r3, #1
 800220a:	617b      	str	r3, [r7, #20]
 800220c:	697a      	ldr	r2, [r7, #20]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	429a      	cmp	r2, r3
 8002212:	dbf1      	blt.n	80021f8 <_write+0x12>
	}
	return len;
 8002214:	687b      	ldr	r3, [r7, #4]
}
 8002216:	4618      	mov	r0, r3
 8002218:	3718      	adds	r7, #24
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <_close>:

int _close(int file)
{
 800221e:	b480      	push	{r7}
 8002220:	b083      	sub	sp, #12
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
	return -1;
 8002226:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800222a:	4618      	mov	r0, r3
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr

08002236 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002236:	b480      	push	{r7}
 8002238:	b083      	sub	sp, #12
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
 800223e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002246:	605a      	str	r2, [r3, #4]
	return 0;
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <_isatty>:

int _isatty(int file)
{
 8002256:	b480      	push	{r7}
 8002258:	b083      	sub	sp, #12
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
	return 1;
 800225e:	2301      	movs	r3, #1
}
 8002260:	4618      	mov	r0, r3
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800226c:	b480      	push	{r7}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]
	return 0;
 8002278:	2300      	movs	r3, #0
}
 800227a:	4618      	mov	r0, r3
 800227c:	3714      	adds	r7, #20
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
	...

08002288 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b086      	sub	sp, #24
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002290:	4a14      	ldr	r2, [pc, #80]	; (80022e4 <_sbrk+0x5c>)
 8002292:	4b15      	ldr	r3, [pc, #84]	; (80022e8 <_sbrk+0x60>)
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800229c:	4b13      	ldr	r3, [pc, #76]	; (80022ec <_sbrk+0x64>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d102      	bne.n	80022aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022a4:	4b11      	ldr	r3, [pc, #68]	; (80022ec <_sbrk+0x64>)
 80022a6:	4a12      	ldr	r2, [pc, #72]	; (80022f0 <_sbrk+0x68>)
 80022a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022aa:	4b10      	ldr	r3, [pc, #64]	; (80022ec <_sbrk+0x64>)
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4413      	add	r3, r2
 80022b2:	693a      	ldr	r2, [r7, #16]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d207      	bcs.n	80022c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022b8:	f006 f884 	bl	80083c4 <__errno>
 80022bc:	4602      	mov	r2, r0
 80022be:	230c      	movs	r3, #12
 80022c0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80022c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80022c6:	e009      	b.n	80022dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022c8:	4b08      	ldr	r3, [pc, #32]	; (80022ec <_sbrk+0x64>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022ce:	4b07      	ldr	r3, [pc, #28]	; (80022ec <_sbrk+0x64>)
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4413      	add	r3, r2
 80022d6:	4a05      	ldr	r2, [pc, #20]	; (80022ec <_sbrk+0x64>)
 80022d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022da:	68fb      	ldr	r3, [r7, #12]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3718      	adds	r7, #24
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	20003000 	.word	0x20003000
 80022e8:	00000400 	.word	0x00000400
 80022ec:	20000238 	.word	0x20000238
 80022f0:	20000608 	.word	0x20000608

080022f4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022f8:	4b06      	ldr	r3, [pc, #24]	; (8002314 <SystemInit+0x20>)
 80022fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022fe:	4a05      	ldr	r2, [pc, #20]	; (8002314 <SystemInit+0x20>)
 8002300:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002304:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002308:	bf00      	nop
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	e000ed00 	.word	0xe000ed00

08002318 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b09a      	sub	sp, #104	; 0x68
 800231c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800231e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002322:	2200      	movs	r2, #0
 8002324:	601a      	str	r2, [r3, #0]
 8002326:	605a      	str	r2, [r3, #4]
 8002328:	609a      	str	r2, [r3, #8]
 800232a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800232c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002338:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800233c:	2200      	movs	r2, #0
 800233e:	601a      	str	r2, [r3, #0]
 8002340:	605a      	str	r2, [r3, #4]
 8002342:	609a      	str	r2, [r3, #8]
 8002344:	60da      	str	r2, [r3, #12]
 8002346:	611a      	str	r2, [r3, #16]
 8002348:	615a      	str	r2, [r3, #20]
 800234a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800234c:	1d3b      	adds	r3, r7, #4
 800234e:	222c      	movs	r2, #44	; 0x2c
 8002350:	2100      	movs	r1, #0
 8002352:	4618      	mov	r0, r3
 8002354:	f006 f86b 	bl	800842e <memset>

  htim1.Instance = TIM1;
 8002358:	4b43      	ldr	r3, [pc, #268]	; (8002468 <MX_TIM1_Init+0x150>)
 800235a:	4a44      	ldr	r2, [pc, #272]	; (800246c <MX_TIM1_Init+0x154>)
 800235c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64-1;
 800235e:	4b42      	ldr	r3, [pc, #264]	; (8002468 <MX_TIM1_Init+0x150>)
 8002360:	223f      	movs	r2, #63	; 0x3f
 8002362:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002364:	4b40      	ldr	r3, [pc, #256]	; (8002468 <MX_TIM1_Init+0x150>)
 8002366:	2200      	movs	r2, #0
 8002368:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800236a:	4b3f      	ldr	r3, [pc, #252]	; (8002468 <MX_TIM1_Init+0x150>)
 800236c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002370:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002372:	4b3d      	ldr	r3, [pc, #244]	; (8002468 <MX_TIM1_Init+0x150>)
 8002374:	2200      	movs	r2, #0
 8002376:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002378:	4b3b      	ldr	r3, [pc, #236]	; (8002468 <MX_TIM1_Init+0x150>)
 800237a:	2200      	movs	r2, #0
 800237c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800237e:	4b3a      	ldr	r3, [pc, #232]	; (8002468 <MX_TIM1_Init+0x150>)
 8002380:	2200      	movs	r2, #0
 8002382:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002384:	4838      	ldr	r0, [pc, #224]	; (8002468 <MX_TIM1_Init+0x150>)
 8002386:	f003 ff4b 	bl	8006220 <HAL_TIM_Base_Init>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002390:	f7ff fe88 	bl	80020a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002394:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002398:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800239a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800239e:	4619      	mov	r1, r3
 80023a0:	4831      	ldr	r0, [pc, #196]	; (8002468 <MX_TIM1_Init+0x150>)
 80023a2:	f004 fb6f 	bl	8006a84 <HAL_TIM_ConfigClockSource>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80023ac:	f7ff fe7a 	bl	80020a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80023b0:	482d      	ldr	r0, [pc, #180]	; (8002468 <MX_TIM1_Init+0x150>)
 80023b2:	f003 ffe9 	bl	8006388 <HAL_TIM_PWM_Init>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80023bc:	f7ff fe72 	bl	80020a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023c0:	2300      	movs	r3, #0
 80023c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80023c4:	2300      	movs	r3, #0
 80023c6:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023c8:	2300      	movs	r3, #0
 80023ca:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80023cc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80023d0:	4619      	mov	r1, r3
 80023d2:	4825      	ldr	r0, [pc, #148]	; (8002468 <MX_TIM1_Init+0x150>)
 80023d4:	f005 f816 	bl	8007404 <HAL_TIMEx_MasterConfigSynchronization>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80023de:	f7ff fe61 	bl	80020a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023e2:	2360      	movs	r3, #96	; 0x60
 80023e4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80023e6:	2300      	movs	r3, #0
 80023e8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023ea:	2300      	movs	r3, #0
 80023ec:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80023ee:	2300      	movs	r3, #0
 80023f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023f2:	2300      	movs	r3, #0
 80023f4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80023f6:	2300      	movs	r3, #0
 80023f8:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80023fa:	2300      	movs	r3, #0
 80023fc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002402:	2200      	movs	r2, #0
 8002404:	4619      	mov	r1, r3
 8002406:	4818      	ldr	r0, [pc, #96]	; (8002468 <MX_TIM1_Init+0x150>)
 8002408:	f004 fa2c 	bl	8006864 <HAL_TIM_PWM_ConfigChannel>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8002412:	f7ff fe47 	bl	80020a4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002416:	2300      	movs	r3, #0
 8002418:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800241a:	2300      	movs	r3, #0
 800241c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800241e:	2300      	movs	r3, #0
 8002420:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002422:	2300      	movs	r3, #0
 8002424:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002426:	2300      	movs	r3, #0
 8002428:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800242a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800242e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002430:	2300      	movs	r3, #0
 8002432:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002434:	2300      	movs	r3, #0
 8002436:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002438:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800243c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800243e:	2300      	movs	r3, #0
 8002440:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002442:	2300      	movs	r3, #0
 8002444:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002446:	1d3b      	adds	r3, r7, #4
 8002448:	4619      	mov	r1, r3
 800244a:	4807      	ldr	r0, [pc, #28]	; (8002468 <MX_TIM1_Init+0x150>)
 800244c:	f005 f848 	bl	80074e0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8002456:	f7ff fe25 	bl	80020a4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 800245a:	4803      	ldr	r0, [pc, #12]	; (8002468 <MX_TIM1_Init+0x150>)
 800245c:	f000 f932 	bl	80026c4 <HAL_TIM_MspPostInit>

}
 8002460:	bf00      	nop
 8002462:	3768      	adds	r7, #104	; 0x68
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	20000460 	.word	0x20000460
 800246c:	40012c00 	.word	0x40012c00

08002470 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b088      	sub	sp, #32
 8002474:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002476:	f107 0310 	add.w	r3, r7, #16
 800247a:	2200      	movs	r2, #0
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	605a      	str	r2, [r3, #4]
 8002480:	609a      	str	r2, [r3, #8]
 8002482:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002484:	1d3b      	adds	r3, r7, #4
 8002486:	2200      	movs	r2, #0
 8002488:	601a      	str	r2, [r3, #0]
 800248a:	605a      	str	r2, [r3, #4]
 800248c:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 800248e:	4b1d      	ldr	r3, [pc, #116]	; (8002504 <MX_TIM2_Init+0x94>)
 8002490:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002494:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002496:	4b1b      	ldr	r3, [pc, #108]	; (8002504 <MX_TIM2_Init+0x94>)
 8002498:	2200      	movs	r2, #0
 800249a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800249c:	4b19      	ldr	r3, [pc, #100]	; (8002504 <MX_TIM2_Init+0x94>)
 800249e:	2200      	movs	r2, #0
 80024a0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1280000-1;
 80024a2:	4b18      	ldr	r3, [pc, #96]	; (8002504 <MX_TIM2_Init+0x94>)
 80024a4:	4a18      	ldr	r2, [pc, #96]	; (8002508 <MX_TIM2_Init+0x98>)
 80024a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024a8:	4b16      	ldr	r3, [pc, #88]	; (8002504 <MX_TIM2_Init+0x94>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024ae:	4b15      	ldr	r3, [pc, #84]	; (8002504 <MX_TIM2_Init+0x94>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80024b4:	4813      	ldr	r0, [pc, #76]	; (8002504 <MX_TIM2_Init+0x94>)
 80024b6:	f003 feb3 	bl	8006220 <HAL_TIM_Base_Init>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80024c0:	f7ff fdf0 	bl	80020a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80024ca:	f107 0310 	add.w	r3, r7, #16
 80024ce:	4619      	mov	r1, r3
 80024d0:	480c      	ldr	r0, [pc, #48]	; (8002504 <MX_TIM2_Init+0x94>)
 80024d2:	f004 fad7 	bl	8006a84 <HAL_TIM_ConfigClockSource>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80024dc:	f7ff fde2 	bl	80020a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024e0:	2300      	movs	r3, #0
 80024e2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024e4:	2300      	movs	r3, #0
 80024e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80024e8:	1d3b      	adds	r3, r7, #4
 80024ea:	4619      	mov	r1, r3
 80024ec:	4805      	ldr	r0, [pc, #20]	; (8002504 <MX_TIM2_Init+0x94>)
 80024ee:	f004 ff89 	bl	8007404 <HAL_TIMEx_MasterConfigSynchronization>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80024f8:	f7ff fdd4 	bl	80020a4 <Error_Handler>
  }

}
 80024fc:	bf00      	nop
 80024fe:	3720      	adds	r7, #32
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	200004ac 	.word	0x200004ac
 8002508:	001387ff 	.word	0x001387ff

0800250c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b088      	sub	sp, #32
 8002510:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002512:	f107 0310 	add.w	r3, r7, #16
 8002516:	2200      	movs	r2, #0
 8002518:	601a      	str	r2, [r3, #0]
 800251a:	605a      	str	r2, [r3, #4]
 800251c:	609a      	str	r2, [r3, #8]
 800251e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002520:	1d3b      	adds	r3, r7, #4
 8002522:	2200      	movs	r2, #0
 8002524:	601a      	str	r2, [r3, #0]
 8002526:	605a      	str	r2, [r3, #4]
 8002528:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 800252a:	4b1d      	ldr	r3, [pc, #116]	; (80025a0 <MX_TIM3_Init+0x94>)
 800252c:	4a1d      	ldr	r2, [pc, #116]	; (80025a4 <MX_TIM3_Init+0x98>)
 800252e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64-1;
 8002530:	4b1b      	ldr	r3, [pc, #108]	; (80025a0 <MX_TIM3_Init+0x94>)
 8002532:	223f      	movs	r2, #63	; 0x3f
 8002534:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002536:	4b1a      	ldr	r3, [pc, #104]	; (80025a0 <MX_TIM3_Init+0x94>)
 8002538:	2200      	movs	r2, #0
 800253a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800253c:	4b18      	ldr	r3, [pc, #96]	; (80025a0 <MX_TIM3_Init+0x94>)
 800253e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002542:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002544:	4b16      	ldr	r3, [pc, #88]	; (80025a0 <MX_TIM3_Init+0x94>)
 8002546:	2200      	movs	r2, #0
 8002548:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800254a:	4b15      	ldr	r3, [pc, #84]	; (80025a0 <MX_TIM3_Init+0x94>)
 800254c:	2200      	movs	r2, #0
 800254e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002550:	4813      	ldr	r0, [pc, #76]	; (80025a0 <MX_TIM3_Init+0x94>)
 8002552:	f003 fe65 	bl	8006220 <HAL_TIM_Base_Init>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800255c:	f7ff fda2 	bl	80020a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002560:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002564:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002566:	f107 0310 	add.w	r3, r7, #16
 800256a:	4619      	mov	r1, r3
 800256c:	480c      	ldr	r0, [pc, #48]	; (80025a0 <MX_TIM3_Init+0x94>)
 800256e:	f004 fa89 	bl	8006a84 <HAL_TIM_ConfigClockSource>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002578:	f7ff fd94 	bl	80020a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800257c:	2300      	movs	r3, #0
 800257e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002580:	2300      	movs	r3, #0
 8002582:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002584:	1d3b      	adds	r3, r7, #4
 8002586:	4619      	mov	r1, r3
 8002588:	4805      	ldr	r0, [pc, #20]	; (80025a0 <MX_TIM3_Init+0x94>)
 800258a:	f004 ff3b 	bl	8007404 <HAL_TIMEx_MasterConfigSynchronization>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002594:	f7ff fd86 	bl	80020a4 <Error_Handler>
  }

}
 8002598:	bf00      	nop
 800259a:	3720      	adds	r7, #32
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	20000414 	.word	0x20000414
 80025a4:	40000400 	.word	0x40000400

080025a8 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 80025ac:	4b0f      	ldr	r3, [pc, #60]	; (80025ec <MX_TIM17_Init+0x44>)
 80025ae:	4a10      	ldr	r2, [pc, #64]	; (80025f0 <MX_TIM17_Init+0x48>)
 80025b0:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 64-1;
 80025b2:	4b0e      	ldr	r3, [pc, #56]	; (80025ec <MX_TIM17_Init+0x44>)
 80025b4:	223f      	movs	r2, #63	; 0x3f
 80025b6:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025b8:	4b0c      	ldr	r3, [pc, #48]	; (80025ec <MX_TIM17_Init+0x44>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 1000-1;
 80025be:	4b0b      	ldr	r3, [pc, #44]	; (80025ec <MX_TIM17_Init+0x44>)
 80025c0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80025c4:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025c6:	4b09      	ldr	r3, [pc, #36]	; (80025ec <MX_TIM17_Init+0x44>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80025cc:	4b07      	ldr	r3, [pc, #28]	; (80025ec <MX_TIM17_Init+0x44>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025d2:	4b06      	ldr	r3, [pc, #24]	; (80025ec <MX_TIM17_Init+0x44>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80025d8:	4804      	ldr	r0, [pc, #16]	; (80025ec <MX_TIM17_Init+0x44>)
 80025da:	f003 fe21 	bl	8006220 <HAL_TIM_Base_Init>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 80025e4:	f7ff fd5e 	bl	80020a4 <Error_Handler>
  }

}
 80025e8:	bf00      	nop
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	200003c8 	.word	0x200003c8
 80025f0:	40014800 	.word	0x40014800

080025f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a2c      	ldr	r2, [pc, #176]	; (80026b4 <HAL_TIM_Base_MspInit+0xc0>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d10c      	bne.n	8002620 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002606:	4b2c      	ldr	r3, [pc, #176]	; (80026b8 <HAL_TIM_Base_MspInit+0xc4>)
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	4a2b      	ldr	r2, [pc, #172]	; (80026b8 <HAL_TIM_Base_MspInit+0xc4>)
 800260c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002610:	6193      	str	r3, [r2, #24]
 8002612:	4b29      	ldr	r3, [pc, #164]	; (80026b8 <HAL_TIM_Base_MspInit+0xc4>)
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800261a:	617b      	str	r3, [r7, #20]
 800261c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 800261e:	e044      	b.n	80026aa <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM2)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002628:	d114      	bne.n	8002654 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800262a:	4b23      	ldr	r3, [pc, #140]	; (80026b8 <HAL_TIM_Base_MspInit+0xc4>)
 800262c:	69db      	ldr	r3, [r3, #28]
 800262e:	4a22      	ldr	r2, [pc, #136]	; (80026b8 <HAL_TIM_Base_MspInit+0xc4>)
 8002630:	f043 0301 	orr.w	r3, r3, #1
 8002634:	61d3      	str	r3, [r2, #28]
 8002636:	4b20      	ldr	r3, [pc, #128]	; (80026b8 <HAL_TIM_Base_MspInit+0xc4>)
 8002638:	69db      	ldr	r3, [r3, #28]
 800263a:	f003 0301 	and.w	r3, r3, #1
 800263e:	613b      	str	r3, [r7, #16]
 8002640:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002642:	2200      	movs	r2, #0
 8002644:	2100      	movs	r1, #0
 8002646:	201c      	movs	r0, #28
 8002648:	f001 fa27 	bl	8003a9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800264c:	201c      	movs	r0, #28
 800264e:	f001 fa40 	bl	8003ad2 <HAL_NVIC_EnableIRQ>
}
 8002652:	e02a      	b.n	80026aa <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM3)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a18      	ldr	r2, [pc, #96]	; (80026bc <HAL_TIM_Base_MspInit+0xc8>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d114      	bne.n	8002688 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800265e:	4b16      	ldr	r3, [pc, #88]	; (80026b8 <HAL_TIM_Base_MspInit+0xc4>)
 8002660:	69db      	ldr	r3, [r3, #28]
 8002662:	4a15      	ldr	r2, [pc, #84]	; (80026b8 <HAL_TIM_Base_MspInit+0xc4>)
 8002664:	f043 0302 	orr.w	r3, r3, #2
 8002668:	61d3      	str	r3, [r2, #28]
 800266a:	4b13      	ldr	r3, [pc, #76]	; (80026b8 <HAL_TIM_Base_MspInit+0xc4>)
 800266c:	69db      	ldr	r3, [r3, #28]
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	60fb      	str	r3, [r7, #12]
 8002674:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002676:	2200      	movs	r2, #0
 8002678:	2100      	movs	r1, #0
 800267a:	201d      	movs	r0, #29
 800267c:	f001 fa0d 	bl	8003a9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002680:	201d      	movs	r0, #29
 8002682:	f001 fa26 	bl	8003ad2 <HAL_NVIC_EnableIRQ>
}
 8002686:	e010      	b.n	80026aa <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM17)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a0c      	ldr	r2, [pc, #48]	; (80026c0 <HAL_TIM_Base_MspInit+0xcc>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d10b      	bne.n	80026aa <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002692:	4b09      	ldr	r3, [pc, #36]	; (80026b8 <HAL_TIM_Base_MspInit+0xc4>)
 8002694:	699b      	ldr	r3, [r3, #24]
 8002696:	4a08      	ldr	r2, [pc, #32]	; (80026b8 <HAL_TIM_Base_MspInit+0xc4>)
 8002698:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800269c:	6193      	str	r3, [r2, #24]
 800269e:	4b06      	ldr	r3, [pc, #24]	; (80026b8 <HAL_TIM_Base_MspInit+0xc4>)
 80026a0:	699b      	ldr	r3, [r3, #24]
 80026a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026a6:	60bb      	str	r3, [r7, #8]
 80026a8:	68bb      	ldr	r3, [r7, #8]
}
 80026aa:	bf00      	nop
 80026ac:	3718      	adds	r7, #24
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40012c00 	.word	0x40012c00
 80026b8:	40021000 	.word	0x40021000
 80026bc:	40000400 	.word	0x40000400
 80026c0:	40014800 	.word	0x40014800

080026c4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b088      	sub	sp, #32
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026cc:	f107 030c 	add.w	r3, r7, #12
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	605a      	str	r2, [r3, #4]
 80026d6:	609a      	str	r2, [r3, #8]
 80026d8:	60da      	str	r2, [r3, #12]
 80026da:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a12      	ldr	r2, [pc, #72]	; (800272c <HAL_TIM_MspPostInit+0x68>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d11d      	bne.n	8002722 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026e6:	4b12      	ldr	r3, [pc, #72]	; (8002730 <HAL_TIM_MspPostInit+0x6c>)
 80026e8:	695b      	ldr	r3, [r3, #20]
 80026ea:	4a11      	ldr	r2, [pc, #68]	; (8002730 <HAL_TIM_MspPostInit+0x6c>)
 80026ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026f0:	6153      	str	r3, [r2, #20]
 80026f2:	4b0f      	ldr	r3, [pc, #60]	; (8002730 <HAL_TIM_MspPostInit+0x6c>)
 80026f4:	695b      	ldr	r3, [r3, #20]
 80026f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026fa:	60bb      	str	r3, [r7, #8]
 80026fc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = rw_pwm_Pin;
 80026fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002702:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002704:	2302      	movs	r3, #2
 8002706:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800270c:	2300      	movs	r3, #0
 800270e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002710:	2306      	movs	r3, #6
 8002712:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(rw_pwm_GPIO_Port, &GPIO_InitStruct);
 8002714:	f107 030c 	add.w	r3, r7, #12
 8002718:	4619      	mov	r1, r3
 800271a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800271e:	f001 fc05 	bl	8003f2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002722:	bf00      	nop
 8002724:	3720      	adds	r7, #32
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	40012c00 	.word	0x40012c00
 8002730:	40021000 	.word	0x40021000

08002734 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002738:	4b14      	ldr	r3, [pc, #80]	; (800278c <MX_USART1_UART_Init+0x58>)
 800273a:	4a15      	ldr	r2, [pc, #84]	; (8002790 <MX_USART1_UART_Init+0x5c>)
 800273c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800273e:	4b13      	ldr	r3, [pc, #76]	; (800278c <MX_USART1_UART_Init+0x58>)
 8002740:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002744:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002746:	4b11      	ldr	r3, [pc, #68]	; (800278c <MX_USART1_UART_Init+0x58>)
 8002748:	2200      	movs	r2, #0
 800274a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800274c:	4b0f      	ldr	r3, [pc, #60]	; (800278c <MX_USART1_UART_Init+0x58>)
 800274e:	2200      	movs	r2, #0
 8002750:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002752:	4b0e      	ldr	r3, [pc, #56]	; (800278c <MX_USART1_UART_Init+0x58>)
 8002754:	2200      	movs	r2, #0
 8002756:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002758:	4b0c      	ldr	r3, [pc, #48]	; (800278c <MX_USART1_UART_Init+0x58>)
 800275a:	220c      	movs	r2, #12
 800275c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800275e:	4b0b      	ldr	r3, [pc, #44]	; (800278c <MX_USART1_UART_Init+0x58>)
 8002760:	2200      	movs	r2, #0
 8002762:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002764:	4b09      	ldr	r3, [pc, #36]	; (800278c <MX_USART1_UART_Init+0x58>)
 8002766:	2200      	movs	r2, #0
 8002768:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800276a:	4b08      	ldr	r3, [pc, #32]	; (800278c <MX_USART1_UART_Init+0x58>)
 800276c:	2200      	movs	r2, #0
 800276e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002770:	4b06      	ldr	r3, [pc, #24]	; (800278c <MX_USART1_UART_Init+0x58>)
 8002772:	2200      	movs	r2, #0
 8002774:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002776:	4805      	ldr	r0, [pc, #20]	; (800278c <MX_USART1_UART_Init+0x58>)
 8002778:	f004 ff48 	bl	800760c <HAL_UART_Init>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002782:	f7ff fc8f 	bl	80020a4 <Error_Handler>
  }

}
 8002786:	bf00      	nop
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	200004f8 	.word	0x200004f8
 8002790:	40013800 	.word	0x40013800

08002794 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002798:	4b14      	ldr	r3, [pc, #80]	; (80027ec <MX_USART2_UART_Init+0x58>)
 800279a:	4a15      	ldr	r2, [pc, #84]	; (80027f0 <MX_USART2_UART_Init+0x5c>)
 800279c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800279e:	4b13      	ldr	r3, [pc, #76]	; (80027ec <MX_USART2_UART_Init+0x58>)
 80027a0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80027a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80027a6:	4b11      	ldr	r3, [pc, #68]	; (80027ec <MX_USART2_UART_Init+0x58>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027ac:	4b0f      	ldr	r3, [pc, #60]	; (80027ec <MX_USART2_UART_Init+0x58>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027b2:	4b0e      	ldr	r3, [pc, #56]	; (80027ec <MX_USART2_UART_Init+0x58>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027b8:	4b0c      	ldr	r3, [pc, #48]	; (80027ec <MX_USART2_UART_Init+0x58>)
 80027ba:	220c      	movs	r2, #12
 80027bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027be:	4b0b      	ldr	r3, [pc, #44]	; (80027ec <MX_USART2_UART_Init+0x58>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027c4:	4b09      	ldr	r3, [pc, #36]	; (80027ec <MX_USART2_UART_Init+0x58>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027ca:	4b08      	ldr	r3, [pc, #32]	; (80027ec <MX_USART2_UART_Init+0x58>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027d0:	4b06      	ldr	r3, [pc, #24]	; (80027ec <MX_USART2_UART_Init+0x58>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027d6:	4805      	ldr	r0, [pc, #20]	; (80027ec <MX_USART2_UART_Init+0x58>)
 80027d8:	f004 ff18 	bl	800760c <HAL_UART_Init>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80027e2:	f7ff fc5f 	bl	80020a4 <Error_Handler>
  }

}
 80027e6:	bf00      	nop
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	2000057c 	.word	0x2000057c
 80027f0:	40004400 	.word	0x40004400

080027f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b08c      	sub	sp, #48	; 0x30
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027fc:	f107 031c 	add.w	r3, r7, #28
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	605a      	str	r2, [r3, #4]
 8002806:	609a      	str	r2, [r3, #8]
 8002808:	60da      	str	r2, [r3, #12]
 800280a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a33      	ldr	r2, [pc, #204]	; (80028e0 <HAL_UART_MspInit+0xec>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d132      	bne.n	800287c <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002816:	4b33      	ldr	r3, [pc, #204]	; (80028e4 <HAL_UART_MspInit+0xf0>)
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	4a32      	ldr	r2, [pc, #200]	; (80028e4 <HAL_UART_MspInit+0xf0>)
 800281c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002820:	6193      	str	r3, [r2, #24]
 8002822:	4b30      	ldr	r3, [pc, #192]	; (80028e4 <HAL_UART_MspInit+0xf0>)
 8002824:	699b      	ldr	r3, [r3, #24]
 8002826:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800282a:	61bb      	str	r3, [r7, #24]
 800282c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800282e:	4b2d      	ldr	r3, [pc, #180]	; (80028e4 <HAL_UART_MspInit+0xf0>)
 8002830:	695b      	ldr	r3, [r3, #20]
 8002832:	4a2c      	ldr	r2, [pc, #176]	; (80028e4 <HAL_UART_MspInit+0xf0>)
 8002834:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002838:	6153      	str	r3, [r2, #20]
 800283a:	4b2a      	ldr	r3, [pc, #168]	; (80028e4 <HAL_UART_MspInit+0xf0>)
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002842:	617b      	str	r3, [r7, #20]
 8002844:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002846:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800284a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800284c:	2302      	movs	r3, #2
 800284e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002850:	2300      	movs	r3, #0
 8002852:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002854:	2303      	movs	r3, #3
 8002856:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002858:	2307      	movs	r3, #7
 800285a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800285c:	f107 031c 	add.w	r3, r7, #28
 8002860:	4619      	mov	r1, r3
 8002862:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002866:	f001 fb61 	bl	8003f2c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800286a:	2200      	movs	r2, #0
 800286c:	2100      	movs	r1, #0
 800286e:	2025      	movs	r0, #37	; 0x25
 8002870:	f001 f913 	bl	8003a9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002874:	2025      	movs	r0, #37	; 0x25
 8002876:	f001 f92c 	bl	8003ad2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800287a:	e02d      	b.n	80028d8 <HAL_UART_MspInit+0xe4>
  else if(uartHandle->Instance==USART2)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a19      	ldr	r2, [pc, #100]	; (80028e8 <HAL_UART_MspInit+0xf4>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d128      	bne.n	80028d8 <HAL_UART_MspInit+0xe4>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002886:	4b17      	ldr	r3, [pc, #92]	; (80028e4 <HAL_UART_MspInit+0xf0>)
 8002888:	69db      	ldr	r3, [r3, #28]
 800288a:	4a16      	ldr	r2, [pc, #88]	; (80028e4 <HAL_UART_MspInit+0xf0>)
 800288c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002890:	61d3      	str	r3, [r2, #28]
 8002892:	4b14      	ldr	r3, [pc, #80]	; (80028e4 <HAL_UART_MspInit+0xf0>)
 8002894:	69db      	ldr	r3, [r3, #28]
 8002896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800289a:	613b      	str	r3, [r7, #16]
 800289c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800289e:	4b11      	ldr	r3, [pc, #68]	; (80028e4 <HAL_UART_MspInit+0xf0>)
 80028a0:	695b      	ldr	r3, [r3, #20]
 80028a2:	4a10      	ldr	r2, [pc, #64]	; (80028e4 <HAL_UART_MspInit+0xf0>)
 80028a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028a8:	6153      	str	r3, [r2, #20]
 80028aa:	4b0e      	ldr	r3, [pc, #56]	; (80028e4 <HAL_UART_MspInit+0xf0>)
 80028ac:	695b      	ldr	r3, [r3, #20]
 80028ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80028b6:	230c      	movs	r3, #12
 80028b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ba:	2302      	movs	r3, #2
 80028bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028be:	2300      	movs	r3, #0
 80028c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028c2:	2303      	movs	r3, #3
 80028c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028c6:	2307      	movs	r3, #7
 80028c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ca:	f107 031c 	add.w	r3, r7, #28
 80028ce:	4619      	mov	r1, r3
 80028d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028d4:	f001 fb2a 	bl	8003f2c <HAL_GPIO_Init>
}
 80028d8:	bf00      	nop
 80028da:	3730      	adds	r7, #48	; 0x30
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	40013800 	.word	0x40013800
 80028e4:	40021000 	.word	0x40021000
 80028e8:	40004400 	.word	0x40004400

080028ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80028ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002924 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028f0:	480d      	ldr	r0, [pc, #52]	; (8002928 <LoopForever+0x6>)
  ldr r1, =_edata
 80028f2:	490e      	ldr	r1, [pc, #56]	; (800292c <LoopForever+0xa>)
  ldr r2, =_sidata
 80028f4:	4a0e      	ldr	r2, [pc, #56]	; (8002930 <LoopForever+0xe>)
  movs r3, #0
 80028f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028f8:	e002      	b.n	8002900 <LoopCopyDataInit>

080028fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028fe:	3304      	adds	r3, #4

08002900 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002900:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002902:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002904:	d3f9      	bcc.n	80028fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002906:	4a0b      	ldr	r2, [pc, #44]	; (8002934 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002908:	4c0b      	ldr	r4, [pc, #44]	; (8002938 <LoopForever+0x16>)
  movs r3, #0
 800290a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800290c:	e001      	b.n	8002912 <LoopFillZerobss>

0800290e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800290e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002910:	3204      	adds	r2, #4

08002912 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002912:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002914:	d3fb      	bcc.n	800290e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002916:	f7ff fced 	bl	80022f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800291a:	f005 fd59 	bl	80083d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800291e:	f7fe fe3d 	bl	800159c <main>

08002922 <LoopForever>:

LoopForever:
    b LoopForever
 8002922:	e7fe      	b.n	8002922 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002924:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002928:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800292c:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8002930:	0800e7c8 	.word	0x0800e7c8
  ldr r2, =_sbss
 8002934:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8002938:	20000608 	.word	0x20000608

0800293c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800293c:	e7fe      	b.n	800293c <ADC1_2_IRQHandler>
	...

08002940 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002944:	4b08      	ldr	r3, [pc, #32]	; (8002968 <HAL_Init+0x28>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a07      	ldr	r2, [pc, #28]	; (8002968 <HAL_Init+0x28>)
 800294a:	f043 0310 	orr.w	r3, r3, #16
 800294e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002950:	2003      	movs	r0, #3
 8002952:	f001 f897 	bl	8003a84 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002956:	2000      	movs	r0, #0
 8002958:	f000 f808 	bl	800296c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800295c:	f7ff fbac 	bl	80020b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002960:	2300      	movs	r3, #0
}
 8002962:	4618      	mov	r0, r3
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	40022000 	.word	0x40022000

0800296c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002974:	4b12      	ldr	r3, [pc, #72]	; (80029c0 <HAL_InitTick+0x54>)
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	4b12      	ldr	r3, [pc, #72]	; (80029c4 <HAL_InitTick+0x58>)
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	4619      	mov	r1, r3
 800297e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002982:	fbb3 f3f1 	udiv	r3, r3, r1
 8002986:	fbb2 f3f3 	udiv	r3, r2, r3
 800298a:	4618      	mov	r0, r3
 800298c:	f001 f8b3 	bl	8003af6 <HAL_SYSTICK_Config>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e00e      	b.n	80029b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2b0f      	cmp	r3, #15
 800299e:	d80a      	bhi.n	80029b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029a0:	2200      	movs	r2, #0
 80029a2:	6879      	ldr	r1, [r7, #4]
 80029a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029a8:	f001 f877 	bl	8003a9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029ac:	4a06      	ldr	r2, [pc, #24]	; (80029c8 <HAL_InitTick+0x5c>)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80029b2:	2300      	movs	r3, #0
 80029b4:	e000      	b.n	80029b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3708      	adds	r7, #8
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	2000001c 	.word	0x2000001c
 80029c4:	20000024 	.word	0x20000024
 80029c8:	20000020 	.word	0x20000020

080029cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029d0:	4b06      	ldr	r3, [pc, #24]	; (80029ec <HAL_IncTick+0x20>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	461a      	mov	r2, r3
 80029d6:	4b06      	ldr	r3, [pc, #24]	; (80029f0 <HAL_IncTick+0x24>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4413      	add	r3, r2
 80029dc:	4a04      	ldr	r2, [pc, #16]	; (80029f0 <HAL_IncTick+0x24>)
 80029de:	6013      	str	r3, [r2, #0]
}
 80029e0:	bf00      	nop
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	20000024 	.word	0x20000024
 80029f0:	20000600 	.word	0x20000600

080029f4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  return uwTick;  
 80029f8:	4b03      	ldr	r3, [pc, #12]	; (8002a08 <HAL_GetTick+0x14>)
 80029fa:	681b      	ldr	r3, [r3, #0]
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	20000600 	.word	0x20000600

08002a0c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a14:	f7ff ffee 	bl	80029f4 <HAL_GetTick>
 8002a18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a24:	d005      	beq.n	8002a32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a26:	4b09      	ldr	r3, [pc, #36]	; (8002a4c <HAL_Delay+0x40>)
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	4413      	add	r3, r2
 8002a30:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002a32:	bf00      	nop
 8002a34:	f7ff ffde 	bl	80029f4 <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	68fa      	ldr	r2, [r7, #12]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d8f7      	bhi.n	8002a34 <HAL_Delay+0x28>
  {
  }
}
 8002a44:	bf00      	nop
 8002a46:	3710      	adds	r7, #16
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	20000024 	.word	0x20000024

08002a50 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002a6c:	bf00      	nop
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002a80:	bf00      	nop
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b09a      	sub	sp, #104	; 0x68
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a94:	2300      	movs	r3, #0
 8002a96:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d101      	bne.n	8002aac <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e172      	b.n	8002d92 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	691b      	ldr	r3, [r3, #16]
 8002ab0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab6:	f003 0310 	and.w	r3, r3, #16
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d176      	bne.n	8002bac <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d152      	bne.n	8002b6c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f7fe f94f 	bl	8000d84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d13b      	bne.n	8002b6c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f000 fe81 	bl	80037fc <ADC_Disable>
 8002afa:	4603      	mov	r3, r0
 8002afc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b04:	f003 0310 	and.w	r3, r3, #16
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d12f      	bne.n	8002b6c <HAL_ADC_Init+0xe0>
 8002b0c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d12b      	bne.n	8002b6c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b18:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002b1c:	f023 0302 	bic.w	r3, r3, #2
 8002b20:	f043 0202 	orr.w	r2, r3, #2
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	689a      	ldr	r2, [r3, #8]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002b36:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	689a      	ldr	r2, [r3, #8]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002b46:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b48:	4b94      	ldr	r3, [pc, #592]	; (8002d9c <HAL_ADC_Init+0x310>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a94      	ldr	r2, [pc, #592]	; (8002da0 <HAL_ADC_Init+0x314>)
 8002b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b52:	0c9a      	lsrs	r2, r3, #18
 8002b54:	4613      	mov	r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	4413      	add	r3, r2
 8002b5a:	005b      	lsls	r3, r3, #1
 8002b5c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b5e:	e002      	b.n	8002b66 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	3b01      	subs	r3, #1
 8002b64:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d1f9      	bne.n	8002b60 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d007      	beq.n	8002b8a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002b84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b88:	d110      	bne.n	8002bac <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8e:	f023 0312 	bic.w	r3, r3, #18
 8002b92:	f043 0210 	orr.w	r2, r3, #16
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b9e:	f043 0201 	orr.w	r2, r3, #1
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb0:	f003 0310 	and.w	r3, r3, #16
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	f040 80df 	bne.w	8002d78 <HAL_ADC_Init+0x2ec>
 8002bba:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	f040 80da 	bne.w	8002d78 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	f040 80d2 	bne.w	8002d78 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002bdc:	f043 0202 	orr.w	r2, r3, #2
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002be4:	4b6f      	ldr	r3, [pc, #444]	; (8002da4 <HAL_ADC_Init+0x318>)
 8002be6:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bf0:	d102      	bne.n	8002bf8 <HAL_ADC_Init+0x16c>
 8002bf2:	4b6d      	ldr	r3, [pc, #436]	; (8002da8 <HAL_ADC_Init+0x31c>)
 8002bf4:	60fb      	str	r3, [r7, #12]
 8002bf6:	e002      	b.n	8002bfe <HAL_ADC_Init+0x172>
 8002bf8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002bfc:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f003 0303 	and.w	r3, r3, #3
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d108      	bne.n	8002c1e <HAL_ADC_Init+0x192>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0301 	and.w	r3, r3, #1
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d101      	bne.n	8002c1e <HAL_ADC_Init+0x192>
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e000      	b.n	8002c20 <HAL_ADC_Init+0x194>
 8002c1e:	2300      	movs	r3, #0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d11c      	bne.n	8002c5e <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002c24:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d010      	beq.n	8002c4c <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	f003 0303 	and.w	r3, r3, #3
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d107      	bne.n	8002c46 <HAL_ADC_Init+0x1ba>
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d101      	bne.n	8002c46 <HAL_ADC_Init+0x1ba>
 8002c42:	2301      	movs	r3, #1
 8002c44:	e000      	b.n	8002c48 <HAL_ADC_Init+0x1bc>
 8002c46:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d108      	bne.n	8002c5e <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002c4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	431a      	orrs	r2, r3
 8002c5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c5c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	7e5b      	ldrb	r3, [r3, #25]
 8002c62:	035b      	lsls	r3, r3, #13
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002c68:	2a01      	cmp	r2, #1
 8002c6a:	d002      	beq.n	8002c72 <HAL_ADC_Init+0x1e6>
 8002c6c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c70:	e000      	b.n	8002c74 <HAL_ADC_Init+0x1e8>
 8002c72:	2200      	movs	r2, #0
 8002c74:	431a      	orrs	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	431a      	orrs	r2, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002c84:	4313      	orrs	r3, r2
 8002c86:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d11b      	bne.n	8002cca <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	7e5b      	ldrb	r3, [r3, #25]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d109      	bne.n	8002cae <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	045a      	lsls	r2, r3, #17
 8002ca2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002caa:	663b      	str	r3, [r7, #96]	; 0x60
 8002cac:	e00d      	b.n	8002cca <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002cb6:	f043 0220 	orr.w	r2, r3, #32
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc2:	f043 0201 	orr.w	r2, r3, #1
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d007      	beq.n	8002ce2 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f003 030c 	and.w	r3, r3, #12
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d114      	bne.n	8002d1a <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	6812      	ldr	r2, [r2, #0]
 8002cfa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002cfe:	f023 0302 	bic.w	r3, r3, #2
 8002d02:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	7e1b      	ldrb	r3, [r3, #24]
 8002d08:	039a      	lsls	r2, r3, #14
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	4313      	orrs	r3, r2
 8002d14:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002d16:	4313      	orrs	r3, r2
 8002d18:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	68da      	ldr	r2, [r3, #12]
 8002d20:	4b22      	ldr	r3, [pc, #136]	; (8002dac <HAL_ADC_Init+0x320>)
 8002d22:	4013      	ands	r3, r2
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6812      	ldr	r2, [r2, #0]
 8002d28:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002d2a:	430b      	orrs	r3, r1
 8002d2c:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	691b      	ldr	r3, [r3, #16]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d10c      	bne.n	8002d50 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3c:	f023 010f 	bic.w	r1, r3, #15
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	69db      	ldr	r3, [r3, #28]
 8002d44:	1e5a      	subs	r2, r3, #1
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	430a      	orrs	r2, r1
 8002d4c:	631a      	str	r2, [r3, #48]	; 0x30
 8002d4e:	e007      	b.n	8002d60 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f022 020f 	bic.w	r2, r2, #15
 8002d5e:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	f023 0303 	bic.w	r3, r3, #3
 8002d6e:	f043 0201 	orr.w	r2, r3, #1
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	641a      	str	r2, [r3, #64]	; 0x40
 8002d76:	e00a      	b.n	8002d8e <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7c:	f023 0312 	bic.w	r3, r3, #18
 8002d80:	f043 0210 	orr.w	r2, r3, #16
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002d88:	2301      	movs	r3, #1
 8002d8a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002d8e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3768      	adds	r7, #104	; 0x68
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	2000001c 	.word	0x2000001c
 8002da0:	431bde83 	.word	0x431bde83
 8002da4:	50000300 	.word	0x50000300
 8002da8:	50000100 	.word	0x50000100
 8002dac:	fff0c007 	.word	0xfff0c007

08002db0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f003 0304 	and.w	r3, r3, #4
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	f040 80b9 	bne.w	8002f42 <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d101      	bne.n	8002dde <HAL_ADC_Start_DMA+0x2e>
 8002dda:	2302      	movs	r3, #2
 8002ddc:	e0b4      	b.n	8002f48 <HAL_ADC_Start_DMA+0x198>
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2201      	movs	r2, #1
 8002de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8002de6:	4b5a      	ldr	r3, [pc, #360]	; (8002f50 <HAL_ADC_Start_DMA+0x1a0>)
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f003 031f 	and.w	r3, r3, #31
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	f040 80a0 	bne.w	8002f34 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f000 fca3 	bl	8003740 <ADC_Enable>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002dfe:	7dfb      	ldrb	r3, [r7, #23]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	f040 8092 	bne.w	8002f2a <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002e0e:	f023 0301 	bic.w	r3, r3, #1
 8002e12:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002e1a:	4b4d      	ldr	r3, [pc, #308]	; (8002f50 <HAL_ADC_Start_DMA+0x1a0>)
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	f003 031f 	and.w	r3, r3, #31
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d004      	beq.n	8002e30 <HAL_ADC_Start_DMA+0x80>
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e2e:	d115      	bne.n	8002e5c <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e34:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d027      	beq.n	8002e9a <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e52:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002e5a:	e01e      	b.n	8002e9a <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e60:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e70:	d004      	beq.n	8002e7c <HAL_ADC_Start_DMA+0xcc>
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a37      	ldr	r2, [pc, #220]	; (8002f54 <HAL_ADC_Start_DMA+0x1a4>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d10e      	bne.n	8002e9a <HAL_ADC_Start_DMA+0xea>
 8002e7c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d007      	beq.n	8002e9a <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e92:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ea2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ea6:	d106      	bne.n	8002eb6 <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eac:	f023 0206 	bic.w	r2, r3, #6
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	645a      	str	r2, [r3, #68]	; 0x44
 8002eb4:	e002      	b.n	8002ebc <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ec8:	4a23      	ldr	r2, [pc, #140]	; (8002f58 <HAL_ADC_Start_DMA+0x1a8>)
 8002eca:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ed0:	4a22      	ldr	r2, [pc, #136]	; (8002f5c <HAL_ADC_Start_DMA+0x1ac>)
 8002ed2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ed8:	4a21      	ldr	r2, [pc, #132]	; (8002f60 <HAL_ADC_Start_DMA+0x1b0>)
 8002eda:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	221c      	movs	r2, #28
 8002ee2:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f042 0210 	orr.w	r2, r2, #16
 8002ef2:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68da      	ldr	r2, [r3, #12]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f042 0201 	orr.w	r2, r2, #1
 8002f02:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	3340      	adds	r3, #64	; 0x40
 8002f0e:	4619      	mov	r1, r3
 8002f10:	68ba      	ldr	r2, [r7, #8]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f000 fe42 	bl	8003b9c <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	689a      	ldr	r2, [r3, #8]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0204 	orr.w	r2, r2, #4
 8002f26:	609a      	str	r2, [r3, #8]
 8002f28:	e00d      	b.n	8002f46 <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002f32:	e008      	b.n	8002f46 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002f40:	e001      	b.n	8002f46 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002f42:	2302      	movs	r3, #2
 8002f44:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002f46:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3718      	adds	r7, #24
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	50000300 	.word	0x50000300
 8002f54:	50000100 	.word	0x50000100
 8002f58:	08003675 	.word	0x08003675
 8002f5c:	080036ef 	.word	0x080036ef
 8002f60:	0800370b 	.word	0x0800370b

08002f64 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b09b      	sub	sp, #108	; 0x6c
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002f74:	2300      	movs	r3, #0
 8002f76:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d101      	bne.n	8002f86 <HAL_ADC_ConfigChannel+0x22>
 8002f82:	2302      	movs	r3, #2
 8002f84:	e2a5      	b.n	80034d2 <HAL_ADC_ConfigChannel+0x56e>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	f003 0304 	and.w	r3, r3, #4
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	f040 8289 	bne.w	80034b0 <HAL_ADC_ConfigChannel+0x54c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	2b04      	cmp	r3, #4
 8002fa4:	d81c      	bhi.n	8002fe0 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	685a      	ldr	r2, [r3, #4]
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	4413      	add	r3, r2
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	461a      	mov	r2, r3
 8002fba:	231f      	movs	r3, #31
 8002fbc:	4093      	lsls	r3, r2
 8002fbe:	43db      	mvns	r3, r3
 8002fc0:	4019      	ands	r1, r3
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	6818      	ldr	r0, [r3, #0]
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	685a      	ldr	r2, [r3, #4]
 8002fca:	4613      	mov	r3, r2
 8002fcc:	005b      	lsls	r3, r3, #1
 8002fce:	4413      	add	r3, r2
 8002fd0:	005b      	lsls	r3, r3, #1
 8002fd2:	fa00 f203 	lsl.w	r2, r0, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	631a      	str	r2, [r3, #48]	; 0x30
 8002fde:	e063      	b.n	80030a8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	2b09      	cmp	r3, #9
 8002fe6:	d81e      	bhi.n	8003026 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685a      	ldr	r2, [r3, #4]
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	4413      	add	r3, r2
 8002ff8:	005b      	lsls	r3, r3, #1
 8002ffa:	3b1e      	subs	r3, #30
 8002ffc:	221f      	movs	r2, #31
 8002ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8003002:	43db      	mvns	r3, r3
 8003004:	4019      	ands	r1, r3
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	6818      	ldr	r0, [r3, #0]
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685a      	ldr	r2, [r3, #4]
 800300e:	4613      	mov	r3, r2
 8003010:	005b      	lsls	r3, r3, #1
 8003012:	4413      	add	r3, r2
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	3b1e      	subs	r3, #30
 8003018:	fa00 f203 	lsl.w	r2, r0, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	430a      	orrs	r2, r1
 8003022:	635a      	str	r2, [r3, #52]	; 0x34
 8003024:	e040      	b.n	80030a8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	2b0e      	cmp	r3, #14
 800302c:	d81e      	bhi.n	800306c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	685a      	ldr	r2, [r3, #4]
 8003038:	4613      	mov	r3, r2
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	4413      	add	r3, r2
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	3b3c      	subs	r3, #60	; 0x3c
 8003042:	221f      	movs	r2, #31
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	43db      	mvns	r3, r3
 800304a:	4019      	ands	r1, r3
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	6818      	ldr	r0, [r3, #0]
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	4613      	mov	r3, r2
 8003056:	005b      	lsls	r3, r3, #1
 8003058:	4413      	add	r3, r2
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	3b3c      	subs	r3, #60	; 0x3c
 800305e:	fa00 f203 	lsl.w	r2, r0, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	430a      	orrs	r2, r1
 8003068:	639a      	str	r2, [r3, #56]	; 0x38
 800306a:	e01d      	b.n	80030a8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	685a      	ldr	r2, [r3, #4]
 8003076:	4613      	mov	r3, r2
 8003078:	005b      	lsls	r3, r3, #1
 800307a:	4413      	add	r3, r2
 800307c:	005b      	lsls	r3, r3, #1
 800307e:	3b5a      	subs	r3, #90	; 0x5a
 8003080:	221f      	movs	r2, #31
 8003082:	fa02 f303 	lsl.w	r3, r2, r3
 8003086:	43db      	mvns	r3, r3
 8003088:	4019      	ands	r1, r3
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	6818      	ldr	r0, [r3, #0]
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	685a      	ldr	r2, [r3, #4]
 8003092:	4613      	mov	r3, r2
 8003094:	005b      	lsls	r3, r3, #1
 8003096:	4413      	add	r3, r2
 8003098:	005b      	lsls	r3, r3, #1
 800309a:	3b5a      	subs	r3, #90	; 0x5a
 800309c:	fa00 f203 	lsl.w	r2, r0, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	430a      	orrs	r2, r1
 80030a6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f003 030c 	and.w	r3, r3, #12
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	f040 80e5 	bne.w	8003282 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	2b09      	cmp	r3, #9
 80030be:	d91c      	bls.n	80030fa <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	6999      	ldr	r1, [r3, #24]
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	4613      	mov	r3, r2
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	4413      	add	r3, r2
 80030d0:	3b1e      	subs	r3, #30
 80030d2:	2207      	movs	r2, #7
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	43db      	mvns	r3, r3
 80030da:	4019      	ands	r1, r3
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	6898      	ldr	r0, [r3, #8]
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	4613      	mov	r3, r2
 80030e6:	005b      	lsls	r3, r3, #1
 80030e8:	4413      	add	r3, r2
 80030ea:	3b1e      	subs	r3, #30
 80030ec:	fa00 f203 	lsl.w	r2, r0, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	430a      	orrs	r2, r1
 80030f6:	619a      	str	r2, [r3, #24]
 80030f8:	e019      	b.n	800312e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	6959      	ldr	r1, [r3, #20]
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	4613      	mov	r3, r2
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	4413      	add	r3, r2
 800310a:	2207      	movs	r2, #7
 800310c:	fa02 f303 	lsl.w	r3, r2, r3
 8003110:	43db      	mvns	r3, r3
 8003112:	4019      	ands	r1, r3
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	6898      	ldr	r0, [r3, #8]
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	4613      	mov	r3, r2
 800311e:	005b      	lsls	r3, r3, #1
 8003120:	4413      	add	r3, r2
 8003122:	fa00 f203 	lsl.w	r2, r0, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	430a      	orrs	r2, r1
 800312c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	695a      	ldr	r2, [r3, #20]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	08db      	lsrs	r3, r3, #3
 800313a:	f003 0303 	and.w	r3, r3, #3
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	fa02 f303 	lsl.w	r3, r2, r3
 8003144:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	691b      	ldr	r3, [r3, #16]
 800314a:	3b01      	subs	r3, #1
 800314c:	2b03      	cmp	r3, #3
 800314e:	d84f      	bhi.n	80031f0 <HAL_ADC_ConfigChannel+0x28c>
 8003150:	a201      	add	r2, pc, #4	; (adr r2, 8003158 <HAL_ADC_ConfigChannel+0x1f4>)
 8003152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003156:	bf00      	nop
 8003158:	08003169 	.word	0x08003169
 800315c:	0800318b 	.word	0x0800318b
 8003160:	080031ad 	.word	0x080031ad
 8003164:	080031cf 	.word	0x080031cf
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800316e:	4b9e      	ldr	r3, [pc, #632]	; (80033e8 <HAL_ADC_ConfigChannel+0x484>)
 8003170:	4013      	ands	r3, r2
 8003172:	683a      	ldr	r2, [r7, #0]
 8003174:	6812      	ldr	r2, [r2, #0]
 8003176:	0691      	lsls	r1, r2, #26
 8003178:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800317a:	430a      	orrs	r2, r1
 800317c:	431a      	orrs	r2, r3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003186:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003188:	e07e      	b.n	8003288 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003190:	4b95      	ldr	r3, [pc, #596]	; (80033e8 <HAL_ADC_ConfigChannel+0x484>)
 8003192:	4013      	ands	r3, r2
 8003194:	683a      	ldr	r2, [r7, #0]
 8003196:	6812      	ldr	r2, [r2, #0]
 8003198:	0691      	lsls	r1, r2, #26
 800319a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800319c:	430a      	orrs	r2, r1
 800319e:	431a      	orrs	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80031a8:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80031aa:	e06d      	b.n	8003288 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80031b2:	4b8d      	ldr	r3, [pc, #564]	; (80033e8 <HAL_ADC_ConfigChannel+0x484>)
 80031b4:	4013      	ands	r3, r2
 80031b6:	683a      	ldr	r2, [r7, #0]
 80031b8:	6812      	ldr	r2, [r2, #0]
 80031ba:	0691      	lsls	r1, r2, #26
 80031bc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80031be:	430a      	orrs	r2, r1
 80031c0:	431a      	orrs	r2, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80031ca:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80031cc:	e05c      	b.n	8003288 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80031d4:	4b84      	ldr	r3, [pc, #528]	; (80033e8 <HAL_ADC_ConfigChannel+0x484>)
 80031d6:	4013      	ands	r3, r2
 80031d8:	683a      	ldr	r2, [r7, #0]
 80031da:	6812      	ldr	r2, [r2, #0]
 80031dc:	0691      	lsls	r1, r2, #26
 80031de:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80031e0:	430a      	orrs	r2, r1
 80031e2:	431a      	orrs	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80031ec:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80031ee:	e04b      	b.n	8003288 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031f6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	069b      	lsls	r3, r3, #26
 8003200:	429a      	cmp	r2, r3
 8003202:	d107      	bne.n	8003214 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003212:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800321a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	069b      	lsls	r3, r3, #26
 8003224:	429a      	cmp	r2, r3
 8003226:	d107      	bne.n	8003238 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003236:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800323e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	069b      	lsls	r3, r3, #26
 8003248:	429a      	cmp	r2, r3
 800324a:	d107      	bne.n	800325c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800325a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003262:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	069b      	lsls	r3, r3, #26
 800326c:	429a      	cmp	r2, r3
 800326e:	d10a      	bne.n	8003286 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800327e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8003280:	e001      	b.n	8003286 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8003282:	bf00      	nop
 8003284:	e000      	b.n	8003288 <HAL_ADC_ConfigChannel+0x324>
      break;
 8003286:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f003 0303 	and.w	r3, r3, #3
 8003292:	2b01      	cmp	r3, #1
 8003294:	d108      	bne.n	80032a8 <HAL_ADC_ConfigChannel+0x344>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0301 	and.w	r3, r3, #1
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d101      	bne.n	80032a8 <HAL_ADC_ConfigChannel+0x344>
 80032a4:	2301      	movs	r3, #1
 80032a6:	e000      	b.n	80032aa <HAL_ADC_ConfigChannel+0x346>
 80032a8:	2300      	movs	r3, #0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f040 810b 	bne.w	80034c6 <HAL_ADC_ConfigChannel+0x562>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d00f      	beq.n	80032d8 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2201      	movs	r2, #1
 80032c6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ca:	43da      	mvns	r2, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	400a      	ands	r2, r1
 80032d2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80032d6:	e049      	b.n	800336c <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	2201      	movs	r2, #1
 80032e6:	409a      	lsls	r2, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	430a      	orrs	r2, r1
 80032ee:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2b09      	cmp	r3, #9
 80032f8:	d91c      	bls.n	8003334 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	6999      	ldr	r1, [r3, #24]
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	4613      	mov	r3, r2
 8003306:	005b      	lsls	r3, r3, #1
 8003308:	4413      	add	r3, r2
 800330a:	3b1b      	subs	r3, #27
 800330c:	2207      	movs	r2, #7
 800330e:	fa02 f303 	lsl.w	r3, r2, r3
 8003312:	43db      	mvns	r3, r3
 8003314:	4019      	ands	r1, r3
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	6898      	ldr	r0, [r3, #8]
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	4613      	mov	r3, r2
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	4413      	add	r3, r2
 8003324:	3b1b      	subs	r3, #27
 8003326:	fa00 f203 	lsl.w	r2, r0, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	430a      	orrs	r2, r1
 8003330:	619a      	str	r2, [r3, #24]
 8003332:	e01b      	b.n	800336c <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	6959      	ldr	r1, [r3, #20]
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	1c5a      	adds	r2, r3, #1
 8003340:	4613      	mov	r3, r2
 8003342:	005b      	lsls	r3, r3, #1
 8003344:	4413      	add	r3, r2
 8003346:	2207      	movs	r2, #7
 8003348:	fa02 f303 	lsl.w	r3, r2, r3
 800334c:	43db      	mvns	r3, r3
 800334e:	4019      	ands	r1, r3
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	6898      	ldr	r0, [r3, #8]
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	1c5a      	adds	r2, r3, #1
 800335a:	4613      	mov	r3, r2
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	4413      	add	r3, r2
 8003360:	fa00 f203 	lsl.w	r2, r0, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	430a      	orrs	r2, r1
 800336a:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800336c:	4b1f      	ldr	r3, [pc, #124]	; (80033ec <HAL_ADC_ConfigChannel+0x488>)
 800336e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	2b10      	cmp	r3, #16
 8003376:	d105      	bne.n	8003384 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003378:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003380:	2b00      	cmp	r3, #0
 8003382:	d015      	beq.n	80033b0 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003388:	2b11      	cmp	r3, #17
 800338a:	d105      	bne.n	8003398 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800338c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003394:	2b00      	cmp	r3, #0
 8003396:	d00b      	beq.n	80033b0 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800339c:	2b12      	cmp	r3, #18
 800339e:	f040 8092 	bne.w	80034c6 <HAL_ADC_ConfigChannel+0x562>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80033a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	f040 808b 	bne.w	80034c6 <HAL_ADC_ConfigChannel+0x562>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033b8:	d102      	bne.n	80033c0 <HAL_ADC_ConfigChannel+0x45c>
 80033ba:	4b0d      	ldr	r3, [pc, #52]	; (80033f0 <HAL_ADC_ConfigChannel+0x48c>)
 80033bc:	60fb      	str	r3, [r7, #12]
 80033be:	e002      	b.n	80033c6 <HAL_ADC_ConfigChannel+0x462>
 80033c0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80033c4:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f003 0303 	and.w	r3, r3, #3
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d10f      	bne.n	80033f4 <HAL_ADC_ConfigChannel+0x490>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d108      	bne.n	80033f4 <HAL_ADC_ConfigChannel+0x490>
 80033e2:	2301      	movs	r3, #1
 80033e4:	e007      	b.n	80033f6 <HAL_ADC_ConfigChannel+0x492>
 80033e6:	bf00      	nop
 80033e8:	83fff000 	.word	0x83fff000
 80033ec:	50000300 	.word	0x50000300
 80033f0:	50000100 	.word	0x50000100
 80033f4:	2300      	movs	r3, #0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d150      	bne.n	800349c <HAL_ADC_ConfigChannel+0x538>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80033fa:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d010      	beq.n	8003422 <HAL_ADC_ConfigChannel+0x4be>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	f003 0303 	and.w	r3, r3, #3
 8003408:	2b01      	cmp	r3, #1
 800340a:	d107      	bne.n	800341c <HAL_ADC_ConfigChannel+0x4b8>
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0301 	and.w	r3, r3, #1
 8003414:	2b01      	cmp	r3, #1
 8003416:	d101      	bne.n	800341c <HAL_ADC_ConfigChannel+0x4b8>
 8003418:	2301      	movs	r3, #1
 800341a:	e000      	b.n	800341e <HAL_ADC_ConfigChannel+0x4ba>
 800341c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800341e:	2b00      	cmp	r3, #0
 8003420:	d13c      	bne.n	800349c <HAL_ADC_ConfigChannel+0x538>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2b10      	cmp	r3, #16
 8003428:	d11d      	bne.n	8003466 <HAL_ADC_ConfigChannel+0x502>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003432:	d118      	bne.n	8003466 <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003434:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800343c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800343e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003440:	4b27      	ldr	r3, [pc, #156]	; (80034e0 <HAL_ADC_ConfigChannel+0x57c>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a27      	ldr	r2, [pc, #156]	; (80034e4 <HAL_ADC_ConfigChannel+0x580>)
 8003446:	fba2 2303 	umull	r2, r3, r2, r3
 800344a:	0c9a      	lsrs	r2, r3, #18
 800344c:	4613      	mov	r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	4413      	add	r3, r2
 8003452:	005b      	lsls	r3, r3, #1
 8003454:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003456:	e002      	b.n	800345e <HAL_ADC_ConfigChannel+0x4fa>
          {
            wait_loop_index--;
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	3b01      	subs	r3, #1
 800345c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1f9      	bne.n	8003458 <HAL_ADC_ConfigChannel+0x4f4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003464:	e02e      	b.n	80034c4 <HAL_ADC_ConfigChannel+0x560>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2b11      	cmp	r3, #17
 800346c:	d10b      	bne.n	8003486 <HAL_ADC_ConfigChannel+0x522>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003476:	d106      	bne.n	8003486 <HAL_ADC_ConfigChannel+0x522>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003478:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003480:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003482:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003484:	e01e      	b.n	80034c4 <HAL_ADC_ConfigChannel+0x560>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2b12      	cmp	r3, #18
 800348c:	d11a      	bne.n	80034c4 <HAL_ADC_ConfigChannel+0x560>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800348e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003496:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003498:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800349a:	e013      	b.n	80034c4 <HAL_ADC_ConfigChannel+0x560>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a0:	f043 0220 	orr.w	r2, r3, #32
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80034ae:	e00a      	b.n	80034c6 <HAL_ADC_ConfigChannel+0x562>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b4:	f043 0220 	orr.w	r2, r3, #32
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80034c2:	e000      	b.n	80034c6 <HAL_ADC_ConfigChannel+0x562>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80034c4:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80034ce:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	376c      	adds	r7, #108	; 0x6c
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop
 80034e0:	2000001c 	.word	0x2000001c
 80034e4:	431bde83 	.word	0x431bde83

080034e8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b099      	sub	sp, #100	; 0x64
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034f2:	2300      	movs	r3, #0
 80034f4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003500:	d102      	bne.n	8003508 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003502:	4b5a      	ldr	r3, [pc, #360]	; (800366c <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8003504:	60bb      	str	r3, [r7, #8]
 8003506:	e002      	b.n	800350e <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8003508:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800350c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d101      	bne.n	8003518 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e0a2      	b.n	800365e <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800351e:	2b01      	cmp	r3, #1
 8003520:	d101      	bne.n	8003526 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003522:	2302      	movs	r3, #2
 8003524:	e09b      	b.n	800365e <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2201      	movs	r2, #1
 800352a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f003 0304 	and.w	r3, r3, #4
 8003538:	2b00      	cmp	r3, #0
 800353a:	d17f      	bne.n	800363c <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	f003 0304 	and.w	r3, r3, #4
 8003544:	2b00      	cmp	r3, #0
 8003546:	d179      	bne.n	800363c <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003548:	4b49      	ldr	r3, [pc, #292]	; (8003670 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 800354a:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d040      	beq.n	80035d6 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003554:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	6859      	ldr	r1, [r3, #4]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003566:	035b      	lsls	r3, r3, #13
 8003568:	430b      	orrs	r3, r1
 800356a:	431a      	orrs	r2, r3
 800356c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800356e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f003 0303 	and.w	r3, r3, #3
 800357a:	2b01      	cmp	r3, #1
 800357c:	d108      	bne.n	8003590 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	2b01      	cmp	r3, #1
 800358a:	d101      	bne.n	8003590 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800358c:	2301      	movs	r3, #1
 800358e:	e000      	b.n	8003592 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8003590:	2300      	movs	r3, #0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d15c      	bne.n	8003650 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f003 0303 	and.w	r3, r3, #3
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d107      	bne.n	80035b2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d101      	bne.n	80035b2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80035ae:	2301      	movs	r3, #1
 80035b0:	e000      	b.n	80035b4 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80035b2:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d14b      	bne.n	8003650 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80035b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80035c0:	f023 030f 	bic.w	r3, r3, #15
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	6811      	ldr	r1, [r2, #0]
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	6892      	ldr	r2, [r2, #8]
 80035cc:	430a      	orrs	r2, r1
 80035ce:	431a      	orrs	r2, r3
 80035d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035d2:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80035d4:	e03c      	b.n	8003650 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80035d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035e0:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f003 0303 	and.w	r3, r3, #3
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d108      	bne.n	8003602 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0301 	and.w	r3, r3, #1
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d101      	bne.n	8003602 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 80035fe:	2301      	movs	r3, #1
 8003600:	e000      	b.n	8003604 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8003602:	2300      	movs	r3, #0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d123      	bne.n	8003650 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f003 0303 	and.w	r3, r3, #3
 8003610:	2b01      	cmp	r3, #1
 8003612:	d107      	bne.n	8003624 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0301 	and.w	r3, r3, #1
 800361c:	2b01      	cmp	r3, #1
 800361e:	d101      	bne.n	8003624 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8003620:	2301      	movs	r3, #1
 8003622:	e000      	b.n	8003626 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003624:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003626:	2b00      	cmp	r3, #0
 8003628:	d112      	bne.n	8003650 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800362a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003632:	f023 030f 	bic.w	r3, r3, #15
 8003636:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003638:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800363a:	e009      	b.n	8003650 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003640:	f043 0220 	orr.w	r2, r3, #32
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800364e:	e000      	b.n	8003652 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003650:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800365a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800365e:	4618      	mov	r0, r3
 8003660:	3764      	adds	r7, #100	; 0x64
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	50000100 	.word	0x50000100
 8003670:	50000300 	.word	0x50000300

08003674 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003680:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003686:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800368a:	2b00      	cmp	r3, #0
 800368c:	d126      	bne.n	80036dc <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003692:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d115      	bne.n	80036d4 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d111      	bne.n	80036d4 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d105      	bne.n	80036d4 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036cc:	f043 0201 	orr.w	r2, r3, #1
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f7ff f9bb 	bl	8002a50 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80036da:	e004      	b.n	80036e6 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	4798      	blx	r3
}
 80036e6:	bf00      	nop
 80036e8:	3710      	adds	r7, #16
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}

080036ee <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80036ee:	b580      	push	{r7, lr}
 80036f0:	b084      	sub	sp, #16
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fa:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80036fc:	68f8      	ldr	r0, [r7, #12]
 80036fe:	f7ff f9b1 	bl	8002a64 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8003702:	bf00      	nop
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}

0800370a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800370a:	b580      	push	{r7, lr}
 800370c:	b084      	sub	sp, #16
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003716:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003728:	f043 0204 	orr.w	r2, r3, #4
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f7ff f9a1 	bl	8002a78 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003736:	bf00      	nop
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
	...

08003740 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003748:	2300      	movs	r3, #0
 800374a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f003 0303 	and.w	r3, r3, #3
 8003756:	2b01      	cmp	r3, #1
 8003758:	d108      	bne.n	800376c <ADC_Enable+0x2c>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0301 	and.w	r3, r3, #1
 8003764:	2b01      	cmp	r3, #1
 8003766:	d101      	bne.n	800376c <ADC_Enable+0x2c>
 8003768:	2301      	movs	r3, #1
 800376a:	e000      	b.n	800376e <ADC_Enable+0x2e>
 800376c:	2300      	movs	r3, #0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d13c      	bne.n	80037ec <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	689a      	ldr	r2, [r3, #8]
 8003778:	4b1f      	ldr	r3, [pc, #124]	; (80037f8 <ADC_Enable+0xb8>)
 800377a:	4013      	ands	r3, r2
 800377c:	2b00      	cmp	r3, #0
 800377e:	d00d      	beq.n	800379c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003784:	f043 0210 	orr.w	r2, r3, #16
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003790:	f043 0201 	orr.w	r2, r3, #1
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e028      	b.n	80037ee <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	689a      	ldr	r2, [r3, #8]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f042 0201 	orr.w	r2, r2, #1
 80037aa:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80037ac:	f7ff f922 	bl	80029f4 <HAL_GetTick>
 80037b0:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80037b2:	e014      	b.n	80037de <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80037b4:	f7ff f91e 	bl	80029f4 <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b02      	cmp	r3, #2
 80037c0:	d90d      	bls.n	80037de <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c6:	f043 0210 	orr.w	r2, r3, #16
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037d2:	f043 0201 	orr.w	r2, r3, #1
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e007      	b.n	80037ee <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0301 	and.w	r3, r3, #1
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d1e3      	bne.n	80037b4 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3710      	adds	r7, #16
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	8000003f 	.word	0x8000003f

080037fc <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003804:	2300      	movs	r3, #0
 8003806:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f003 0303 	and.w	r3, r3, #3
 8003812:	2b01      	cmp	r3, #1
 8003814:	d108      	bne.n	8003828 <ADC_Disable+0x2c>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0301 	and.w	r3, r3, #1
 8003820:	2b01      	cmp	r3, #1
 8003822:	d101      	bne.n	8003828 <ADC_Disable+0x2c>
 8003824:	2301      	movs	r3, #1
 8003826:	e000      	b.n	800382a <ADC_Disable+0x2e>
 8003828:	2300      	movs	r3, #0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d040      	beq.n	80038b0 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f003 030d 	and.w	r3, r3, #13
 8003838:	2b01      	cmp	r3, #1
 800383a:	d10f      	bne.n	800385c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	689a      	ldr	r2, [r3, #8]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f042 0202 	orr.w	r2, r2, #2
 800384a:	609a      	str	r2, [r3, #8]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	2203      	movs	r2, #3
 8003852:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003854:	f7ff f8ce 	bl	80029f4 <HAL_GetTick>
 8003858:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800385a:	e022      	b.n	80038a2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003860:	f043 0210 	orr.w	r2, r3, #16
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800386c:	f043 0201 	orr.w	r2, r3, #1
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e01c      	b.n	80038b2 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003878:	f7ff f8bc 	bl	80029f4 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	2b02      	cmp	r3, #2
 8003884:	d90d      	bls.n	80038a2 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388a:	f043 0210 	orr.w	r2, r3, #16
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003896:	f043 0201 	orr.w	r2, r3, #1
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e007      	b.n	80038b2 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f003 0301 	and.w	r3, r3, #1
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d0e3      	beq.n	8003878 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80038b0:	2300      	movs	r3, #0
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3710      	adds	r7, #16
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038bc:	b480      	push	{r7}
 80038be:	b085      	sub	sp, #20
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f003 0307 	and.w	r3, r3, #7
 80038ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038cc:	4b0c      	ldr	r3, [pc, #48]	; (8003900 <__NVIC_SetPriorityGrouping+0x44>)
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038d2:	68ba      	ldr	r2, [r7, #8]
 80038d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80038d8:	4013      	ands	r3, r2
 80038da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80038e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038ee:	4a04      	ldr	r2, [pc, #16]	; (8003900 <__NVIC_SetPriorityGrouping+0x44>)
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	60d3      	str	r3, [r2, #12]
}
 80038f4:	bf00      	nop
 80038f6:	3714      	adds	r7, #20
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr
 8003900:	e000ed00 	.word	0xe000ed00

08003904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003904:	b480      	push	{r7}
 8003906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003908:	4b04      	ldr	r3, [pc, #16]	; (800391c <__NVIC_GetPriorityGrouping+0x18>)
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	0a1b      	lsrs	r3, r3, #8
 800390e:	f003 0307 	and.w	r3, r3, #7
}
 8003912:	4618      	mov	r0, r3
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr
 800391c:	e000ed00 	.word	0xe000ed00

08003920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	4603      	mov	r3, r0
 8003928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800392a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800392e:	2b00      	cmp	r3, #0
 8003930:	db0b      	blt.n	800394a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003932:	79fb      	ldrb	r3, [r7, #7]
 8003934:	f003 021f 	and.w	r2, r3, #31
 8003938:	4907      	ldr	r1, [pc, #28]	; (8003958 <__NVIC_EnableIRQ+0x38>)
 800393a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800393e:	095b      	lsrs	r3, r3, #5
 8003940:	2001      	movs	r0, #1
 8003942:	fa00 f202 	lsl.w	r2, r0, r2
 8003946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800394a:	bf00      	nop
 800394c:	370c      	adds	r7, #12
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	e000e100 	.word	0xe000e100

0800395c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	4603      	mov	r3, r0
 8003964:	6039      	str	r1, [r7, #0]
 8003966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800396c:	2b00      	cmp	r3, #0
 800396e:	db0a      	blt.n	8003986 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	b2da      	uxtb	r2, r3
 8003974:	490c      	ldr	r1, [pc, #48]	; (80039a8 <__NVIC_SetPriority+0x4c>)
 8003976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800397a:	0112      	lsls	r2, r2, #4
 800397c:	b2d2      	uxtb	r2, r2
 800397e:	440b      	add	r3, r1
 8003980:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003984:	e00a      	b.n	800399c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	b2da      	uxtb	r2, r3
 800398a:	4908      	ldr	r1, [pc, #32]	; (80039ac <__NVIC_SetPriority+0x50>)
 800398c:	79fb      	ldrb	r3, [r7, #7]
 800398e:	f003 030f 	and.w	r3, r3, #15
 8003992:	3b04      	subs	r3, #4
 8003994:	0112      	lsls	r2, r2, #4
 8003996:	b2d2      	uxtb	r2, r2
 8003998:	440b      	add	r3, r1
 800399a:	761a      	strb	r2, [r3, #24]
}
 800399c:	bf00      	nop
 800399e:	370c      	adds	r7, #12
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr
 80039a8:	e000e100 	.word	0xe000e100
 80039ac:	e000ed00 	.word	0xe000ed00

080039b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b089      	sub	sp, #36	; 0x24
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	60b9      	str	r1, [r7, #8]
 80039ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f003 0307 	and.w	r3, r3, #7
 80039c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	f1c3 0307 	rsb	r3, r3, #7
 80039ca:	2b04      	cmp	r3, #4
 80039cc:	bf28      	it	cs
 80039ce:	2304      	movcs	r3, #4
 80039d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	3304      	adds	r3, #4
 80039d6:	2b06      	cmp	r3, #6
 80039d8:	d902      	bls.n	80039e0 <NVIC_EncodePriority+0x30>
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	3b03      	subs	r3, #3
 80039de:	e000      	b.n	80039e2 <NVIC_EncodePriority+0x32>
 80039e0:	2300      	movs	r3, #0
 80039e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	fa02 f303 	lsl.w	r3, r2, r3
 80039ee:	43da      	mvns	r2, r3
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	401a      	ands	r2, r3
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003a02:	43d9      	mvns	r1, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a08:	4313      	orrs	r3, r2
         );
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3724      	adds	r7, #36	; 0x24
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
	...

08003a18 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003a1c:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003a20:	4b05      	ldr	r3, [pc, #20]	; (8003a38 <__NVIC_SystemReset+0x20>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003a28:	4903      	ldr	r1, [pc, #12]	; (8003a38 <__NVIC_SystemReset+0x20>)
 8003a2a:	4b04      	ldr	r3, [pc, #16]	; (8003a3c <__NVIC_SystemReset+0x24>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	60cb      	str	r3, [r1, #12]
 8003a30:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003a34:	bf00      	nop
 8003a36:	e7fd      	b.n	8003a34 <__NVIC_SystemReset+0x1c>
 8003a38:	e000ed00 	.word	0xe000ed00
 8003a3c:	05fa0004 	.word	0x05fa0004

08003a40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b082      	sub	sp, #8
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	3b01      	subs	r3, #1
 8003a4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a50:	d301      	bcc.n	8003a56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a52:	2301      	movs	r3, #1
 8003a54:	e00f      	b.n	8003a76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a56:	4a0a      	ldr	r2, [pc, #40]	; (8003a80 <SysTick_Config+0x40>)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a5e:	210f      	movs	r1, #15
 8003a60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a64:	f7ff ff7a 	bl	800395c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a68:	4b05      	ldr	r3, [pc, #20]	; (8003a80 <SysTick_Config+0x40>)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a6e:	4b04      	ldr	r3, [pc, #16]	; (8003a80 <SysTick_Config+0x40>)
 8003a70:	2207      	movs	r2, #7
 8003a72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a74:	2300      	movs	r3, #0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3708      	adds	r7, #8
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	e000e010 	.word	0xe000e010

08003a84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f7ff ff15 	bl	80038bc <__NVIC_SetPriorityGrouping>
}
 8003a92:	bf00      	nop
 8003a94:	3708      	adds	r7, #8
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}

08003a9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a9a:	b580      	push	{r7, lr}
 8003a9c:	b086      	sub	sp, #24
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	60b9      	str	r1, [r7, #8]
 8003aa4:	607a      	str	r2, [r7, #4]
 8003aa6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003aac:	f7ff ff2a 	bl	8003904 <__NVIC_GetPriorityGrouping>
 8003ab0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	68b9      	ldr	r1, [r7, #8]
 8003ab6:	6978      	ldr	r0, [r7, #20]
 8003ab8:	f7ff ff7a 	bl	80039b0 <NVIC_EncodePriority>
 8003abc:	4602      	mov	r2, r0
 8003abe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ac2:	4611      	mov	r1, r2
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7ff ff49 	bl	800395c <__NVIC_SetPriority>
}
 8003aca:	bf00      	nop
 8003acc:	3718      	adds	r7, #24
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}

08003ad2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ad2:	b580      	push	{r7, lr}
 8003ad4:	b082      	sub	sp, #8
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	4603      	mov	r3, r0
 8003ada:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7ff ff1d 	bl	8003920 <__NVIC_EnableIRQ>
}
 8003ae6:	bf00      	nop
 8003ae8:	3708      	adds	r7, #8
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}

08003aee <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003af2:	f7ff ff91 	bl	8003a18 <__NVIC_SystemReset>

08003af6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b082      	sub	sp, #8
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f7ff ff9e 	bl	8003a40 <SysTick_Config>
 8003b04:	4603      	mov	r3, r0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3708      	adds	r7, #8
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}

08003b0e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003b0e:	b580      	push	{r7, lr}
 8003b10:	b084      	sub	sp, #16
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b16:	2300      	movs	r3, #0
 8003b18:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d101      	bne.n	8003b24 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e037      	b.n	8003b94 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2202      	movs	r2, #2
 8003b28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003b3a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003b3e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003b48:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003b68:	68fa      	ldr	r2, [r7, #12]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68fa      	ldr	r2, [r7, #12]
 8003b74:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 f9b8 	bl	8003eec <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2201      	movs	r2, #1
 8003b86:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003b92:	2300      	movs	r3, #0
}  
 8003b94:	4618      	mov	r0, r3
 8003b96:	3710      	adds	r7, #16
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b086      	sub	sp, #24
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	607a      	str	r2, [r7, #4]
 8003ba8:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003baa:	2300      	movs	r3, #0
 8003bac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d101      	bne.n	8003bbc <HAL_DMA_Start_IT+0x20>
 8003bb8:	2302      	movs	r3, #2
 8003bba:	e04a      	b.n	8003c52 <HAL_DMA_Start_IT+0xb6>
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d13a      	bne.n	8003c44 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2202      	movs	r2, #2
 8003bd2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f022 0201 	bic.w	r2, r2, #1
 8003bea:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	68b9      	ldr	r1, [r7, #8]
 8003bf2:	68f8      	ldr	r0, [r7, #12]
 8003bf4:	f000 f94b 	bl	8003e8e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d008      	beq.n	8003c12 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f042 020e 	orr.w	r2, r2, #14
 8003c0e:	601a      	str	r2, [r3, #0]
 8003c10:	e00f      	b.n	8003c32 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f042 020a 	orr.w	r2, r2, #10
 8003c20:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f022 0204 	bic.w	r2, r2, #4
 8003c30:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f042 0201 	orr.w	r2, r2, #1
 8003c40:	601a      	str	r2, [r3, #0]
 8003c42:	e005      	b.n	8003c50 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003c50:	7dfb      	ldrb	r3, [r7, #23]
} 
 8003c52:	4618      	mov	r0, r3
 8003c54:	3718      	adds	r7, #24
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}

08003c5a <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c5a:	b480      	push	{r7}
 8003c5c:	b083      	sub	sp, #12
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d008      	beq.n	8003c7e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2204      	movs	r2, #4
 8003c70:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e020      	b.n	8003cc0 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f022 020e 	bic.w	r2, r2, #14
 8003c8c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f022 0201 	bic.w	r2, r2, #1
 8003c9c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ca6:	2101      	movs	r1, #1
 8003ca8:	fa01 f202 	lsl.w	r2, r1, r2
 8003cac:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	370c      	adds	r7, #12
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr

08003ccc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d005      	beq.n	8003cee <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2204      	movs	r2, #4
 8003ce6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	73fb      	strb	r3, [r7, #15]
 8003cec:	e027      	b.n	8003d3e <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f022 020e 	bic.w	r2, r2, #14
 8003cfc:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f022 0201 	bic.w	r2, r2, #1
 8003d0c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d16:	2101      	movs	r1, #1
 8003d18:	fa01 f202 	lsl.w	r2, r1, r2
 8003d1c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d003      	beq.n	8003d3e <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	4798      	blx	r3
    } 
  }
  return status;
 8003d3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3710      	adds	r7, #16
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d64:	2204      	movs	r2, #4
 8003d66:	409a      	lsls	r2, r3
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d024      	beq.n	8003dba <HAL_DMA_IRQHandler+0x72>
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	f003 0304 	and.w	r3, r3, #4
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d01f      	beq.n	8003dba <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0320 	and.w	r3, r3, #32
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d107      	bne.n	8003d98 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f022 0204 	bic.w	r2, r2, #4
 8003d96:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003da0:	2104      	movs	r1, #4
 8003da2:	fa01 f202 	lsl.w	r2, r1, r2
 8003da6:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d06a      	beq.n	8003e86 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003db8:	e065      	b.n	8003e86 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dbe:	2202      	movs	r2, #2
 8003dc0:	409a      	lsls	r2, r3
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d02c      	beq.n	8003e24 <HAL_DMA_IRQHandler+0xdc>
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	f003 0302 	and.w	r3, r3, #2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d027      	beq.n	8003e24 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0320 	and.w	r3, r3, #32
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d10b      	bne.n	8003dfa <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f022 020a 	bic.w	r2, r2, #10
 8003df0:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2201      	movs	r2, #1
 8003df6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e02:	2102      	movs	r1, #2
 8003e04:	fa01 f202 	lsl.w	r2, r1, r2
 8003e08:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d035      	beq.n	8003e86 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003e22:	e030      	b.n	8003e86 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e28:	2208      	movs	r2, #8
 8003e2a:	409a      	lsls	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	4013      	ands	r3, r2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d028      	beq.n	8003e86 <HAL_DMA_IRQHandler+0x13e>
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	f003 0308 	and.w	r3, r3, #8
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d023      	beq.n	8003e86 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 020e 	bic.w	r2, r2, #14
 8003e4c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e56:	2101      	movs	r1, #1
 8003e58:	fa01 f202 	lsl.w	r2, r1, r2
 8003e5c:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2201      	movs	r2, #1
 8003e62:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d004      	beq.n	8003e86 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	4798      	blx	r3
    }
  }
}  
 8003e84:	e7ff      	b.n	8003e86 <HAL_DMA_IRQHandler+0x13e>
 8003e86:	bf00      	nop
 8003e88:	3710      	adds	r7, #16
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}

08003e8e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e8e:	b480      	push	{r7}
 8003e90:	b085      	sub	sp, #20
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	60f8      	str	r0, [r7, #12]
 8003e96:	60b9      	str	r1, [r7, #8]
 8003e98:	607a      	str	r2, [r7, #4]
 8003e9a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ea4:	2101      	movs	r1, #1
 8003ea6:	fa01 f202 	lsl.w	r2, r1, r2
 8003eaa:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	683a      	ldr	r2, [r7, #0]
 8003eb2:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	2b10      	cmp	r3, #16
 8003eba:	d108      	bne.n	8003ece <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	68ba      	ldr	r2, [r7, #8]
 8003eca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003ecc:	e007      	b.n	8003ede <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68ba      	ldr	r2, [r7, #8]
 8003ed4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	60da      	str	r2, [r3, #12]
}
 8003ede:	bf00      	nop
 8003ee0:	3714      	adds	r7, #20
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr
	...

08003eec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	461a      	mov	r2, r3
 8003efa:	4b09      	ldr	r3, [pc, #36]	; (8003f20 <DMA_CalcBaseAndBitshift+0x34>)
 8003efc:	4413      	add	r3, r2
 8003efe:	4a09      	ldr	r2, [pc, #36]	; (8003f24 <DMA_CalcBaseAndBitshift+0x38>)
 8003f00:	fba2 2303 	umull	r2, r3, r2, r3
 8003f04:	091b      	lsrs	r3, r3, #4
 8003f06:	009a      	lsls	r2, r3, #2
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	4a06      	ldr	r2, [pc, #24]	; (8003f28 <DMA_CalcBaseAndBitshift+0x3c>)
 8003f10:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003f12:	bf00      	nop
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	bffdfff8 	.word	0xbffdfff8
 8003f24:	cccccccd 	.word	0xcccccccd
 8003f28:	40020000 	.word	0x40020000

08003f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b087      	sub	sp, #28
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f36:	2300      	movs	r3, #0
 8003f38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f3a:	e14e      	b.n	80041da <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	2101      	movs	r1, #1
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	fa01 f303 	lsl.w	r3, r1, r3
 8003f48:	4013      	ands	r3, r2
 8003f4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	f000 8140 	beq.w	80041d4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d00b      	beq.n	8003f74 <HAL_GPIO_Init+0x48>
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d007      	beq.n	8003f74 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003f68:	2b11      	cmp	r3, #17
 8003f6a:	d003      	beq.n	8003f74 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	2b12      	cmp	r3, #18
 8003f72:	d130      	bne.n	8003fd6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	005b      	lsls	r3, r3, #1
 8003f7e:	2203      	movs	r2, #3
 8003f80:	fa02 f303 	lsl.w	r3, r2, r3
 8003f84:	43db      	mvns	r3, r3
 8003f86:	693a      	ldr	r2, [r7, #16]
 8003f88:	4013      	ands	r3, r2
 8003f8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	68da      	ldr	r2, [r3, #12]
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	005b      	lsls	r3, r3, #1
 8003f94:	fa02 f303 	lsl.w	r3, r2, r3
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	693a      	ldr	r2, [r7, #16]
 8003fa2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003faa:	2201      	movs	r2, #1
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb2:	43db      	mvns	r3, r3
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	091b      	lsrs	r3, r3, #4
 8003fc0:	f003 0201 	and.w	r2, r3, #1
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fca:	693a      	ldr	r2, [r7, #16]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	693a      	ldr	r2, [r7, #16]
 8003fd4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	005b      	lsls	r3, r3, #1
 8003fe0:	2203      	movs	r2, #3
 8003fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe6:	43db      	mvns	r3, r3
 8003fe8:	693a      	ldr	r2, [r7, #16]
 8003fea:	4013      	ands	r3, r2
 8003fec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	689a      	ldr	r2, [r3, #8]
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	005b      	lsls	r3, r3, #1
 8003ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	693a      	ldr	r2, [r7, #16]
 8004004:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	2b02      	cmp	r3, #2
 800400c:	d003      	beq.n	8004016 <HAL_GPIO_Init+0xea>
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	2b12      	cmp	r3, #18
 8004014:	d123      	bne.n	800405e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	08da      	lsrs	r2, r3, #3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	3208      	adds	r2, #8
 800401e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004022:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	f003 0307 	and.w	r3, r3, #7
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	220f      	movs	r2, #15
 800402e:	fa02 f303 	lsl.w	r3, r2, r3
 8004032:	43db      	mvns	r3, r3
 8004034:	693a      	ldr	r2, [r7, #16]
 8004036:	4013      	ands	r3, r2
 8004038:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	691a      	ldr	r2, [r3, #16]
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	f003 0307 	and.w	r3, r3, #7
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	fa02 f303 	lsl.w	r3, r2, r3
 800404a:	693a      	ldr	r2, [r7, #16]
 800404c:	4313      	orrs	r3, r2
 800404e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	08da      	lsrs	r2, r3, #3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	3208      	adds	r2, #8
 8004058:	6939      	ldr	r1, [r7, #16]
 800405a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	005b      	lsls	r3, r3, #1
 8004068:	2203      	movs	r2, #3
 800406a:	fa02 f303 	lsl.w	r3, r2, r3
 800406e:	43db      	mvns	r3, r3
 8004070:	693a      	ldr	r2, [r7, #16]
 8004072:	4013      	ands	r3, r2
 8004074:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	f003 0203 	and.w	r2, r3, #3
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	005b      	lsls	r3, r3, #1
 8004082:	fa02 f303 	lsl.w	r3, r2, r3
 8004086:	693a      	ldr	r2, [r7, #16]
 8004088:	4313      	orrs	r3, r2
 800408a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	693a      	ldr	r2, [r7, #16]
 8004090:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800409a:	2b00      	cmp	r3, #0
 800409c:	f000 809a 	beq.w	80041d4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040a0:	4b55      	ldr	r3, [pc, #340]	; (80041f8 <HAL_GPIO_Init+0x2cc>)
 80040a2:	699b      	ldr	r3, [r3, #24]
 80040a4:	4a54      	ldr	r2, [pc, #336]	; (80041f8 <HAL_GPIO_Init+0x2cc>)
 80040a6:	f043 0301 	orr.w	r3, r3, #1
 80040aa:	6193      	str	r3, [r2, #24]
 80040ac:	4b52      	ldr	r3, [pc, #328]	; (80041f8 <HAL_GPIO_Init+0x2cc>)
 80040ae:	699b      	ldr	r3, [r3, #24]
 80040b0:	f003 0301 	and.w	r3, r3, #1
 80040b4:	60bb      	str	r3, [r7, #8]
 80040b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80040b8:	4a50      	ldr	r2, [pc, #320]	; (80041fc <HAL_GPIO_Init+0x2d0>)
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	089b      	lsrs	r3, r3, #2
 80040be:	3302      	adds	r3, #2
 80040c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	f003 0303 	and.w	r3, r3, #3
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	220f      	movs	r2, #15
 80040d0:	fa02 f303 	lsl.w	r3, r2, r3
 80040d4:	43db      	mvns	r3, r3
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	4013      	ands	r3, r2
 80040da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80040e2:	d013      	beq.n	800410c <HAL_GPIO_Init+0x1e0>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a46      	ldr	r2, [pc, #280]	; (8004200 <HAL_GPIO_Init+0x2d4>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d00d      	beq.n	8004108 <HAL_GPIO_Init+0x1dc>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a45      	ldr	r2, [pc, #276]	; (8004204 <HAL_GPIO_Init+0x2d8>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d007      	beq.n	8004104 <HAL_GPIO_Init+0x1d8>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	4a44      	ldr	r2, [pc, #272]	; (8004208 <HAL_GPIO_Init+0x2dc>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d101      	bne.n	8004100 <HAL_GPIO_Init+0x1d4>
 80040fc:	2303      	movs	r3, #3
 80040fe:	e006      	b.n	800410e <HAL_GPIO_Init+0x1e2>
 8004100:	2305      	movs	r3, #5
 8004102:	e004      	b.n	800410e <HAL_GPIO_Init+0x1e2>
 8004104:	2302      	movs	r3, #2
 8004106:	e002      	b.n	800410e <HAL_GPIO_Init+0x1e2>
 8004108:	2301      	movs	r3, #1
 800410a:	e000      	b.n	800410e <HAL_GPIO_Init+0x1e2>
 800410c:	2300      	movs	r3, #0
 800410e:	697a      	ldr	r2, [r7, #20]
 8004110:	f002 0203 	and.w	r2, r2, #3
 8004114:	0092      	lsls	r2, r2, #2
 8004116:	4093      	lsls	r3, r2
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	4313      	orrs	r3, r2
 800411c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800411e:	4937      	ldr	r1, [pc, #220]	; (80041fc <HAL_GPIO_Init+0x2d0>)
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	089b      	lsrs	r3, r3, #2
 8004124:	3302      	adds	r3, #2
 8004126:	693a      	ldr	r2, [r7, #16]
 8004128:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800412c:	4b37      	ldr	r3, [pc, #220]	; (800420c <HAL_GPIO_Init+0x2e0>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	43db      	mvns	r3, r3
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	4013      	ands	r3, r2
 800413a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004144:	2b00      	cmp	r3, #0
 8004146:	d003      	beq.n	8004150 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8004148:	693a      	ldr	r2, [r7, #16]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	4313      	orrs	r3, r2
 800414e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004150:	4a2e      	ldr	r2, [pc, #184]	; (800420c <HAL_GPIO_Init+0x2e0>)
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004156:	4b2d      	ldr	r3, [pc, #180]	; (800420c <HAL_GPIO_Init+0x2e0>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	43db      	mvns	r3, r3
 8004160:	693a      	ldr	r2, [r7, #16]
 8004162:	4013      	ands	r3, r2
 8004164:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d003      	beq.n	800417a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8004172:	693a      	ldr	r2, [r7, #16]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	4313      	orrs	r3, r2
 8004178:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800417a:	4a24      	ldr	r2, [pc, #144]	; (800420c <HAL_GPIO_Init+0x2e0>)
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004180:	4b22      	ldr	r3, [pc, #136]	; (800420c <HAL_GPIO_Init+0x2e0>)
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	43db      	mvns	r3, r3
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	4013      	ands	r3, r2
 800418e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d003      	beq.n	80041a4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80041a4:	4a19      	ldr	r2, [pc, #100]	; (800420c <HAL_GPIO_Init+0x2e0>)
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80041aa:	4b18      	ldr	r3, [pc, #96]	; (800420c <HAL_GPIO_Init+0x2e0>)
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	43db      	mvns	r3, r3
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	4013      	ands	r3, r2
 80041b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d003      	beq.n	80041ce <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80041c6:	693a      	ldr	r2, [r7, #16]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80041ce:	4a0f      	ldr	r2, [pc, #60]	; (800420c <HAL_GPIO_Init+0x2e0>)
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	3301      	adds	r3, #1
 80041d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	fa22 f303 	lsr.w	r3, r2, r3
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	f47f aea9 	bne.w	8003f3c <HAL_GPIO_Init+0x10>
  }
}
 80041ea:	bf00      	nop
 80041ec:	371c      	adds	r7, #28
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr
 80041f6:	bf00      	nop
 80041f8:	40021000 	.word	0x40021000
 80041fc:	40010000 	.word	0x40010000
 8004200:	48000400 	.word	0x48000400
 8004204:	48000800 	.word	0x48000800
 8004208:	48000c00 	.word	0x48000c00
 800420c:	40010400 	.word	0x40010400

08004210 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	460b      	mov	r3, r1
 800421a:	807b      	strh	r3, [r7, #2]
 800421c:	4613      	mov	r3, r2
 800421e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004220:	787b      	ldrb	r3, [r7, #1]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d003      	beq.n	800422e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004226:	887a      	ldrh	r2, [r7, #2]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800422c:	e002      	b.n	8004234 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800422e:	887a      	ldrh	r2, [r7, #2]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004234:	bf00      	nop
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004240:	b480      	push	{r7}
 8004242:	b085      	sub	sp, #20
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	460b      	mov	r3, r1
 800424a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	695b      	ldr	r3, [r3, #20]
 8004250:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004252:	887a      	ldrh	r2, [r7, #2]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	4013      	ands	r3, r2
 8004258:	041a      	lsls	r2, r3, #16
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	43d9      	mvns	r1, r3
 800425e:	887b      	ldrh	r3, [r7, #2]
 8004260:	400b      	ands	r3, r1
 8004262:	431a      	orrs	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	619a      	str	r2, [r3, #24]
}
 8004268:	bf00      	nop
 800426a:	3714      	adds	r7, #20
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b082      	sub	sp, #8
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d101      	bne.n	8004286 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e081      	b.n	800438a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800428c:	b2db      	uxtb	r3, r3
 800428e:	2b00      	cmp	r3, #0
 8004290:	d106      	bne.n	80042a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f7fc ff78 	bl	8001190 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2224      	movs	r2, #36	; 0x24
 80042a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f022 0201 	bic.w	r2, r2, #1
 80042b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685a      	ldr	r2, [r3, #4]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80042c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	689a      	ldr	r2, [r3, #8]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80042d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d107      	bne.n	80042ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	689a      	ldr	r2, [r3, #8]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80042ea:	609a      	str	r2, [r3, #8]
 80042ec:	e006      	b.n	80042fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	689a      	ldr	r2, [r3, #8]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80042fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	2b02      	cmp	r3, #2
 8004302:	d104      	bne.n	800430e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800430c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	6812      	ldr	r2, [r2, #0]
 8004318:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800431c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004320:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	68da      	ldr	r2, [r3, #12]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004330:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	691a      	ldr	r2, [r3, #16]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	ea42 0103 	orr.w	r1, r2, r3
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	021a      	lsls	r2, r3, #8
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	430a      	orrs	r2, r1
 800434a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	69d9      	ldr	r1, [r3, #28]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a1a      	ldr	r2, [r3, #32]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	430a      	orrs	r2, r1
 800435a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f042 0201 	orr.w	r2, r2, #1
 800436a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2220      	movs	r2, #32
 8004376:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	3708      	adds	r7, #8
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
	...

08004394 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b088      	sub	sp, #32
 8004398:	af02      	add	r7, sp, #8
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	4608      	mov	r0, r1
 800439e:	4611      	mov	r1, r2
 80043a0:	461a      	mov	r2, r3
 80043a2:	4603      	mov	r3, r0
 80043a4:	817b      	strh	r3, [r7, #10]
 80043a6:	460b      	mov	r3, r1
 80043a8:	813b      	strh	r3, [r7, #8]
 80043aa:	4613      	mov	r3, r2
 80043ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2b20      	cmp	r3, #32
 80043b8:	f040 80f9 	bne.w	80045ae <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80043bc:	6a3b      	ldr	r3, [r7, #32]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d002      	beq.n	80043c8 <HAL_I2C_Mem_Write+0x34>
 80043c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d105      	bne.n	80043d4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043ce:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e0ed      	b.n	80045b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d101      	bne.n	80043e2 <HAL_I2C_Mem_Write+0x4e>
 80043de:	2302      	movs	r3, #2
 80043e0:	e0e6      	b.n	80045b0 <HAL_I2C_Mem_Write+0x21c>
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2201      	movs	r2, #1
 80043e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80043ea:	f7fe fb03 	bl	80029f4 <HAL_GetTick>
 80043ee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	9300      	str	r3, [sp, #0]
 80043f4:	2319      	movs	r3, #25
 80043f6:	2201      	movs	r2, #1
 80043f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80043fc:	68f8      	ldr	r0, [r7, #12]
 80043fe:	f000 fac3 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 8004402:	4603      	mov	r3, r0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d001      	beq.n	800440c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e0d1      	b.n	80045b0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2221      	movs	r2, #33	; 0x21
 8004410:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2240      	movs	r2, #64	; 0x40
 8004418:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2200      	movs	r2, #0
 8004420:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6a3a      	ldr	r2, [r7, #32]
 8004426:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800442c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004434:	88f8      	ldrh	r0, [r7, #6]
 8004436:	893a      	ldrh	r2, [r7, #8]
 8004438:	8979      	ldrh	r1, [r7, #10]
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	9301      	str	r3, [sp, #4]
 800443e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004440:	9300      	str	r3, [sp, #0]
 8004442:	4603      	mov	r3, r0
 8004444:	68f8      	ldr	r0, [r7, #12]
 8004446:	f000 f9d3 	bl	80047f0 <I2C_RequestMemoryWrite>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d005      	beq.n	800445c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2200      	movs	r2, #0
 8004454:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e0a9      	b.n	80045b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004460:	b29b      	uxth	r3, r3
 8004462:	2bff      	cmp	r3, #255	; 0xff
 8004464:	d90e      	bls.n	8004484 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	22ff      	movs	r2, #255	; 0xff
 800446a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004470:	b2da      	uxtb	r2, r3
 8004472:	8979      	ldrh	r1, [r7, #10]
 8004474:	2300      	movs	r3, #0
 8004476:	9300      	str	r3, [sp, #0]
 8004478:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f000 fba5 	bl	8004bcc <I2C_TransferConfig>
 8004482:	e00f      	b.n	80044a4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004488:	b29a      	uxth	r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004492:	b2da      	uxtb	r2, r3
 8004494:	8979      	ldrh	r1, [r7, #10]
 8004496:	2300      	movs	r3, #0
 8004498:	9300      	str	r3, [sp, #0]
 800449a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800449e:	68f8      	ldr	r0, [r7, #12]
 80044a0:	f000 fb94 	bl	8004bcc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044a4:	697a      	ldr	r2, [r7, #20]
 80044a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80044a8:	68f8      	ldr	r0, [r7, #12]
 80044aa:	f000 faad 	bl	8004a08 <I2C_WaitOnTXISFlagUntilTimeout>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d001      	beq.n	80044b8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e07b      	b.n	80045b0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044bc:	781a      	ldrb	r2, [r3, #0]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c8:	1c5a      	adds	r2, r3, #1
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	3b01      	subs	r3, #1
 80044d6:	b29a      	uxth	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044e0:	3b01      	subs	r3, #1
 80044e2:	b29a      	uxth	r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d034      	beq.n	800455c <HAL_I2C_Mem_Write+0x1c8>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d130      	bne.n	800455c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	9300      	str	r3, [sp, #0]
 80044fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004500:	2200      	movs	r2, #0
 8004502:	2180      	movs	r1, #128	; 0x80
 8004504:	68f8      	ldr	r0, [r7, #12]
 8004506:	f000 fa3f 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d001      	beq.n	8004514 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e04d      	b.n	80045b0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004518:	b29b      	uxth	r3, r3
 800451a:	2bff      	cmp	r3, #255	; 0xff
 800451c:	d90e      	bls.n	800453c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	22ff      	movs	r2, #255	; 0xff
 8004522:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004528:	b2da      	uxtb	r2, r3
 800452a:	8979      	ldrh	r1, [r7, #10]
 800452c:	2300      	movs	r3, #0
 800452e:	9300      	str	r3, [sp, #0]
 8004530:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004534:	68f8      	ldr	r0, [r7, #12]
 8004536:	f000 fb49 	bl	8004bcc <I2C_TransferConfig>
 800453a:	e00f      	b.n	800455c <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004540:	b29a      	uxth	r2, r3
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800454a:	b2da      	uxtb	r2, r3
 800454c:	8979      	ldrh	r1, [r7, #10]
 800454e:	2300      	movs	r3, #0
 8004550:	9300      	str	r3, [sp, #0]
 8004552:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004556:	68f8      	ldr	r0, [r7, #12]
 8004558:	f000 fb38 	bl	8004bcc <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004560:	b29b      	uxth	r3, r3
 8004562:	2b00      	cmp	r3, #0
 8004564:	d19e      	bne.n	80044a4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004566:	697a      	ldr	r2, [r7, #20]
 8004568:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800456a:	68f8      	ldr	r0, [r7, #12]
 800456c:	f000 fa8c 	bl	8004a88 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d001      	beq.n	800457a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e01a      	b.n	80045b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	2220      	movs	r2, #32
 8004580:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	6859      	ldr	r1, [r3, #4]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	4b0a      	ldr	r3, [pc, #40]	; (80045b8 <HAL_I2C_Mem_Write+0x224>)
 800458e:	400b      	ands	r3, r1
 8004590:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2220      	movs	r2, #32
 8004596:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80045aa:	2300      	movs	r3, #0
 80045ac:	e000      	b.n	80045b0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80045ae:	2302      	movs	r3, #2
  }
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3718      	adds	r7, #24
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	fe00e800 	.word	0xfe00e800

080045bc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b088      	sub	sp, #32
 80045c0:	af02      	add	r7, sp, #8
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	4608      	mov	r0, r1
 80045c6:	4611      	mov	r1, r2
 80045c8:	461a      	mov	r2, r3
 80045ca:	4603      	mov	r3, r0
 80045cc:	817b      	strh	r3, [r7, #10]
 80045ce:	460b      	mov	r3, r1
 80045d0:	813b      	strh	r3, [r7, #8]
 80045d2:	4613      	mov	r3, r2
 80045d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	2b20      	cmp	r3, #32
 80045e0:	f040 80fd 	bne.w	80047de <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80045e4:	6a3b      	ldr	r3, [r7, #32]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d002      	beq.n	80045f0 <HAL_I2C_Mem_Read+0x34>
 80045ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d105      	bne.n	80045fc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045f6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e0f1      	b.n	80047e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004602:	2b01      	cmp	r3, #1
 8004604:	d101      	bne.n	800460a <HAL_I2C_Mem_Read+0x4e>
 8004606:	2302      	movs	r3, #2
 8004608:	e0ea      	b.n	80047e0 <HAL_I2C_Mem_Read+0x224>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2201      	movs	r2, #1
 800460e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004612:	f7fe f9ef 	bl	80029f4 <HAL_GetTick>
 8004616:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	2319      	movs	r3, #25
 800461e:	2201      	movs	r2, #1
 8004620:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004624:	68f8      	ldr	r0, [r7, #12]
 8004626:	f000 f9af 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d001      	beq.n	8004634 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e0d5      	b.n	80047e0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2222      	movs	r2, #34	; 0x22
 8004638:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2240      	movs	r2, #64	; 0x40
 8004640:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2200      	movs	r2, #0
 8004648:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6a3a      	ldr	r2, [r7, #32]
 800464e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004654:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2200      	movs	r2, #0
 800465a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800465c:	88f8      	ldrh	r0, [r7, #6]
 800465e:	893a      	ldrh	r2, [r7, #8]
 8004660:	8979      	ldrh	r1, [r7, #10]
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	9301      	str	r3, [sp, #4]
 8004666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004668:	9300      	str	r3, [sp, #0]
 800466a:	4603      	mov	r3, r0
 800466c:	68f8      	ldr	r0, [r7, #12]
 800466e:	f000 f913 	bl	8004898 <I2C_RequestMemoryRead>
 8004672:	4603      	mov	r3, r0
 8004674:	2b00      	cmp	r3, #0
 8004676:	d005      	beq.n	8004684 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2200      	movs	r2, #0
 800467c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	e0ad      	b.n	80047e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004688:	b29b      	uxth	r3, r3
 800468a:	2bff      	cmp	r3, #255	; 0xff
 800468c:	d90e      	bls.n	80046ac <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	22ff      	movs	r2, #255	; 0xff
 8004692:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004698:	b2da      	uxtb	r2, r3
 800469a:	8979      	ldrh	r1, [r7, #10]
 800469c:	4b52      	ldr	r3, [pc, #328]	; (80047e8 <HAL_I2C_Mem_Read+0x22c>)
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80046a4:	68f8      	ldr	r0, [r7, #12]
 80046a6:	f000 fa91 	bl	8004bcc <I2C_TransferConfig>
 80046aa:	e00f      	b.n	80046cc <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046b0:	b29a      	uxth	r2, r3
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046ba:	b2da      	uxtb	r2, r3
 80046bc:	8979      	ldrh	r1, [r7, #10]
 80046be:	4b4a      	ldr	r3, [pc, #296]	; (80047e8 <HAL_I2C_Mem_Read+0x22c>)
 80046c0:	9300      	str	r3, [sp, #0]
 80046c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f000 fa80 	bl	8004bcc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	9300      	str	r3, [sp, #0]
 80046d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d2:	2200      	movs	r2, #0
 80046d4:	2104      	movs	r1, #4
 80046d6:	68f8      	ldr	r0, [r7, #12]
 80046d8:	f000 f956 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e07c      	b.n	80047e0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f0:	b2d2      	uxtb	r2, r2
 80046f2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f8:	1c5a      	adds	r2, r3, #1
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004702:	3b01      	subs	r3, #1
 8004704:	b29a      	uxth	r2, r3
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800470e:	b29b      	uxth	r3, r3
 8004710:	3b01      	subs	r3, #1
 8004712:	b29a      	uxth	r2, r3
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800471c:	b29b      	uxth	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	d034      	beq.n	800478c <HAL_I2C_Mem_Read+0x1d0>
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004726:	2b00      	cmp	r3, #0
 8004728:	d130      	bne.n	800478c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	9300      	str	r3, [sp, #0]
 800472e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004730:	2200      	movs	r2, #0
 8004732:	2180      	movs	r1, #128	; 0x80
 8004734:	68f8      	ldr	r0, [r7, #12]
 8004736:	f000 f927 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d001      	beq.n	8004744 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	e04d      	b.n	80047e0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004748:	b29b      	uxth	r3, r3
 800474a:	2bff      	cmp	r3, #255	; 0xff
 800474c:	d90e      	bls.n	800476c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	22ff      	movs	r2, #255	; 0xff
 8004752:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004758:	b2da      	uxtb	r2, r3
 800475a:	8979      	ldrh	r1, [r7, #10]
 800475c:	2300      	movs	r3, #0
 800475e:	9300      	str	r3, [sp, #0]
 8004760:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004764:	68f8      	ldr	r0, [r7, #12]
 8004766:	f000 fa31 	bl	8004bcc <I2C_TransferConfig>
 800476a:	e00f      	b.n	800478c <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004770:	b29a      	uxth	r2, r3
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800477a:	b2da      	uxtb	r2, r3
 800477c:	8979      	ldrh	r1, [r7, #10]
 800477e:	2300      	movs	r3, #0
 8004780:	9300      	str	r3, [sp, #0]
 8004782:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f000 fa20 	bl	8004bcc <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004790:	b29b      	uxth	r3, r3
 8004792:	2b00      	cmp	r3, #0
 8004794:	d19a      	bne.n	80046cc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004796:	697a      	ldr	r2, [r7, #20]
 8004798:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800479a:	68f8      	ldr	r0, [r7, #12]
 800479c:	f000 f974 	bl	8004a88 <I2C_WaitOnSTOPFlagUntilTimeout>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d001      	beq.n	80047aa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e01a      	b.n	80047e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	2220      	movs	r2, #32
 80047b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	6859      	ldr	r1, [r3, #4]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	4b0b      	ldr	r3, [pc, #44]	; (80047ec <HAL_I2C_Mem_Read+0x230>)
 80047be:	400b      	ands	r3, r1
 80047c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2220      	movs	r2, #32
 80047c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80047da:	2300      	movs	r3, #0
 80047dc:	e000      	b.n	80047e0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80047de:	2302      	movs	r3, #2
  }
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3718      	adds	r7, #24
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	80002400 	.word	0x80002400
 80047ec:	fe00e800 	.word	0xfe00e800

080047f0 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af02      	add	r7, sp, #8
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	4608      	mov	r0, r1
 80047fa:	4611      	mov	r1, r2
 80047fc:	461a      	mov	r2, r3
 80047fe:	4603      	mov	r3, r0
 8004800:	817b      	strh	r3, [r7, #10]
 8004802:	460b      	mov	r3, r1
 8004804:	813b      	strh	r3, [r7, #8]
 8004806:	4613      	mov	r3, r2
 8004808:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800480a:	88fb      	ldrh	r3, [r7, #6]
 800480c:	b2da      	uxtb	r2, r3
 800480e:	8979      	ldrh	r1, [r7, #10]
 8004810:	4b20      	ldr	r3, [pc, #128]	; (8004894 <I2C_RequestMemoryWrite+0xa4>)
 8004812:	9300      	str	r3, [sp, #0]
 8004814:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004818:	68f8      	ldr	r0, [r7, #12]
 800481a:	f000 f9d7 	bl	8004bcc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800481e:	69fa      	ldr	r2, [r7, #28]
 8004820:	69b9      	ldr	r1, [r7, #24]
 8004822:	68f8      	ldr	r0, [r7, #12]
 8004824:	f000 f8f0 	bl	8004a08 <I2C_WaitOnTXISFlagUntilTimeout>
 8004828:	4603      	mov	r3, r0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d001      	beq.n	8004832 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e02c      	b.n	800488c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004832:	88fb      	ldrh	r3, [r7, #6]
 8004834:	2b01      	cmp	r3, #1
 8004836:	d105      	bne.n	8004844 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004838:	893b      	ldrh	r3, [r7, #8]
 800483a:	b2da      	uxtb	r2, r3
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	629a      	str	r2, [r3, #40]	; 0x28
 8004842:	e015      	b.n	8004870 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004844:	893b      	ldrh	r3, [r7, #8]
 8004846:	0a1b      	lsrs	r3, r3, #8
 8004848:	b29b      	uxth	r3, r3
 800484a:	b2da      	uxtb	r2, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004852:	69fa      	ldr	r2, [r7, #28]
 8004854:	69b9      	ldr	r1, [r7, #24]
 8004856:	68f8      	ldr	r0, [r7, #12]
 8004858:	f000 f8d6 	bl	8004a08 <I2C_WaitOnTXISFlagUntilTimeout>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d001      	beq.n	8004866 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e012      	b.n	800488c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004866:	893b      	ldrh	r3, [r7, #8]
 8004868:	b2da      	uxtb	r2, r3
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	9300      	str	r3, [sp, #0]
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	2200      	movs	r2, #0
 8004878:	2180      	movs	r1, #128	; 0x80
 800487a:	68f8      	ldr	r0, [r7, #12]
 800487c:	f000 f884 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 8004880:	4603      	mov	r3, r0
 8004882:	2b00      	cmp	r3, #0
 8004884:	d001      	beq.n	800488a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e000      	b.n	800488c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}
 8004894:	80002000 	.word	0x80002000

08004898 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b086      	sub	sp, #24
 800489c:	af02      	add	r7, sp, #8
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	4608      	mov	r0, r1
 80048a2:	4611      	mov	r1, r2
 80048a4:	461a      	mov	r2, r3
 80048a6:	4603      	mov	r3, r0
 80048a8:	817b      	strh	r3, [r7, #10]
 80048aa:	460b      	mov	r3, r1
 80048ac:	813b      	strh	r3, [r7, #8]
 80048ae:	4613      	mov	r3, r2
 80048b0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80048b2:	88fb      	ldrh	r3, [r7, #6]
 80048b4:	b2da      	uxtb	r2, r3
 80048b6:	8979      	ldrh	r1, [r7, #10]
 80048b8:	4b20      	ldr	r3, [pc, #128]	; (800493c <I2C_RequestMemoryRead+0xa4>)
 80048ba:	9300      	str	r3, [sp, #0]
 80048bc:	2300      	movs	r3, #0
 80048be:	68f8      	ldr	r0, [r7, #12]
 80048c0:	f000 f984 	bl	8004bcc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048c4:	69fa      	ldr	r2, [r7, #28]
 80048c6:	69b9      	ldr	r1, [r7, #24]
 80048c8:	68f8      	ldr	r0, [r7, #12]
 80048ca:	f000 f89d 	bl	8004a08 <I2C_WaitOnTXISFlagUntilTimeout>
 80048ce:	4603      	mov	r3, r0
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d001      	beq.n	80048d8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e02c      	b.n	8004932 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80048d8:	88fb      	ldrh	r3, [r7, #6]
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d105      	bne.n	80048ea <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80048de:	893b      	ldrh	r3, [r7, #8]
 80048e0:	b2da      	uxtb	r2, r3
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	629a      	str	r2, [r3, #40]	; 0x28
 80048e8:	e015      	b.n	8004916 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80048ea:	893b      	ldrh	r3, [r7, #8]
 80048ec:	0a1b      	lsrs	r3, r3, #8
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	b2da      	uxtb	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048f8:	69fa      	ldr	r2, [r7, #28]
 80048fa:	69b9      	ldr	r1, [r7, #24]
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	f000 f883 	bl	8004a08 <I2C_WaitOnTXISFlagUntilTimeout>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d001      	beq.n	800490c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e012      	b.n	8004932 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800490c:	893b      	ldrh	r3, [r7, #8]
 800490e:	b2da      	uxtb	r2, r3
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	9300      	str	r3, [sp, #0]
 800491a:	69bb      	ldr	r3, [r7, #24]
 800491c:	2200      	movs	r2, #0
 800491e:	2140      	movs	r1, #64	; 0x40
 8004920:	68f8      	ldr	r0, [r7, #12]
 8004922:	f000 f831 	bl	8004988 <I2C_WaitOnFlagUntilTimeout>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d001      	beq.n	8004930 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e000      	b.n	8004932 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3710      	adds	r7, #16
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	80002000 	.word	0x80002000

08004940 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	699b      	ldr	r3, [r3, #24]
 800494e:	f003 0302 	and.w	r3, r3, #2
 8004952:	2b02      	cmp	r3, #2
 8004954:	d103      	bne.n	800495e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2200      	movs	r2, #0
 800495c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	699b      	ldr	r3, [r3, #24]
 8004964:	f003 0301 	and.w	r3, r3, #1
 8004968:	2b01      	cmp	r3, #1
 800496a:	d007      	beq.n	800497c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	699a      	ldr	r2, [r3, #24]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f042 0201 	orr.w	r2, r2, #1
 800497a:	619a      	str	r2, [r3, #24]
  }
}
 800497c:	bf00      	nop
 800497e:	370c      	adds	r7, #12
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b084      	sub	sp, #16
 800498c:	af00      	add	r7, sp, #0
 800498e:	60f8      	str	r0, [r7, #12]
 8004990:	60b9      	str	r1, [r7, #8]
 8004992:	603b      	str	r3, [r7, #0]
 8004994:	4613      	mov	r3, r2
 8004996:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004998:	e022      	b.n	80049e0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80049a0:	d01e      	beq.n	80049e0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049a2:	f7fe f827 	bl	80029f4 <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	683a      	ldr	r2, [r7, #0]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d302      	bcc.n	80049b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d113      	bne.n	80049e0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049bc:	f043 0220 	orr.w	r2, r3, #32
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2220      	movs	r2, #32
 80049c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2200      	movs	r2, #0
 80049d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	e00f      	b.n	8004a00 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	699a      	ldr	r2, [r3, #24]
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	4013      	ands	r3, r2
 80049ea:	68ba      	ldr	r2, [r7, #8]
 80049ec:	429a      	cmp	r2, r3
 80049ee:	bf0c      	ite	eq
 80049f0:	2301      	moveq	r3, #1
 80049f2:	2300      	movne	r3, #0
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	461a      	mov	r2, r3
 80049f8:	79fb      	ldrb	r3, [r7, #7]
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d0cd      	beq.n	800499a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80049fe:	2300      	movs	r3, #0
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3710      	adds	r7, #16
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}

08004a08 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b084      	sub	sp, #16
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	60b9      	str	r1, [r7, #8]
 8004a12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004a14:	e02c      	b.n	8004a70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	68b9      	ldr	r1, [r7, #8]
 8004a1a:	68f8      	ldr	r0, [r7, #12]
 8004a1c:	f000 f870 	bl	8004b00 <I2C_IsAcknowledgeFailed>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d001      	beq.n	8004a2a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e02a      	b.n	8004a80 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a30:	d01e      	beq.n	8004a70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a32:	f7fd ffdf 	bl	80029f4 <HAL_GetTick>
 8004a36:	4602      	mov	r2, r0
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	1ad3      	subs	r3, r2, r3
 8004a3c:	68ba      	ldr	r2, [r7, #8]
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d302      	bcc.n	8004a48 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d113      	bne.n	8004a70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a4c:	f043 0220 	orr.w	r2, r3, #32
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2220      	movs	r2, #32
 8004a58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e007      	b.n	8004a80 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	f003 0302 	and.w	r3, r3, #2
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d1cb      	bne.n	8004a16 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a7e:	2300      	movs	r3, #0
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3710      	adds	r7, #16
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a94:	e028      	b.n	8004ae8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a96:	687a      	ldr	r2, [r7, #4]
 8004a98:	68b9      	ldr	r1, [r7, #8]
 8004a9a:	68f8      	ldr	r0, [r7, #12]
 8004a9c:	f000 f830 	bl	8004b00 <I2C_IsAcknowledgeFailed>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e026      	b.n	8004af8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aaa:	f7fd ffa3 	bl	80029f4 <HAL_GetTick>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	68ba      	ldr	r2, [r7, #8]
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d302      	bcc.n	8004ac0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d113      	bne.n	8004ae8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ac4:	f043 0220 	orr.w	r2, r3, #32
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2220      	movs	r2, #32
 8004ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e007      	b.n	8004af8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	699b      	ldr	r3, [r3, #24]
 8004aee:	f003 0320 	and.w	r3, r3, #32
 8004af2:	2b20      	cmp	r3, #32
 8004af4:	d1cf      	bne.n	8004a96 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004af6:	2300      	movs	r3, #0
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3710      	adds	r7, #16
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b084      	sub	sp, #16
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	60b9      	str	r1, [r7, #8]
 8004b0a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	f003 0310 	and.w	r3, r3, #16
 8004b16:	2b10      	cmp	r3, #16
 8004b18:	d151      	bne.n	8004bbe <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b1a:	e022      	b.n	8004b62 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b22:	d01e      	beq.n	8004b62 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b24:	f7fd ff66 	bl	80029f4 <HAL_GetTick>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	68ba      	ldr	r2, [r7, #8]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d302      	bcc.n	8004b3a <I2C_IsAcknowledgeFailed+0x3a>
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d113      	bne.n	8004b62 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b3e:	f043 0220 	orr.w	r2, r3, #32
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2220      	movs	r2, #32
 8004b4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2200      	movs	r2, #0
 8004b52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e02e      	b.n	8004bc0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	f003 0320 	and.w	r3, r3, #32
 8004b6c:	2b20      	cmp	r3, #32
 8004b6e:	d1d5      	bne.n	8004b1c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2210      	movs	r2, #16
 8004b76:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2220      	movs	r2, #32
 8004b7e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004b80:	68f8      	ldr	r0, [r7, #12]
 8004b82:	f7ff fedd 	bl	8004940 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	6859      	ldr	r1, [r3, #4]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	4b0d      	ldr	r3, [pc, #52]	; (8004bc8 <I2C_IsAcknowledgeFailed+0xc8>)
 8004b92:	400b      	ands	r3, r1
 8004b94:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b9a:	f043 0204 	orr.w	r2, r3, #4
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2220      	movs	r2, #32
 8004ba6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e000      	b.n	8004bc0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8004bbe:	2300      	movs	r3, #0
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3710      	adds	r7, #16
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	fe00e800 	.word	0xfe00e800

08004bcc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b085      	sub	sp, #20
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	607b      	str	r3, [r7, #4]
 8004bd6:	460b      	mov	r3, r1
 8004bd8:	817b      	strh	r3, [r7, #10]
 8004bda:	4613      	mov	r3, r2
 8004bdc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	685a      	ldr	r2, [r3, #4]
 8004be4:	69bb      	ldr	r3, [r7, #24]
 8004be6:	0d5b      	lsrs	r3, r3, #21
 8004be8:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004bec:	4b0d      	ldr	r3, [pc, #52]	; (8004c24 <I2C_TransferConfig+0x58>)
 8004bee:	430b      	orrs	r3, r1
 8004bf0:	43db      	mvns	r3, r3
 8004bf2:	ea02 0103 	and.w	r1, r2, r3
 8004bf6:	897b      	ldrh	r3, [r7, #10]
 8004bf8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004bfc:	7a7b      	ldrb	r3, [r7, #9]
 8004bfe:	041b      	lsls	r3, r3, #16
 8004c00:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004c04:	431a      	orrs	r2, r3
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	431a      	orrs	r2, r3
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	431a      	orrs	r2, r3
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	430a      	orrs	r2, r1
 8004c14:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8004c16:	bf00      	nop
 8004c18:	3714      	adds	r7, #20
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	03ff63ff 	.word	0x03ff63ff

08004c28 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	2b20      	cmp	r3, #32
 8004c3c:	d138      	bne.n	8004cb0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d101      	bne.n	8004c4c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004c48:	2302      	movs	r3, #2
 8004c4a:	e032      	b.n	8004cb2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2224      	movs	r2, #36	; 0x24
 8004c58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f022 0201 	bic.w	r2, r2, #1
 8004c6a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004c7a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	6819      	ldr	r1, [r3, #0]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	683a      	ldr	r2, [r7, #0]
 8004c88:	430a      	orrs	r2, r1
 8004c8a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f042 0201 	orr.w	r2, r2, #1
 8004c9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2220      	movs	r2, #32
 8004ca0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004cac:	2300      	movs	r3, #0
 8004cae:	e000      	b.n	8004cb2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004cb0:	2302      	movs	r3, #2
  }
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	370c      	adds	r7, #12
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr

08004cbe <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004cbe:	b480      	push	{r7}
 8004cc0:	b085      	sub	sp, #20
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	6078      	str	r0, [r7, #4]
 8004cc6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cce:	b2db      	uxtb	r3, r3
 8004cd0:	2b20      	cmp	r3, #32
 8004cd2:	d139      	bne.n	8004d48 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d101      	bne.n	8004ce2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004cde:	2302      	movs	r3, #2
 8004ce0:	e033      	b.n	8004d4a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2224      	movs	r2, #36	; 0x24
 8004cee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f022 0201 	bic.w	r2, r2, #1
 8004d00:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004d10:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	021b      	lsls	r3, r3, #8
 8004d16:	68fa      	ldr	r2, [r7, #12]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68fa      	ldr	r2, [r7, #12]
 8004d22:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f042 0201 	orr.w	r2, r2, #1
 8004d32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2220      	movs	r2, #32
 8004d38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004d44:	2300      	movs	r3, #0
 8004d46:	e000      	b.n	8004d4a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004d48:	2302      	movs	r3, #2
  }
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3714      	adds	r7, #20
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
	...

08004d58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	1d3b      	adds	r3, r7, #4
 8004d62:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004d64:	1d3b      	adds	r3, r7, #4
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d102      	bne.n	8004d72 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	f000 bef4 	b.w	8005b5a <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d72:	1d3b      	adds	r3, r7, #4
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 0301 	and.w	r3, r3, #1
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	f000 816a 	beq.w	8005056 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004d82:	4bb3      	ldr	r3, [pc, #716]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f003 030c 	and.w	r3, r3, #12
 8004d8a:	2b04      	cmp	r3, #4
 8004d8c:	d00c      	beq.n	8004da8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d8e:	4bb0      	ldr	r3, [pc, #704]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	f003 030c 	and.w	r3, r3, #12
 8004d96:	2b08      	cmp	r3, #8
 8004d98:	d159      	bne.n	8004e4e <HAL_RCC_OscConfig+0xf6>
 8004d9a:	4bad      	ldr	r3, [pc, #692]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004da2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004da6:	d152      	bne.n	8004e4e <HAL_RCC_OscConfig+0xf6>
 8004da8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004dac:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004db0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004db4:	fa93 f3a3 	rbit	r3, r3
 8004db8:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004dbc:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dc0:	fab3 f383 	clz	r3, r3
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	095b      	lsrs	r3, r3, #5
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	f043 0301 	orr.w	r3, r3, #1
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d102      	bne.n	8004dda <HAL_RCC_OscConfig+0x82>
 8004dd4:	4b9e      	ldr	r3, [pc, #632]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	e015      	b.n	8004e06 <HAL_RCC_OscConfig+0xae>
 8004dda:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004dde:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004de2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004de6:	fa93 f3a3 	rbit	r3, r3
 8004dea:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004dee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004df2:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004df6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004dfa:	fa93 f3a3 	rbit	r3, r3
 8004dfe:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004e02:	4b93      	ldr	r3, [pc, #588]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e06:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004e0a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004e0e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004e12:	fa92 f2a2 	rbit	r2, r2
 8004e16:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004e1a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004e1e:	fab2 f282 	clz	r2, r2
 8004e22:	b2d2      	uxtb	r2, r2
 8004e24:	f042 0220 	orr.w	r2, r2, #32
 8004e28:	b2d2      	uxtb	r2, r2
 8004e2a:	f002 021f 	and.w	r2, r2, #31
 8004e2e:	2101      	movs	r1, #1
 8004e30:	fa01 f202 	lsl.w	r2, r1, r2
 8004e34:	4013      	ands	r3, r2
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	f000 810c 	beq.w	8005054 <HAL_RCC_OscConfig+0x2fc>
 8004e3c:	1d3b      	adds	r3, r7, #4
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	f040 8106 	bne.w	8005054 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	f000 be86 	b.w	8005b5a <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e4e:	1d3b      	adds	r3, r7, #4
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e58:	d106      	bne.n	8004e68 <HAL_RCC_OscConfig+0x110>
 8004e5a:	4b7d      	ldr	r3, [pc, #500]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a7c      	ldr	r2, [pc, #496]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004e60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e64:	6013      	str	r3, [r2, #0]
 8004e66:	e030      	b.n	8004eca <HAL_RCC_OscConfig+0x172>
 8004e68:	1d3b      	adds	r3, r7, #4
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d10c      	bne.n	8004e8c <HAL_RCC_OscConfig+0x134>
 8004e72:	4b77      	ldr	r3, [pc, #476]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a76      	ldr	r2, [pc, #472]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004e78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e7c:	6013      	str	r3, [r2, #0]
 8004e7e:	4b74      	ldr	r3, [pc, #464]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a73      	ldr	r2, [pc, #460]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004e84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e88:	6013      	str	r3, [r2, #0]
 8004e8a:	e01e      	b.n	8004eca <HAL_RCC_OscConfig+0x172>
 8004e8c:	1d3b      	adds	r3, r7, #4
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e96:	d10c      	bne.n	8004eb2 <HAL_RCC_OscConfig+0x15a>
 8004e98:	4b6d      	ldr	r3, [pc, #436]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a6c      	ldr	r2, [pc, #432]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004e9e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ea2:	6013      	str	r3, [r2, #0]
 8004ea4:	4b6a      	ldr	r3, [pc, #424]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a69      	ldr	r2, [pc, #420]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004eaa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004eae:	6013      	str	r3, [r2, #0]
 8004eb0:	e00b      	b.n	8004eca <HAL_RCC_OscConfig+0x172>
 8004eb2:	4b67      	ldr	r3, [pc, #412]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a66      	ldr	r2, [pc, #408]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004eb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ebc:	6013      	str	r3, [r2, #0]
 8004ebe:	4b64      	ldr	r3, [pc, #400]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a63      	ldr	r2, [pc, #396]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004ec4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ec8:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004eca:	4b61      	ldr	r3, [pc, #388]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ece:	f023 020f 	bic.w	r2, r3, #15
 8004ed2:	1d3b      	adds	r3, r7, #4
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	495d      	ldr	r1, [pc, #372]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004eda:	4313      	orrs	r3, r2
 8004edc:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ede:	1d3b      	adds	r3, r7, #4
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d059      	beq.n	8004f9c <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ee8:	f7fd fd84 	bl	80029f4 <HAL_GetTick>
 8004eec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ef0:	e00a      	b.n	8004f08 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ef2:	f7fd fd7f 	bl	80029f4 <HAL_GetTick>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	2b64      	cmp	r3, #100	; 0x64
 8004f00:	d902      	bls.n	8004f08 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	f000 be29 	b.w	8005b5a <HAL_RCC_OscConfig+0xe02>
 8004f08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004f0c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f10:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004f14:	fa93 f3a3 	rbit	r3, r3
 8004f18:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004f1c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f20:	fab3 f383 	clz	r3, r3
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	095b      	lsrs	r3, r3, #5
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	f043 0301 	orr.w	r3, r3, #1
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d102      	bne.n	8004f3a <HAL_RCC_OscConfig+0x1e2>
 8004f34:	4b46      	ldr	r3, [pc, #280]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	e015      	b.n	8004f66 <HAL_RCC_OscConfig+0x20e>
 8004f3a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004f3e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f42:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004f46:	fa93 f3a3 	rbit	r3, r3
 8004f4a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004f4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004f52:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004f56:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004f5a:	fa93 f3a3 	rbit	r3, r3
 8004f5e:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004f62:	4b3b      	ldr	r3, [pc, #236]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f66:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004f6a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004f6e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004f72:	fa92 f2a2 	rbit	r2, r2
 8004f76:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004f7a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004f7e:	fab2 f282 	clz	r2, r2
 8004f82:	b2d2      	uxtb	r2, r2
 8004f84:	f042 0220 	orr.w	r2, r2, #32
 8004f88:	b2d2      	uxtb	r2, r2
 8004f8a:	f002 021f 	and.w	r2, r2, #31
 8004f8e:	2101      	movs	r1, #1
 8004f90:	fa01 f202 	lsl.w	r2, r1, r2
 8004f94:	4013      	ands	r3, r2
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d0ab      	beq.n	8004ef2 <HAL_RCC_OscConfig+0x19a>
 8004f9a:	e05c      	b.n	8005056 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f9c:	f7fd fd2a 	bl	80029f4 <HAL_GetTick>
 8004fa0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fa4:	e00a      	b.n	8004fbc <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fa6:	f7fd fd25 	bl	80029f4 <HAL_GetTick>
 8004faa:	4602      	mov	r2, r0
 8004fac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	2b64      	cmp	r3, #100	; 0x64
 8004fb4:	d902      	bls.n	8004fbc <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	f000 bdcf 	b.w	8005b5a <HAL_RCC_OscConfig+0xe02>
 8004fbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004fc0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fc4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004fc8:	fa93 f3a3 	rbit	r3, r3
 8004fcc:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004fd0:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fd4:	fab3 f383 	clz	r3, r3
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	095b      	lsrs	r3, r3, #5
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	f043 0301 	orr.w	r3, r3, #1
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d102      	bne.n	8004fee <HAL_RCC_OscConfig+0x296>
 8004fe8:	4b19      	ldr	r3, [pc, #100]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	e015      	b.n	800501a <HAL_RCC_OscConfig+0x2c2>
 8004fee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ff2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ff6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004ffa:	fa93 f3a3 	rbit	r3, r3
 8004ffe:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8005002:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005006:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800500a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800500e:	fa93 f3a3 	rbit	r3, r3
 8005012:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8005016:	4b0e      	ldr	r3, [pc, #56]	; (8005050 <HAL_RCC_OscConfig+0x2f8>)
 8005018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800501a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800501e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8005022:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8005026:	fa92 f2a2 	rbit	r2, r2
 800502a:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800502e:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8005032:	fab2 f282 	clz	r2, r2
 8005036:	b2d2      	uxtb	r2, r2
 8005038:	f042 0220 	orr.w	r2, r2, #32
 800503c:	b2d2      	uxtb	r2, r2
 800503e:	f002 021f 	and.w	r2, r2, #31
 8005042:	2101      	movs	r1, #1
 8005044:	fa01 f202 	lsl.w	r2, r1, r2
 8005048:	4013      	ands	r3, r2
 800504a:	2b00      	cmp	r3, #0
 800504c:	d1ab      	bne.n	8004fa6 <HAL_RCC_OscConfig+0x24e>
 800504e:	e002      	b.n	8005056 <HAL_RCC_OscConfig+0x2fe>
 8005050:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005054:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005056:	1d3b      	adds	r3, r7, #4
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f003 0302 	and.w	r3, r3, #2
 8005060:	2b00      	cmp	r3, #0
 8005062:	f000 816f 	beq.w	8005344 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005066:	4bd0      	ldr	r3, [pc, #832]	; (80053a8 <HAL_RCC_OscConfig+0x650>)
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	f003 030c 	and.w	r3, r3, #12
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00b      	beq.n	800508a <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005072:	4bcd      	ldr	r3, [pc, #820]	; (80053a8 <HAL_RCC_OscConfig+0x650>)
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	f003 030c 	and.w	r3, r3, #12
 800507a:	2b08      	cmp	r3, #8
 800507c:	d16c      	bne.n	8005158 <HAL_RCC_OscConfig+0x400>
 800507e:	4bca      	ldr	r3, [pc, #808]	; (80053a8 <HAL_RCC_OscConfig+0x650>)
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005086:	2b00      	cmp	r3, #0
 8005088:	d166      	bne.n	8005158 <HAL_RCC_OscConfig+0x400>
 800508a:	2302      	movs	r3, #2
 800508c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005090:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8005094:	fa93 f3a3 	rbit	r3, r3
 8005098:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800509c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050a0:	fab3 f383 	clz	r3, r3
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	095b      	lsrs	r3, r3, #5
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	f043 0301 	orr.w	r3, r3, #1
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d102      	bne.n	80050ba <HAL_RCC_OscConfig+0x362>
 80050b4:	4bbc      	ldr	r3, [pc, #752]	; (80053a8 <HAL_RCC_OscConfig+0x650>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	e013      	b.n	80050e2 <HAL_RCC_OscConfig+0x38a>
 80050ba:	2302      	movs	r3, #2
 80050bc:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c0:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80050c4:	fa93 f3a3 	rbit	r3, r3
 80050c8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80050cc:	2302      	movs	r3, #2
 80050ce:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80050d2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80050d6:	fa93 f3a3 	rbit	r3, r3
 80050da:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80050de:	4bb2      	ldr	r3, [pc, #712]	; (80053a8 <HAL_RCC_OscConfig+0x650>)
 80050e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e2:	2202      	movs	r2, #2
 80050e4:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80050e8:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80050ec:	fa92 f2a2 	rbit	r2, r2
 80050f0:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80050f4:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80050f8:	fab2 f282 	clz	r2, r2
 80050fc:	b2d2      	uxtb	r2, r2
 80050fe:	f042 0220 	orr.w	r2, r2, #32
 8005102:	b2d2      	uxtb	r2, r2
 8005104:	f002 021f 	and.w	r2, r2, #31
 8005108:	2101      	movs	r1, #1
 800510a:	fa01 f202 	lsl.w	r2, r1, r2
 800510e:	4013      	ands	r3, r2
 8005110:	2b00      	cmp	r3, #0
 8005112:	d007      	beq.n	8005124 <HAL_RCC_OscConfig+0x3cc>
 8005114:	1d3b      	adds	r3, r7, #4
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	691b      	ldr	r3, [r3, #16]
 800511a:	2b01      	cmp	r3, #1
 800511c:	d002      	beq.n	8005124 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	f000 bd1b 	b.w	8005b5a <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005124:	4ba0      	ldr	r3, [pc, #640]	; (80053a8 <HAL_RCC_OscConfig+0x650>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800512c:	1d3b      	adds	r3, r7, #4
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	21f8      	movs	r1, #248	; 0xf8
 8005134:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005138:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800513c:	fa91 f1a1 	rbit	r1, r1
 8005140:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8005144:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8005148:	fab1 f181 	clz	r1, r1
 800514c:	b2c9      	uxtb	r1, r1
 800514e:	408b      	lsls	r3, r1
 8005150:	4995      	ldr	r1, [pc, #596]	; (80053a8 <HAL_RCC_OscConfig+0x650>)
 8005152:	4313      	orrs	r3, r2
 8005154:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005156:	e0f5      	b.n	8005344 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005158:	1d3b      	adds	r3, r7, #4
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	2b00      	cmp	r3, #0
 8005160:	f000 8085 	beq.w	800526e <HAL_RCC_OscConfig+0x516>
 8005164:	2301      	movs	r3, #1
 8005166:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800516a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800516e:	fa93 f3a3 	rbit	r3, r3
 8005172:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8005176:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800517a:	fab3 f383 	clz	r3, r3
 800517e:	b2db      	uxtb	r3, r3
 8005180:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005184:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005188:	009b      	lsls	r3, r3, #2
 800518a:	461a      	mov	r2, r3
 800518c:	2301      	movs	r3, #1
 800518e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005190:	f7fd fc30 	bl	80029f4 <HAL_GetTick>
 8005194:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005198:	e00a      	b.n	80051b0 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800519a:	f7fd fc2b 	bl	80029f4 <HAL_GetTick>
 800519e:	4602      	mov	r2, r0
 80051a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d902      	bls.n	80051b0 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	f000 bcd5 	b.w	8005b5a <HAL_RCC_OscConfig+0xe02>
 80051b0:	2302      	movs	r3, #2
 80051b2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051b6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80051ba:	fa93 f3a3 	rbit	r3, r3
 80051be:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80051c2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051c6:	fab3 f383 	clz	r3, r3
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	095b      	lsrs	r3, r3, #5
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	f043 0301 	orr.w	r3, r3, #1
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d102      	bne.n	80051e0 <HAL_RCC_OscConfig+0x488>
 80051da:	4b73      	ldr	r3, [pc, #460]	; (80053a8 <HAL_RCC_OscConfig+0x650>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	e013      	b.n	8005208 <HAL_RCC_OscConfig+0x4b0>
 80051e0:	2302      	movs	r3, #2
 80051e2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80051ea:	fa93 f3a3 	rbit	r3, r3
 80051ee:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80051f2:	2302      	movs	r3, #2
 80051f4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80051f8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80051fc:	fa93 f3a3 	rbit	r3, r3
 8005200:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8005204:	4b68      	ldr	r3, [pc, #416]	; (80053a8 <HAL_RCC_OscConfig+0x650>)
 8005206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005208:	2202      	movs	r2, #2
 800520a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800520e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8005212:	fa92 f2a2 	rbit	r2, r2
 8005216:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800521a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800521e:	fab2 f282 	clz	r2, r2
 8005222:	b2d2      	uxtb	r2, r2
 8005224:	f042 0220 	orr.w	r2, r2, #32
 8005228:	b2d2      	uxtb	r2, r2
 800522a:	f002 021f 	and.w	r2, r2, #31
 800522e:	2101      	movs	r1, #1
 8005230:	fa01 f202 	lsl.w	r2, r1, r2
 8005234:	4013      	ands	r3, r2
 8005236:	2b00      	cmp	r3, #0
 8005238:	d0af      	beq.n	800519a <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800523a:	4b5b      	ldr	r3, [pc, #364]	; (80053a8 <HAL_RCC_OscConfig+0x650>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005242:	1d3b      	adds	r3, r7, #4
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	695b      	ldr	r3, [r3, #20]
 8005248:	21f8      	movs	r1, #248	; 0xf8
 800524a:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800524e:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8005252:	fa91 f1a1 	rbit	r1, r1
 8005256:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800525a:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800525e:	fab1 f181 	clz	r1, r1
 8005262:	b2c9      	uxtb	r1, r1
 8005264:	408b      	lsls	r3, r1
 8005266:	4950      	ldr	r1, [pc, #320]	; (80053a8 <HAL_RCC_OscConfig+0x650>)
 8005268:	4313      	orrs	r3, r2
 800526a:	600b      	str	r3, [r1, #0]
 800526c:	e06a      	b.n	8005344 <HAL_RCC_OscConfig+0x5ec>
 800526e:	2301      	movs	r3, #1
 8005270:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005274:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8005278:	fa93 f3a3 	rbit	r3, r3
 800527c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8005280:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005284:	fab3 f383 	clz	r3, r3
 8005288:	b2db      	uxtb	r3, r3
 800528a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800528e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	461a      	mov	r2, r3
 8005296:	2300      	movs	r3, #0
 8005298:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800529a:	f7fd fbab 	bl	80029f4 <HAL_GetTick>
 800529e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052a2:	e00a      	b.n	80052ba <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052a4:	f7fd fba6 	bl	80029f4 <HAL_GetTick>
 80052a8:	4602      	mov	r2, r0
 80052aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d902      	bls.n	80052ba <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	f000 bc50 	b.w	8005b5a <HAL_RCC_OscConfig+0xe02>
 80052ba:	2302      	movs	r3, #2
 80052bc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052c0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80052c4:	fa93 f3a3 	rbit	r3, r3
 80052c8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80052cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052d0:	fab3 f383 	clz	r3, r3
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	095b      	lsrs	r3, r3, #5
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	f043 0301 	orr.w	r3, r3, #1
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d102      	bne.n	80052ea <HAL_RCC_OscConfig+0x592>
 80052e4:	4b30      	ldr	r3, [pc, #192]	; (80053a8 <HAL_RCC_OscConfig+0x650>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	e013      	b.n	8005312 <HAL_RCC_OscConfig+0x5ba>
 80052ea:	2302      	movs	r3, #2
 80052ec:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052f0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80052f4:	fa93 f3a3 	rbit	r3, r3
 80052f8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80052fc:	2302      	movs	r3, #2
 80052fe:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005302:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005306:	fa93 f3a3 	rbit	r3, r3
 800530a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800530e:	4b26      	ldr	r3, [pc, #152]	; (80053a8 <HAL_RCC_OscConfig+0x650>)
 8005310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005312:	2202      	movs	r2, #2
 8005314:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8005318:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800531c:	fa92 f2a2 	rbit	r2, r2
 8005320:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8005324:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8005328:	fab2 f282 	clz	r2, r2
 800532c:	b2d2      	uxtb	r2, r2
 800532e:	f042 0220 	orr.w	r2, r2, #32
 8005332:	b2d2      	uxtb	r2, r2
 8005334:	f002 021f 	and.w	r2, r2, #31
 8005338:	2101      	movs	r1, #1
 800533a:	fa01 f202 	lsl.w	r2, r1, r2
 800533e:	4013      	ands	r3, r2
 8005340:	2b00      	cmp	r3, #0
 8005342:	d1af      	bne.n	80052a4 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005344:	1d3b      	adds	r3, r7, #4
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 0308 	and.w	r3, r3, #8
 800534e:	2b00      	cmp	r3, #0
 8005350:	f000 80da 	beq.w	8005508 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005354:	1d3b      	adds	r3, r7, #4
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d069      	beq.n	8005432 <HAL_RCC_OscConfig+0x6da>
 800535e:	2301      	movs	r3, #1
 8005360:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005364:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005368:	fa93 f3a3 	rbit	r3, r3
 800536c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8005370:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005374:	fab3 f383 	clz	r3, r3
 8005378:	b2db      	uxtb	r3, r3
 800537a:	461a      	mov	r2, r3
 800537c:	4b0b      	ldr	r3, [pc, #44]	; (80053ac <HAL_RCC_OscConfig+0x654>)
 800537e:	4413      	add	r3, r2
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	461a      	mov	r2, r3
 8005384:	2301      	movs	r3, #1
 8005386:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005388:	f7fd fb34 	bl	80029f4 <HAL_GetTick>
 800538c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005390:	e00e      	b.n	80053b0 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005392:	f7fd fb2f 	bl	80029f4 <HAL_GetTick>
 8005396:	4602      	mov	r2, r0
 8005398:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d906      	bls.n	80053b0 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80053a2:	2303      	movs	r3, #3
 80053a4:	e3d9      	b.n	8005b5a <HAL_RCC_OscConfig+0xe02>
 80053a6:	bf00      	nop
 80053a8:	40021000 	.word	0x40021000
 80053ac:	10908120 	.word	0x10908120
 80053b0:	2302      	movs	r3, #2
 80053b2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053b6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80053ba:	fa93 f3a3 	rbit	r3, r3
 80053be:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80053c2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80053c6:	2202      	movs	r2, #2
 80053c8:	601a      	str	r2, [r3, #0]
 80053ca:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	fa93 f2a3 	rbit	r2, r3
 80053d4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80053d8:	601a      	str	r2, [r3, #0]
 80053da:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80053de:	2202      	movs	r2, #2
 80053e0:	601a      	str	r2, [r3, #0]
 80053e2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	fa93 f2a3 	rbit	r2, r3
 80053ec:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80053f0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053f2:	4ba5      	ldr	r3, [pc, #660]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 80053f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053f6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80053fa:	2102      	movs	r1, #2
 80053fc:	6019      	str	r1, [r3, #0]
 80053fe:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	fa93 f1a3 	rbit	r1, r3
 8005408:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800540c:	6019      	str	r1, [r3, #0]
  return result;
 800540e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	fab3 f383 	clz	r3, r3
 8005418:	b2db      	uxtb	r3, r3
 800541a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800541e:	b2db      	uxtb	r3, r3
 8005420:	f003 031f 	and.w	r3, r3, #31
 8005424:	2101      	movs	r1, #1
 8005426:	fa01 f303 	lsl.w	r3, r1, r3
 800542a:	4013      	ands	r3, r2
 800542c:	2b00      	cmp	r3, #0
 800542e:	d0b0      	beq.n	8005392 <HAL_RCC_OscConfig+0x63a>
 8005430:	e06a      	b.n	8005508 <HAL_RCC_OscConfig+0x7b0>
 8005432:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005436:	2201      	movs	r2, #1
 8005438:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800543a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	fa93 f2a3 	rbit	r2, r3
 8005444:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005448:	601a      	str	r2, [r3, #0]
  return result;
 800544a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800544e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005450:	fab3 f383 	clz	r3, r3
 8005454:	b2db      	uxtb	r3, r3
 8005456:	461a      	mov	r2, r3
 8005458:	4b8c      	ldr	r3, [pc, #560]	; (800568c <HAL_RCC_OscConfig+0x934>)
 800545a:	4413      	add	r3, r2
 800545c:	009b      	lsls	r3, r3, #2
 800545e:	461a      	mov	r2, r3
 8005460:	2300      	movs	r3, #0
 8005462:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005464:	f7fd fac6 	bl	80029f4 <HAL_GetTick>
 8005468:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800546c:	e009      	b.n	8005482 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800546e:	f7fd fac1 	bl	80029f4 <HAL_GetTick>
 8005472:	4602      	mov	r2, r0
 8005474:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	2b02      	cmp	r3, #2
 800547c:	d901      	bls.n	8005482 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e36b      	b.n	8005b5a <HAL_RCC_OscConfig+0xe02>
 8005482:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005486:	2202      	movs	r2, #2
 8005488:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800548a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	fa93 f2a3 	rbit	r2, r3
 8005494:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005498:	601a      	str	r2, [r3, #0]
 800549a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800549e:	2202      	movs	r2, #2
 80054a0:	601a      	str	r2, [r3, #0]
 80054a2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	fa93 f2a3 	rbit	r2, r3
 80054ac:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80054b0:	601a      	str	r2, [r3, #0]
 80054b2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80054b6:	2202      	movs	r2, #2
 80054b8:	601a      	str	r2, [r3, #0]
 80054ba:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	fa93 f2a3 	rbit	r2, r3
 80054c4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80054c8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054ca:	4b6f      	ldr	r3, [pc, #444]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 80054cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054ce:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80054d2:	2102      	movs	r1, #2
 80054d4:	6019      	str	r1, [r3, #0]
 80054d6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	fa93 f1a3 	rbit	r1, r3
 80054e0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80054e4:	6019      	str	r1, [r3, #0]
  return result;
 80054e6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	fab3 f383 	clz	r3, r3
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	f003 031f 	and.w	r3, r3, #31
 80054fc:	2101      	movs	r1, #1
 80054fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005502:	4013      	ands	r3, r2
 8005504:	2b00      	cmp	r3, #0
 8005506:	d1b2      	bne.n	800546e <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005508:	1d3b      	adds	r3, r7, #4
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0304 	and.w	r3, r3, #4
 8005512:	2b00      	cmp	r3, #0
 8005514:	f000 8158 	beq.w	80057c8 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005518:	2300      	movs	r3, #0
 800551a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800551e:	4b5a      	ldr	r3, [pc, #360]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 8005520:	69db      	ldr	r3, [r3, #28]
 8005522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005526:	2b00      	cmp	r3, #0
 8005528:	d112      	bne.n	8005550 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800552a:	4b57      	ldr	r3, [pc, #348]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 800552c:	69db      	ldr	r3, [r3, #28]
 800552e:	4a56      	ldr	r2, [pc, #344]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 8005530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005534:	61d3      	str	r3, [r2, #28]
 8005536:	4b54      	ldr	r3, [pc, #336]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 8005538:	69db      	ldr	r3, [r3, #28]
 800553a:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800553e:	f107 0308 	add.w	r3, r7, #8
 8005542:	601a      	str	r2, [r3, #0]
 8005544:	f107 0308 	add.w	r3, r7, #8
 8005548:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800554a:	2301      	movs	r3, #1
 800554c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005550:	4b4f      	ldr	r3, [pc, #316]	; (8005690 <HAL_RCC_OscConfig+0x938>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005558:	2b00      	cmp	r3, #0
 800555a:	d11a      	bne.n	8005592 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800555c:	4b4c      	ldr	r3, [pc, #304]	; (8005690 <HAL_RCC_OscConfig+0x938>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a4b      	ldr	r2, [pc, #300]	; (8005690 <HAL_RCC_OscConfig+0x938>)
 8005562:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005566:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005568:	f7fd fa44 	bl	80029f4 <HAL_GetTick>
 800556c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005570:	e009      	b.n	8005586 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005572:	f7fd fa3f 	bl	80029f4 <HAL_GetTick>
 8005576:	4602      	mov	r2, r0
 8005578:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	2b64      	cmp	r3, #100	; 0x64
 8005580:	d901      	bls.n	8005586 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8005582:	2303      	movs	r3, #3
 8005584:	e2e9      	b.n	8005b5a <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005586:	4b42      	ldr	r3, [pc, #264]	; (8005690 <HAL_RCC_OscConfig+0x938>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800558e:	2b00      	cmp	r3, #0
 8005590:	d0ef      	beq.n	8005572 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005592:	1d3b      	adds	r3, r7, #4
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	68db      	ldr	r3, [r3, #12]
 8005598:	2b01      	cmp	r3, #1
 800559a:	d106      	bne.n	80055aa <HAL_RCC_OscConfig+0x852>
 800559c:	4b3a      	ldr	r3, [pc, #232]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 800559e:	6a1b      	ldr	r3, [r3, #32]
 80055a0:	4a39      	ldr	r2, [pc, #228]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 80055a2:	f043 0301 	orr.w	r3, r3, #1
 80055a6:	6213      	str	r3, [r2, #32]
 80055a8:	e02f      	b.n	800560a <HAL_RCC_OscConfig+0x8b2>
 80055aa:	1d3b      	adds	r3, r7, #4
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d10c      	bne.n	80055ce <HAL_RCC_OscConfig+0x876>
 80055b4:	4b34      	ldr	r3, [pc, #208]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 80055b6:	6a1b      	ldr	r3, [r3, #32]
 80055b8:	4a33      	ldr	r2, [pc, #204]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 80055ba:	f023 0301 	bic.w	r3, r3, #1
 80055be:	6213      	str	r3, [r2, #32]
 80055c0:	4b31      	ldr	r3, [pc, #196]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 80055c2:	6a1b      	ldr	r3, [r3, #32]
 80055c4:	4a30      	ldr	r2, [pc, #192]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 80055c6:	f023 0304 	bic.w	r3, r3, #4
 80055ca:	6213      	str	r3, [r2, #32]
 80055cc:	e01d      	b.n	800560a <HAL_RCC_OscConfig+0x8b2>
 80055ce:	1d3b      	adds	r3, r7, #4
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	2b05      	cmp	r3, #5
 80055d6:	d10c      	bne.n	80055f2 <HAL_RCC_OscConfig+0x89a>
 80055d8:	4b2b      	ldr	r3, [pc, #172]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 80055da:	6a1b      	ldr	r3, [r3, #32]
 80055dc:	4a2a      	ldr	r2, [pc, #168]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 80055de:	f043 0304 	orr.w	r3, r3, #4
 80055e2:	6213      	str	r3, [r2, #32]
 80055e4:	4b28      	ldr	r3, [pc, #160]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 80055e6:	6a1b      	ldr	r3, [r3, #32]
 80055e8:	4a27      	ldr	r2, [pc, #156]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 80055ea:	f043 0301 	orr.w	r3, r3, #1
 80055ee:	6213      	str	r3, [r2, #32]
 80055f0:	e00b      	b.n	800560a <HAL_RCC_OscConfig+0x8b2>
 80055f2:	4b25      	ldr	r3, [pc, #148]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 80055f4:	6a1b      	ldr	r3, [r3, #32]
 80055f6:	4a24      	ldr	r2, [pc, #144]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 80055f8:	f023 0301 	bic.w	r3, r3, #1
 80055fc:	6213      	str	r3, [r2, #32]
 80055fe:	4b22      	ldr	r3, [pc, #136]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 8005600:	6a1b      	ldr	r3, [r3, #32]
 8005602:	4a21      	ldr	r2, [pc, #132]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 8005604:	f023 0304 	bic.w	r3, r3, #4
 8005608:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800560a:	1d3b      	adds	r3, r7, #4
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d06b      	beq.n	80056ec <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005614:	f7fd f9ee 	bl	80029f4 <HAL_GetTick>
 8005618:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800561c:	e00b      	b.n	8005636 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800561e:	f7fd f9e9 	bl	80029f4 <HAL_GetTick>
 8005622:	4602      	mov	r2, r0
 8005624:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005628:	1ad3      	subs	r3, r2, r3
 800562a:	f241 3288 	movw	r2, #5000	; 0x1388
 800562e:	4293      	cmp	r3, r2
 8005630:	d901      	bls.n	8005636 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8005632:	2303      	movs	r3, #3
 8005634:	e291      	b.n	8005b5a <HAL_RCC_OscConfig+0xe02>
 8005636:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800563a:	2202      	movs	r2, #2
 800563c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800563e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	fa93 f2a3 	rbit	r2, r3
 8005648:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800564c:	601a      	str	r2, [r3, #0]
 800564e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005652:	2202      	movs	r2, #2
 8005654:	601a      	str	r2, [r3, #0]
 8005656:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	fa93 f2a3 	rbit	r2, r3
 8005660:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005664:	601a      	str	r2, [r3, #0]
  return result;
 8005666:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800566a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800566c:	fab3 f383 	clz	r3, r3
 8005670:	b2db      	uxtb	r3, r3
 8005672:	095b      	lsrs	r3, r3, #5
 8005674:	b2db      	uxtb	r3, r3
 8005676:	f043 0302 	orr.w	r3, r3, #2
 800567a:	b2db      	uxtb	r3, r3
 800567c:	2b02      	cmp	r3, #2
 800567e:	d109      	bne.n	8005694 <HAL_RCC_OscConfig+0x93c>
 8005680:	4b01      	ldr	r3, [pc, #4]	; (8005688 <HAL_RCC_OscConfig+0x930>)
 8005682:	6a1b      	ldr	r3, [r3, #32]
 8005684:	e014      	b.n	80056b0 <HAL_RCC_OscConfig+0x958>
 8005686:	bf00      	nop
 8005688:	40021000 	.word	0x40021000
 800568c:	10908120 	.word	0x10908120
 8005690:	40007000 	.word	0x40007000
 8005694:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005698:	2202      	movs	r2, #2
 800569a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800569c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	fa93 f2a3 	rbit	r2, r3
 80056a6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80056aa:	601a      	str	r2, [r3, #0]
 80056ac:	4bbb      	ldr	r3, [pc, #748]	; (800599c <HAL_RCC_OscConfig+0xc44>)
 80056ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80056b4:	2102      	movs	r1, #2
 80056b6:	6011      	str	r1, [r2, #0]
 80056b8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80056bc:	6812      	ldr	r2, [r2, #0]
 80056be:	fa92 f1a2 	rbit	r1, r2
 80056c2:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80056c6:	6011      	str	r1, [r2, #0]
  return result;
 80056c8:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80056cc:	6812      	ldr	r2, [r2, #0]
 80056ce:	fab2 f282 	clz	r2, r2
 80056d2:	b2d2      	uxtb	r2, r2
 80056d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056d8:	b2d2      	uxtb	r2, r2
 80056da:	f002 021f 	and.w	r2, r2, #31
 80056de:	2101      	movs	r1, #1
 80056e0:	fa01 f202 	lsl.w	r2, r1, r2
 80056e4:	4013      	ands	r3, r2
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d099      	beq.n	800561e <HAL_RCC_OscConfig+0x8c6>
 80056ea:	e063      	b.n	80057b4 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056ec:	f7fd f982 	bl	80029f4 <HAL_GetTick>
 80056f0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056f4:	e00b      	b.n	800570e <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056f6:	f7fd f97d 	bl	80029f4 <HAL_GetTick>
 80056fa:	4602      	mov	r2, r0
 80056fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	f241 3288 	movw	r2, #5000	; 0x1388
 8005706:	4293      	cmp	r3, r2
 8005708:	d901      	bls.n	800570e <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e225      	b.n	8005b5a <HAL_RCC_OscConfig+0xe02>
 800570e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005712:	2202      	movs	r2, #2
 8005714:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005716:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	fa93 f2a3 	rbit	r2, r3
 8005720:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005724:	601a      	str	r2, [r3, #0]
 8005726:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800572a:	2202      	movs	r2, #2
 800572c:	601a      	str	r2, [r3, #0]
 800572e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	fa93 f2a3 	rbit	r2, r3
 8005738:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800573c:	601a      	str	r2, [r3, #0]
  return result;
 800573e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005742:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005744:	fab3 f383 	clz	r3, r3
 8005748:	b2db      	uxtb	r3, r3
 800574a:	095b      	lsrs	r3, r3, #5
 800574c:	b2db      	uxtb	r3, r3
 800574e:	f043 0302 	orr.w	r3, r3, #2
 8005752:	b2db      	uxtb	r3, r3
 8005754:	2b02      	cmp	r3, #2
 8005756:	d102      	bne.n	800575e <HAL_RCC_OscConfig+0xa06>
 8005758:	4b90      	ldr	r3, [pc, #576]	; (800599c <HAL_RCC_OscConfig+0xc44>)
 800575a:	6a1b      	ldr	r3, [r3, #32]
 800575c:	e00d      	b.n	800577a <HAL_RCC_OscConfig+0xa22>
 800575e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005762:	2202      	movs	r2, #2
 8005764:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005766:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	fa93 f2a3 	rbit	r2, r3
 8005770:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8005774:	601a      	str	r2, [r3, #0]
 8005776:	4b89      	ldr	r3, [pc, #548]	; (800599c <HAL_RCC_OscConfig+0xc44>)
 8005778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800577e:	2102      	movs	r1, #2
 8005780:	6011      	str	r1, [r2, #0]
 8005782:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005786:	6812      	ldr	r2, [r2, #0]
 8005788:	fa92 f1a2 	rbit	r1, r2
 800578c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005790:	6011      	str	r1, [r2, #0]
  return result;
 8005792:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005796:	6812      	ldr	r2, [r2, #0]
 8005798:	fab2 f282 	clz	r2, r2
 800579c:	b2d2      	uxtb	r2, r2
 800579e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057a2:	b2d2      	uxtb	r2, r2
 80057a4:	f002 021f 	and.w	r2, r2, #31
 80057a8:	2101      	movs	r1, #1
 80057aa:	fa01 f202 	lsl.w	r2, r1, r2
 80057ae:	4013      	ands	r3, r2
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d1a0      	bne.n	80056f6 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80057b4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d105      	bne.n	80057c8 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057bc:	4b77      	ldr	r3, [pc, #476]	; (800599c <HAL_RCC_OscConfig+0xc44>)
 80057be:	69db      	ldr	r3, [r3, #28]
 80057c0:	4a76      	ldr	r2, [pc, #472]	; (800599c <HAL_RCC_OscConfig+0xc44>)
 80057c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057c6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057c8:	1d3b      	adds	r3, r7, #4
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	69db      	ldr	r3, [r3, #28]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	f000 81c2 	beq.w	8005b58 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057d4:	4b71      	ldr	r3, [pc, #452]	; (800599c <HAL_RCC_OscConfig+0xc44>)
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	f003 030c 	and.w	r3, r3, #12
 80057dc:	2b08      	cmp	r3, #8
 80057de:	f000 819c 	beq.w	8005b1a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057e2:	1d3b      	adds	r3, r7, #4
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	69db      	ldr	r3, [r3, #28]
 80057e8:	2b02      	cmp	r3, #2
 80057ea:	f040 8114 	bne.w	8005a16 <HAL_RCC_OscConfig+0xcbe>
 80057ee:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80057f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80057f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057f8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	fa93 f2a3 	rbit	r2, r3
 8005802:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005806:	601a      	str	r2, [r3, #0]
  return result;
 8005808:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800580c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800580e:	fab3 f383 	clz	r3, r3
 8005812:	b2db      	uxtb	r3, r3
 8005814:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005818:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800581c:	009b      	lsls	r3, r3, #2
 800581e:	461a      	mov	r2, r3
 8005820:	2300      	movs	r3, #0
 8005822:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005824:	f7fd f8e6 	bl	80029f4 <HAL_GetTick>
 8005828:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800582c:	e009      	b.n	8005842 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800582e:	f7fd f8e1 	bl	80029f4 <HAL_GetTick>
 8005832:	4602      	mov	r2, r0
 8005834:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005838:	1ad3      	subs	r3, r2, r3
 800583a:	2b02      	cmp	r3, #2
 800583c:	d901      	bls.n	8005842 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	e18b      	b.n	8005b5a <HAL_RCC_OscConfig+0xe02>
 8005842:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005846:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800584a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800584c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	fa93 f2a3 	rbit	r2, r3
 8005856:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800585a:	601a      	str	r2, [r3, #0]
  return result;
 800585c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005860:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005862:	fab3 f383 	clz	r3, r3
 8005866:	b2db      	uxtb	r3, r3
 8005868:	095b      	lsrs	r3, r3, #5
 800586a:	b2db      	uxtb	r3, r3
 800586c:	f043 0301 	orr.w	r3, r3, #1
 8005870:	b2db      	uxtb	r3, r3
 8005872:	2b01      	cmp	r3, #1
 8005874:	d102      	bne.n	800587c <HAL_RCC_OscConfig+0xb24>
 8005876:	4b49      	ldr	r3, [pc, #292]	; (800599c <HAL_RCC_OscConfig+0xc44>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	e01b      	b.n	80058b4 <HAL_RCC_OscConfig+0xb5c>
 800587c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005880:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005884:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005886:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	fa93 f2a3 	rbit	r2, r3
 8005890:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005894:	601a      	str	r2, [r3, #0]
 8005896:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800589a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800589e:	601a      	str	r2, [r3, #0]
 80058a0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	fa93 f2a3 	rbit	r2, r3
 80058aa:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80058ae:	601a      	str	r2, [r3, #0]
 80058b0:	4b3a      	ldr	r3, [pc, #232]	; (800599c <HAL_RCC_OscConfig+0xc44>)
 80058b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80058b8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80058bc:	6011      	str	r1, [r2, #0]
 80058be:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80058c2:	6812      	ldr	r2, [r2, #0]
 80058c4:	fa92 f1a2 	rbit	r1, r2
 80058c8:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80058cc:	6011      	str	r1, [r2, #0]
  return result;
 80058ce:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80058d2:	6812      	ldr	r2, [r2, #0]
 80058d4:	fab2 f282 	clz	r2, r2
 80058d8:	b2d2      	uxtb	r2, r2
 80058da:	f042 0220 	orr.w	r2, r2, #32
 80058de:	b2d2      	uxtb	r2, r2
 80058e0:	f002 021f 	and.w	r2, r2, #31
 80058e4:	2101      	movs	r1, #1
 80058e6:	fa01 f202 	lsl.w	r2, r1, r2
 80058ea:	4013      	ands	r3, r2
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d19e      	bne.n	800582e <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80058f0:	4b2a      	ldr	r3, [pc, #168]	; (800599c <HAL_RCC_OscConfig+0xc44>)
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80058f8:	1d3b      	adds	r3, r7, #4
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80058fe:	1d3b      	adds	r3, r7, #4
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	6a1b      	ldr	r3, [r3, #32]
 8005904:	430b      	orrs	r3, r1
 8005906:	4925      	ldr	r1, [pc, #148]	; (800599c <HAL_RCC_OscConfig+0xc44>)
 8005908:	4313      	orrs	r3, r2
 800590a:	604b      	str	r3, [r1, #4]
 800590c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005910:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005914:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005916:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	fa93 f2a3 	rbit	r2, r3
 8005920:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005924:	601a      	str	r2, [r3, #0]
  return result;
 8005926:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800592a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800592c:	fab3 f383 	clz	r3, r3
 8005930:	b2db      	uxtb	r3, r3
 8005932:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005936:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	461a      	mov	r2, r3
 800593e:	2301      	movs	r3, #1
 8005940:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005942:	f7fd f857 	bl	80029f4 <HAL_GetTick>
 8005946:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800594a:	e009      	b.n	8005960 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800594c:	f7fd f852 	bl	80029f4 <HAL_GetTick>
 8005950:	4602      	mov	r2, r0
 8005952:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005956:	1ad3      	subs	r3, r2, r3
 8005958:	2b02      	cmp	r3, #2
 800595a:	d901      	bls.n	8005960 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 800595c:	2303      	movs	r3, #3
 800595e:	e0fc      	b.n	8005b5a <HAL_RCC_OscConfig+0xe02>
 8005960:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005964:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005968:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800596a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	fa93 f2a3 	rbit	r2, r3
 8005974:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005978:	601a      	str	r2, [r3, #0]
  return result;
 800597a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800597e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005980:	fab3 f383 	clz	r3, r3
 8005984:	b2db      	uxtb	r3, r3
 8005986:	095b      	lsrs	r3, r3, #5
 8005988:	b2db      	uxtb	r3, r3
 800598a:	f043 0301 	orr.w	r3, r3, #1
 800598e:	b2db      	uxtb	r3, r3
 8005990:	2b01      	cmp	r3, #1
 8005992:	d105      	bne.n	80059a0 <HAL_RCC_OscConfig+0xc48>
 8005994:	4b01      	ldr	r3, [pc, #4]	; (800599c <HAL_RCC_OscConfig+0xc44>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	e01e      	b.n	80059d8 <HAL_RCC_OscConfig+0xc80>
 800599a:	bf00      	nop
 800599c:	40021000 	.word	0x40021000
 80059a0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80059a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80059a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059aa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	fa93 f2a3 	rbit	r2, r3
 80059b4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80059b8:	601a      	str	r2, [r3, #0]
 80059ba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80059be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80059c2:	601a      	str	r2, [r3, #0]
 80059c4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	fa93 f2a3 	rbit	r2, r3
 80059ce:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80059d2:	601a      	str	r2, [r3, #0]
 80059d4:	4b63      	ldr	r3, [pc, #396]	; (8005b64 <HAL_RCC_OscConfig+0xe0c>)
 80059d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80059dc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80059e0:	6011      	str	r1, [r2, #0]
 80059e2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80059e6:	6812      	ldr	r2, [r2, #0]
 80059e8:	fa92 f1a2 	rbit	r1, r2
 80059ec:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80059f0:	6011      	str	r1, [r2, #0]
  return result;
 80059f2:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80059f6:	6812      	ldr	r2, [r2, #0]
 80059f8:	fab2 f282 	clz	r2, r2
 80059fc:	b2d2      	uxtb	r2, r2
 80059fe:	f042 0220 	orr.w	r2, r2, #32
 8005a02:	b2d2      	uxtb	r2, r2
 8005a04:	f002 021f 	and.w	r2, r2, #31
 8005a08:	2101      	movs	r1, #1
 8005a0a:	fa01 f202 	lsl.w	r2, r1, r2
 8005a0e:	4013      	ands	r3, r2
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d09b      	beq.n	800594c <HAL_RCC_OscConfig+0xbf4>
 8005a14:	e0a0      	b.n	8005b58 <HAL_RCC_OscConfig+0xe00>
 8005a16:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005a1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005a1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a20:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	fa93 f2a3 	rbit	r2, r3
 8005a2a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005a2e:	601a      	str	r2, [r3, #0]
  return result;
 8005a30:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005a34:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a36:	fab3 f383 	clz	r3, r3
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005a40:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	461a      	mov	r2, r3
 8005a48:	2300      	movs	r3, #0
 8005a4a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a4c:	f7fc ffd2 	bl	80029f4 <HAL_GetTick>
 8005a50:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a54:	e009      	b.n	8005a6a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a56:	f7fc ffcd 	bl	80029f4 <HAL_GetTick>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005a60:	1ad3      	subs	r3, r2, r3
 8005a62:	2b02      	cmp	r3, #2
 8005a64:	d901      	bls.n	8005a6a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8005a66:	2303      	movs	r3, #3
 8005a68:	e077      	b.n	8005b5a <HAL_RCC_OscConfig+0xe02>
 8005a6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005a6e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a74:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	fa93 f2a3 	rbit	r2, r3
 8005a7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a82:	601a      	str	r2, [r3, #0]
  return result;
 8005a84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a88:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a8a:	fab3 f383 	clz	r3, r3
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	095b      	lsrs	r3, r3, #5
 8005a92:	b2db      	uxtb	r3, r3
 8005a94:	f043 0301 	orr.w	r3, r3, #1
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d102      	bne.n	8005aa4 <HAL_RCC_OscConfig+0xd4c>
 8005a9e:	4b31      	ldr	r3, [pc, #196]	; (8005b64 <HAL_RCC_OscConfig+0xe0c>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	e01b      	b.n	8005adc <HAL_RCC_OscConfig+0xd84>
 8005aa4:	f107 0320 	add.w	r3, r7, #32
 8005aa8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005aac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aae:	f107 0320 	add.w	r3, r7, #32
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	fa93 f2a3 	rbit	r2, r3
 8005ab8:	f107 031c 	add.w	r3, r7, #28
 8005abc:	601a      	str	r2, [r3, #0]
 8005abe:	f107 0318 	add.w	r3, r7, #24
 8005ac2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ac6:	601a      	str	r2, [r3, #0]
 8005ac8:	f107 0318 	add.w	r3, r7, #24
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	fa93 f2a3 	rbit	r2, r3
 8005ad2:	f107 0314 	add.w	r3, r7, #20
 8005ad6:	601a      	str	r2, [r3, #0]
 8005ad8:	4b22      	ldr	r3, [pc, #136]	; (8005b64 <HAL_RCC_OscConfig+0xe0c>)
 8005ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005adc:	f107 0210 	add.w	r2, r7, #16
 8005ae0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005ae4:	6011      	str	r1, [r2, #0]
 8005ae6:	f107 0210 	add.w	r2, r7, #16
 8005aea:	6812      	ldr	r2, [r2, #0]
 8005aec:	fa92 f1a2 	rbit	r1, r2
 8005af0:	f107 020c 	add.w	r2, r7, #12
 8005af4:	6011      	str	r1, [r2, #0]
  return result;
 8005af6:	f107 020c 	add.w	r2, r7, #12
 8005afa:	6812      	ldr	r2, [r2, #0]
 8005afc:	fab2 f282 	clz	r2, r2
 8005b00:	b2d2      	uxtb	r2, r2
 8005b02:	f042 0220 	orr.w	r2, r2, #32
 8005b06:	b2d2      	uxtb	r2, r2
 8005b08:	f002 021f 	and.w	r2, r2, #31
 8005b0c:	2101      	movs	r1, #1
 8005b0e:	fa01 f202 	lsl.w	r2, r1, r2
 8005b12:	4013      	ands	r3, r2
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d19e      	bne.n	8005a56 <HAL_RCC_OscConfig+0xcfe>
 8005b18:	e01e      	b.n	8005b58 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b1a:	1d3b      	adds	r3, r7, #4
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	69db      	ldr	r3, [r3, #28]
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d101      	bne.n	8005b28 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	e018      	b.n	8005b5a <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005b28:	4b0e      	ldr	r3, [pc, #56]	; (8005b64 <HAL_RCC_OscConfig+0xe0c>)
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005b30:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005b34:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005b38:	1d3b      	adds	r3, r7, #4
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	6a1b      	ldr	r3, [r3, #32]
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d108      	bne.n	8005b54 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005b42:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005b46:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005b4a:	1d3b      	adds	r3, r7, #4
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d001      	beq.n	8005b58 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e000      	b.n	8005b5a <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8005b58:	2300      	movs	r3, #0
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}
 8005b64:	40021000 	.word	0x40021000

08005b68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b09e      	sub	sp, #120	; 0x78
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005b72:	2300      	movs	r3, #0
 8005b74:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d101      	bne.n	8005b80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e162      	b.n	8005e46 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b80:	4b90      	ldr	r3, [pc, #576]	; (8005dc4 <HAL_RCC_ClockConfig+0x25c>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 0307 	and.w	r3, r3, #7
 8005b88:	683a      	ldr	r2, [r7, #0]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d910      	bls.n	8005bb0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b8e:	4b8d      	ldr	r3, [pc, #564]	; (8005dc4 <HAL_RCC_ClockConfig+0x25c>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f023 0207 	bic.w	r2, r3, #7
 8005b96:	498b      	ldr	r1, [pc, #556]	; (8005dc4 <HAL_RCC_ClockConfig+0x25c>)
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b9e:	4b89      	ldr	r3, [pc, #548]	; (8005dc4 <HAL_RCC_ClockConfig+0x25c>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f003 0307 	and.w	r3, r3, #7
 8005ba6:	683a      	ldr	r2, [r7, #0]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d001      	beq.n	8005bb0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e14a      	b.n	8005e46 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0302 	and.w	r3, r3, #2
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d008      	beq.n	8005bce <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005bbc:	4b82      	ldr	r3, [pc, #520]	; (8005dc8 <HAL_RCC_ClockConfig+0x260>)
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	497f      	ldr	r1, [pc, #508]	; (8005dc8 <HAL_RCC_ClockConfig+0x260>)
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f003 0301 	and.w	r3, r3, #1
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	f000 80dc 	beq.w	8005d94 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d13c      	bne.n	8005c5e <HAL_RCC_ClockConfig+0xf6>
 8005be4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005be8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005bec:	fa93 f3a3 	rbit	r3, r3
 8005bf0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005bf2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bf4:	fab3 f383 	clz	r3, r3
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	095b      	lsrs	r3, r3, #5
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	f043 0301 	orr.w	r3, r3, #1
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d102      	bne.n	8005c0e <HAL_RCC_ClockConfig+0xa6>
 8005c08:	4b6f      	ldr	r3, [pc, #444]	; (8005dc8 <HAL_RCC_ClockConfig+0x260>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	e00f      	b.n	8005c2e <HAL_RCC_ClockConfig+0xc6>
 8005c0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005c12:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c14:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005c16:	fa93 f3a3 	rbit	r3, r3
 8005c1a:	667b      	str	r3, [r7, #100]	; 0x64
 8005c1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005c20:	663b      	str	r3, [r7, #96]	; 0x60
 8005c22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005c24:	fa93 f3a3 	rbit	r3, r3
 8005c28:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c2a:	4b67      	ldr	r3, [pc, #412]	; (8005dc8 <HAL_RCC_ClockConfig+0x260>)
 8005c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c2e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005c32:	65ba      	str	r2, [r7, #88]	; 0x58
 8005c34:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005c36:	fa92 f2a2 	rbit	r2, r2
 8005c3a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005c3c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005c3e:	fab2 f282 	clz	r2, r2
 8005c42:	b2d2      	uxtb	r2, r2
 8005c44:	f042 0220 	orr.w	r2, r2, #32
 8005c48:	b2d2      	uxtb	r2, r2
 8005c4a:	f002 021f 	and.w	r2, r2, #31
 8005c4e:	2101      	movs	r1, #1
 8005c50:	fa01 f202 	lsl.w	r2, r1, r2
 8005c54:	4013      	ands	r3, r2
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d17b      	bne.n	8005d52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e0f3      	b.n	8005e46 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	2b02      	cmp	r3, #2
 8005c64:	d13c      	bne.n	8005ce0 <HAL_RCC_ClockConfig+0x178>
 8005c66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005c6a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c6e:	fa93 f3a3 	rbit	r3, r3
 8005c72:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005c74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c76:	fab3 f383 	clz	r3, r3
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	095b      	lsrs	r3, r3, #5
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	f043 0301 	orr.w	r3, r3, #1
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d102      	bne.n	8005c90 <HAL_RCC_ClockConfig+0x128>
 8005c8a:	4b4f      	ldr	r3, [pc, #316]	; (8005dc8 <HAL_RCC_ClockConfig+0x260>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	e00f      	b.n	8005cb0 <HAL_RCC_ClockConfig+0x148>
 8005c90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005c94:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c98:	fa93 f3a3 	rbit	r3, r3
 8005c9c:	647b      	str	r3, [r7, #68]	; 0x44
 8005c9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005ca2:	643b      	str	r3, [r7, #64]	; 0x40
 8005ca4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ca6:	fa93 f3a3 	rbit	r3, r3
 8005caa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005cac:	4b46      	ldr	r3, [pc, #280]	; (8005dc8 <HAL_RCC_ClockConfig+0x260>)
 8005cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005cb4:	63ba      	str	r2, [r7, #56]	; 0x38
 8005cb6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005cb8:	fa92 f2a2 	rbit	r2, r2
 8005cbc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005cbe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005cc0:	fab2 f282 	clz	r2, r2
 8005cc4:	b2d2      	uxtb	r2, r2
 8005cc6:	f042 0220 	orr.w	r2, r2, #32
 8005cca:	b2d2      	uxtb	r2, r2
 8005ccc:	f002 021f 	and.w	r2, r2, #31
 8005cd0:	2101      	movs	r1, #1
 8005cd2:	fa01 f202 	lsl.w	r2, r1, r2
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d13a      	bne.n	8005d52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	e0b2      	b.n	8005e46 <HAL_RCC_ClockConfig+0x2de>
 8005ce0:	2302      	movs	r3, #2
 8005ce2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ce6:	fa93 f3a3 	rbit	r3, r3
 8005cea:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cee:	fab3 f383 	clz	r3, r3
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	095b      	lsrs	r3, r3, #5
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	f043 0301 	orr.w	r3, r3, #1
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	2b01      	cmp	r3, #1
 8005d00:	d102      	bne.n	8005d08 <HAL_RCC_ClockConfig+0x1a0>
 8005d02:	4b31      	ldr	r3, [pc, #196]	; (8005dc8 <HAL_RCC_ClockConfig+0x260>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	e00d      	b.n	8005d24 <HAL_RCC_ClockConfig+0x1bc>
 8005d08:	2302      	movs	r3, #2
 8005d0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d0e:	fa93 f3a3 	rbit	r3, r3
 8005d12:	627b      	str	r3, [r7, #36]	; 0x24
 8005d14:	2302      	movs	r3, #2
 8005d16:	623b      	str	r3, [r7, #32]
 8005d18:	6a3b      	ldr	r3, [r7, #32]
 8005d1a:	fa93 f3a3 	rbit	r3, r3
 8005d1e:	61fb      	str	r3, [r7, #28]
 8005d20:	4b29      	ldr	r3, [pc, #164]	; (8005dc8 <HAL_RCC_ClockConfig+0x260>)
 8005d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d24:	2202      	movs	r2, #2
 8005d26:	61ba      	str	r2, [r7, #24]
 8005d28:	69ba      	ldr	r2, [r7, #24]
 8005d2a:	fa92 f2a2 	rbit	r2, r2
 8005d2e:	617a      	str	r2, [r7, #20]
  return result;
 8005d30:	697a      	ldr	r2, [r7, #20]
 8005d32:	fab2 f282 	clz	r2, r2
 8005d36:	b2d2      	uxtb	r2, r2
 8005d38:	f042 0220 	orr.w	r2, r2, #32
 8005d3c:	b2d2      	uxtb	r2, r2
 8005d3e:	f002 021f 	and.w	r2, r2, #31
 8005d42:	2101      	movs	r1, #1
 8005d44:	fa01 f202 	lsl.w	r2, r1, r2
 8005d48:	4013      	ands	r3, r2
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d101      	bne.n	8005d52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e079      	b.n	8005e46 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d52:	4b1d      	ldr	r3, [pc, #116]	; (8005dc8 <HAL_RCC_ClockConfig+0x260>)
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	f023 0203 	bic.w	r2, r3, #3
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	491a      	ldr	r1, [pc, #104]	; (8005dc8 <HAL_RCC_ClockConfig+0x260>)
 8005d60:	4313      	orrs	r3, r2
 8005d62:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d64:	f7fc fe46 	bl	80029f4 <HAL_GetTick>
 8005d68:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d6a:	e00a      	b.n	8005d82 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d6c:	f7fc fe42 	bl	80029f4 <HAL_GetTick>
 8005d70:	4602      	mov	r2, r0
 8005d72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d901      	bls.n	8005d82 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	e061      	b.n	8005e46 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d82:	4b11      	ldr	r3, [pc, #68]	; (8005dc8 <HAL_RCC_ClockConfig+0x260>)
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	f003 020c 	and.w	r2, r3, #12
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d1eb      	bne.n	8005d6c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005d94:	4b0b      	ldr	r3, [pc, #44]	; (8005dc4 <HAL_RCC_ClockConfig+0x25c>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 0307 	and.w	r3, r3, #7
 8005d9c:	683a      	ldr	r2, [r7, #0]
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d214      	bcs.n	8005dcc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005da2:	4b08      	ldr	r3, [pc, #32]	; (8005dc4 <HAL_RCC_ClockConfig+0x25c>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f023 0207 	bic.w	r2, r3, #7
 8005daa:	4906      	ldr	r1, [pc, #24]	; (8005dc4 <HAL_RCC_ClockConfig+0x25c>)
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005db2:	4b04      	ldr	r3, [pc, #16]	; (8005dc4 <HAL_RCC_ClockConfig+0x25c>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f003 0307 	and.w	r3, r3, #7
 8005dba:	683a      	ldr	r2, [r7, #0]
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d005      	beq.n	8005dcc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e040      	b.n	8005e46 <HAL_RCC_ClockConfig+0x2de>
 8005dc4:	40022000 	.word	0x40022000
 8005dc8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0304 	and.w	r3, r3, #4
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d008      	beq.n	8005dea <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005dd8:	4b1d      	ldr	r3, [pc, #116]	; (8005e50 <HAL_RCC_ClockConfig+0x2e8>)
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	491a      	ldr	r1, [pc, #104]	; (8005e50 <HAL_RCC_ClockConfig+0x2e8>)
 8005de6:	4313      	orrs	r3, r2
 8005de8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f003 0308 	and.w	r3, r3, #8
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d009      	beq.n	8005e0a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005df6:	4b16      	ldr	r3, [pc, #88]	; (8005e50 <HAL_RCC_ClockConfig+0x2e8>)
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	691b      	ldr	r3, [r3, #16]
 8005e02:	00db      	lsls	r3, r3, #3
 8005e04:	4912      	ldr	r1, [pc, #72]	; (8005e50 <HAL_RCC_ClockConfig+0x2e8>)
 8005e06:	4313      	orrs	r3, r2
 8005e08:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005e0a:	f000 f829 	bl	8005e60 <HAL_RCC_GetSysClockFreq>
 8005e0e:	4601      	mov	r1, r0
 8005e10:	4b0f      	ldr	r3, [pc, #60]	; (8005e50 <HAL_RCC_ClockConfig+0x2e8>)
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e18:	22f0      	movs	r2, #240	; 0xf0
 8005e1a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e1c:	693a      	ldr	r2, [r7, #16]
 8005e1e:	fa92 f2a2 	rbit	r2, r2
 8005e22:	60fa      	str	r2, [r7, #12]
  return result;
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	fab2 f282 	clz	r2, r2
 8005e2a:	b2d2      	uxtb	r2, r2
 8005e2c:	40d3      	lsrs	r3, r2
 8005e2e:	4a09      	ldr	r2, [pc, #36]	; (8005e54 <HAL_RCC_ClockConfig+0x2ec>)
 8005e30:	5cd3      	ldrb	r3, [r2, r3]
 8005e32:	fa21 f303 	lsr.w	r3, r1, r3
 8005e36:	4a08      	ldr	r2, [pc, #32]	; (8005e58 <HAL_RCC_ClockConfig+0x2f0>)
 8005e38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005e3a:	4b08      	ldr	r3, [pc, #32]	; (8005e5c <HAL_RCC_ClockConfig+0x2f4>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f7fc fd94 	bl	800296c <HAL_InitTick>
  
  return HAL_OK;
 8005e44:	2300      	movs	r3, #0
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3778      	adds	r7, #120	; 0x78
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	40021000 	.word	0x40021000
 8005e54:	0800e288 	.word	0x0800e288
 8005e58:	2000001c 	.word	0x2000001c
 8005e5c:	20000020 	.word	0x20000020

08005e60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b08b      	sub	sp, #44	; 0x2c
 8005e64:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005e66:	2300      	movs	r3, #0
 8005e68:	61fb      	str	r3, [r7, #28]
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	61bb      	str	r3, [r7, #24]
 8005e6e:	2300      	movs	r3, #0
 8005e70:	627b      	str	r3, [r7, #36]	; 0x24
 8005e72:	2300      	movs	r3, #0
 8005e74:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005e76:	2300      	movs	r3, #0
 8005e78:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005e7a:	4b29      	ldr	r3, [pc, #164]	; (8005f20 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005e80:	69fb      	ldr	r3, [r7, #28]
 8005e82:	f003 030c 	and.w	r3, r3, #12
 8005e86:	2b04      	cmp	r3, #4
 8005e88:	d002      	beq.n	8005e90 <HAL_RCC_GetSysClockFreq+0x30>
 8005e8a:	2b08      	cmp	r3, #8
 8005e8c:	d003      	beq.n	8005e96 <HAL_RCC_GetSysClockFreq+0x36>
 8005e8e:	e03c      	b.n	8005f0a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005e90:	4b24      	ldr	r3, [pc, #144]	; (8005f24 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005e92:	623b      	str	r3, [r7, #32]
      break;
 8005e94:	e03c      	b.n	8005f10 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005e96:	69fb      	ldr	r3, [r7, #28]
 8005e98:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005e9c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005ea0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ea2:	68ba      	ldr	r2, [r7, #8]
 8005ea4:	fa92 f2a2 	rbit	r2, r2
 8005ea8:	607a      	str	r2, [r7, #4]
  return result;
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	fab2 f282 	clz	r2, r2
 8005eb0:	b2d2      	uxtb	r2, r2
 8005eb2:	40d3      	lsrs	r3, r2
 8005eb4:	4a1c      	ldr	r2, [pc, #112]	; (8005f28 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005eb6:	5cd3      	ldrb	r3, [r2, r3]
 8005eb8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005eba:	4b19      	ldr	r3, [pc, #100]	; (8005f20 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ebe:	f003 030f 	and.w	r3, r3, #15
 8005ec2:	220f      	movs	r2, #15
 8005ec4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ec6:	693a      	ldr	r2, [r7, #16]
 8005ec8:	fa92 f2a2 	rbit	r2, r2
 8005ecc:	60fa      	str	r2, [r7, #12]
  return result;
 8005ece:	68fa      	ldr	r2, [r7, #12]
 8005ed0:	fab2 f282 	clz	r2, r2
 8005ed4:	b2d2      	uxtb	r2, r2
 8005ed6:	40d3      	lsrs	r3, r2
 8005ed8:	4a14      	ldr	r2, [pc, #80]	; (8005f2c <HAL_RCC_GetSysClockFreq+0xcc>)
 8005eda:	5cd3      	ldrb	r3, [r2, r3]
 8005edc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d008      	beq.n	8005efa <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005ee8:	4a0e      	ldr	r2, [pc, #56]	; (8005f24 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	fb02 f303 	mul.w	r3, r2, r3
 8005ef6:	627b      	str	r3, [r7, #36]	; 0x24
 8005ef8:	e004      	b.n	8005f04 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	4a0c      	ldr	r2, [pc, #48]	; (8005f30 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005efe:	fb02 f303 	mul.w	r3, r2, r3
 8005f02:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f06:	623b      	str	r3, [r7, #32]
      break;
 8005f08:	e002      	b.n	8005f10 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005f0a:	4b06      	ldr	r3, [pc, #24]	; (8005f24 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005f0c:	623b      	str	r3, [r7, #32]
      break;
 8005f0e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f10:	6a3b      	ldr	r3, [r7, #32]
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	372c      	adds	r7, #44	; 0x2c
 8005f16:	46bd      	mov	sp, r7
 8005f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1c:	4770      	bx	lr
 8005f1e:	bf00      	nop
 8005f20:	40021000 	.word	0x40021000
 8005f24:	007a1200 	.word	0x007a1200
 8005f28:	0800e2a0 	.word	0x0800e2a0
 8005f2c:	0800e2b0 	.word	0x0800e2b0
 8005f30:	003d0900 	.word	0x003d0900

08005f34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f34:	b480      	push	{r7}
 8005f36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f38:	4b03      	ldr	r3, [pc, #12]	; (8005f48 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr
 8005f46:	bf00      	nop
 8005f48:	2000001c 	.word	0x2000001c

08005f4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b082      	sub	sp, #8
 8005f50:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005f52:	f7ff ffef 	bl	8005f34 <HAL_RCC_GetHCLKFreq>
 8005f56:	4601      	mov	r1, r0
 8005f58:	4b0b      	ldr	r3, [pc, #44]	; (8005f88 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005f60:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005f64:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	fa92 f2a2 	rbit	r2, r2
 8005f6c:	603a      	str	r2, [r7, #0]
  return result;
 8005f6e:	683a      	ldr	r2, [r7, #0]
 8005f70:	fab2 f282 	clz	r2, r2
 8005f74:	b2d2      	uxtb	r2, r2
 8005f76:	40d3      	lsrs	r3, r2
 8005f78:	4a04      	ldr	r2, [pc, #16]	; (8005f8c <HAL_RCC_GetPCLK1Freq+0x40>)
 8005f7a:	5cd3      	ldrb	r3, [r2, r3]
 8005f7c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005f80:	4618      	mov	r0, r3
 8005f82:	3708      	adds	r7, #8
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bd80      	pop	{r7, pc}
 8005f88:	40021000 	.word	0x40021000
 8005f8c:	0800e298 	.word	0x0800e298

08005f90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b082      	sub	sp, #8
 8005f94:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005f96:	f7ff ffcd 	bl	8005f34 <HAL_RCC_GetHCLKFreq>
 8005f9a:	4601      	mov	r1, r0
 8005f9c:	4b0b      	ldr	r3, [pc, #44]	; (8005fcc <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005fa4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005fa8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	fa92 f2a2 	rbit	r2, r2
 8005fb0:	603a      	str	r2, [r7, #0]
  return result;
 8005fb2:	683a      	ldr	r2, [r7, #0]
 8005fb4:	fab2 f282 	clz	r2, r2
 8005fb8:	b2d2      	uxtb	r2, r2
 8005fba:	40d3      	lsrs	r3, r2
 8005fbc:	4a04      	ldr	r2, [pc, #16]	; (8005fd0 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005fbe:	5cd3      	ldrb	r3, [r2, r3]
 8005fc0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3708      	adds	r7, #8
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}
 8005fcc:	40021000 	.word	0x40021000
 8005fd0:	0800e298 	.word	0x0800e298

08005fd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b092      	sub	sp, #72	; 0x48
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	f000 80cd 	beq.w	8006192 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ff8:	4b86      	ldr	r3, [pc, #536]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005ffa:	69db      	ldr	r3, [r3, #28]
 8005ffc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10e      	bne.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006004:	4b83      	ldr	r3, [pc, #524]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006006:	69db      	ldr	r3, [r3, #28]
 8006008:	4a82      	ldr	r2, [pc, #520]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800600a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800600e:	61d3      	str	r3, [r2, #28]
 8006010:	4b80      	ldr	r3, [pc, #512]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006012:	69db      	ldr	r3, [r3, #28]
 8006014:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006018:	60bb      	str	r3, [r7, #8]
 800601a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800601c:	2301      	movs	r3, #1
 800601e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006022:	4b7d      	ldr	r3, [pc, #500]	; (8006218 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800602a:	2b00      	cmp	r3, #0
 800602c:	d118      	bne.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800602e:	4b7a      	ldr	r3, [pc, #488]	; (8006218 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a79      	ldr	r2, [pc, #484]	; (8006218 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006034:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006038:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800603a:	f7fc fcdb 	bl	80029f4 <HAL_GetTick>
 800603e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006040:	e008      	b.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006042:	f7fc fcd7 	bl	80029f4 <HAL_GetTick>
 8006046:	4602      	mov	r2, r0
 8006048:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800604a:	1ad3      	subs	r3, r2, r3
 800604c:	2b64      	cmp	r3, #100	; 0x64
 800604e:	d901      	bls.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006050:	2303      	movs	r3, #3
 8006052:	e0db      	b.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006054:	4b70      	ldr	r3, [pc, #448]	; (8006218 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800605c:	2b00      	cmp	r3, #0
 800605e:	d0f0      	beq.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006060:	4b6c      	ldr	r3, [pc, #432]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006062:	6a1b      	ldr	r3, [r3, #32]
 8006064:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006068:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800606a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800606c:	2b00      	cmp	r3, #0
 800606e:	d07d      	beq.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x198>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006078:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800607a:	429a      	cmp	r2, r3
 800607c:	d076      	beq.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800607e:	4b65      	ldr	r3, [pc, #404]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006080:	6a1b      	ldr	r3, [r3, #32]
 8006082:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006086:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006088:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800608c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800608e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006090:	fa93 f3a3 	rbit	r3, r3
 8006094:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006098:	fab3 f383 	clz	r3, r3
 800609c:	b2db      	uxtb	r3, r3
 800609e:	461a      	mov	r2, r3
 80060a0:	4b5e      	ldr	r3, [pc, #376]	; (800621c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80060a2:	4413      	add	r3, r2
 80060a4:	009b      	lsls	r3, r3, #2
 80060a6:	461a      	mov	r2, r3
 80060a8:	2301      	movs	r3, #1
 80060aa:	6013      	str	r3, [r2, #0]
 80060ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80060b0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060b4:	fa93 f3a3 	rbit	r3, r3
 80060b8:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80060ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80060bc:	fab3 f383 	clz	r3, r3
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	461a      	mov	r2, r3
 80060c4:	4b55      	ldr	r3, [pc, #340]	; (800621c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80060c6:	4413      	add	r3, r2
 80060c8:	009b      	lsls	r3, r3, #2
 80060ca:	461a      	mov	r2, r3
 80060cc:	2300      	movs	r3, #0
 80060ce:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80060d0:	4a50      	ldr	r2, [pc, #320]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80060d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060d4:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80060d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060d8:	f003 0301 	and.w	r3, r3, #1
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d045      	beq.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060e0:	f7fc fc88 	bl	80029f4 <HAL_GetTick>
 80060e4:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060e6:	e00a      	b.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060e8:	f7fc fc84 	bl	80029f4 <HAL_GetTick>
 80060ec:	4602      	mov	r2, r0
 80060ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060f0:	1ad3      	subs	r3, r2, r3
 80060f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d901      	bls.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80060fa:	2303      	movs	r3, #3
 80060fc:	e086      	b.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x238>
 80060fe:	2302      	movs	r3, #2
 8006100:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006104:	fa93 f3a3 	rbit	r3, r3
 8006108:	627b      	str	r3, [r7, #36]	; 0x24
 800610a:	2302      	movs	r3, #2
 800610c:	623b      	str	r3, [r7, #32]
 800610e:	6a3b      	ldr	r3, [r7, #32]
 8006110:	fa93 f3a3 	rbit	r3, r3
 8006114:	61fb      	str	r3, [r7, #28]
  return result;
 8006116:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006118:	fab3 f383 	clz	r3, r3
 800611c:	b2db      	uxtb	r3, r3
 800611e:	095b      	lsrs	r3, r3, #5
 8006120:	b2db      	uxtb	r3, r3
 8006122:	f043 0302 	orr.w	r3, r3, #2
 8006126:	b2db      	uxtb	r3, r3
 8006128:	2b02      	cmp	r3, #2
 800612a:	d102      	bne.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800612c:	4b39      	ldr	r3, [pc, #228]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800612e:	6a1b      	ldr	r3, [r3, #32]
 8006130:	e007      	b.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8006132:	2302      	movs	r3, #2
 8006134:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	fa93 f3a3 	rbit	r3, r3
 800613c:	617b      	str	r3, [r7, #20]
 800613e:	4b35      	ldr	r3, [pc, #212]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006142:	2202      	movs	r2, #2
 8006144:	613a      	str	r2, [r7, #16]
 8006146:	693a      	ldr	r2, [r7, #16]
 8006148:	fa92 f2a2 	rbit	r2, r2
 800614c:	60fa      	str	r2, [r7, #12]
  return result;
 800614e:	68fa      	ldr	r2, [r7, #12]
 8006150:	fab2 f282 	clz	r2, r2
 8006154:	b2d2      	uxtb	r2, r2
 8006156:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800615a:	b2d2      	uxtb	r2, r2
 800615c:	f002 021f 	and.w	r2, r2, #31
 8006160:	2101      	movs	r1, #1
 8006162:	fa01 f202 	lsl.w	r2, r1, r2
 8006166:	4013      	ands	r3, r2
 8006168:	2b00      	cmp	r3, #0
 800616a:	d0bd      	beq.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800616c:	4b29      	ldr	r3, [pc, #164]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800616e:	6a1b      	ldr	r3, [r3, #32]
 8006170:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	4926      	ldr	r1, [pc, #152]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800617a:	4313      	orrs	r3, r2
 800617c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800617e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006182:	2b01      	cmp	r3, #1
 8006184:	d105      	bne.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006186:	4b23      	ldr	r3, [pc, #140]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006188:	69db      	ldr	r3, [r3, #28]
 800618a:	4a22      	ldr	r2, [pc, #136]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800618c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006190:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f003 0301 	and.w	r3, r3, #1
 800619a:	2b00      	cmp	r3, #0
 800619c:	d008      	beq.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800619e:	4b1d      	ldr	r3, [pc, #116]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80061a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061a2:	f023 0203 	bic.w	r2, r3, #3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	491a      	ldr	r1, [pc, #104]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80061ac:	4313      	orrs	r3, r2
 80061ae:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f003 0320 	and.w	r3, r3, #32
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d008      	beq.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80061bc:	4b15      	ldr	r3, [pc, #84]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80061be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c0:	f023 0210 	bic.w	r2, r3, #16
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	4912      	ldr	r1, [pc, #72]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80061ca:	4313      	orrs	r3, r2
 80061cc:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d008      	beq.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80061da:	4b0e      	ldr	r3, [pc, #56]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80061dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061de:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	691b      	ldr	r3, [r3, #16]
 80061e6:	490b      	ldr	r1, [pc, #44]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80061e8:	4313      	orrs	r3, r2
 80061ea:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d008      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80061f8:	4b06      	ldr	r3, [pc, #24]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80061fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	695b      	ldr	r3, [r3, #20]
 8006204:	4903      	ldr	r1, [pc, #12]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006206:	4313      	orrs	r3, r2
 8006208:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800620a:	2300      	movs	r3, #0
}
 800620c:	4618      	mov	r0, r3
 800620e:	3748      	adds	r7, #72	; 0x48
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}
 8006214:	40021000 	.word	0x40021000
 8006218:	40007000 	.word	0x40007000
 800621c:	10908100 	.word	0x10908100

08006220 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b082      	sub	sp, #8
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d101      	bne.n	8006232 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800622e:	2301      	movs	r3, #1
 8006230:	e049      	b.n	80062c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006238:	b2db      	uxtb	r3, r3
 800623a:	2b00      	cmp	r3, #0
 800623c:	d106      	bne.n	800624c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2200      	movs	r2, #0
 8006242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f7fc f9d4 	bl	80025f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2202      	movs	r2, #2
 8006250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681a      	ldr	r2, [r3, #0]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	3304      	adds	r3, #4
 800625c:	4619      	mov	r1, r3
 800625e:	4610      	mov	r0, r2
 8006260:	f000 fcf2 	bl	8006c48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2201      	movs	r2, #1
 8006280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2201      	movs	r2, #1
 8006290:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2201      	movs	r2, #1
 80062b8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062c4:	2300      	movs	r3, #0
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3708      	adds	r7, #8
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}
	...

080062d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b085      	sub	sp, #20
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d001      	beq.n	80062e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	e040      	b.n	800636a <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2202      	movs	r2, #2
 80062ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68da      	ldr	r2, [r3, #12]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f042 0201 	orr.w	r2, r2, #1
 80062fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a1c      	ldr	r2, [pc, #112]	; (8006378 <HAL_TIM_Base_Start_IT+0xa8>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d00e      	beq.n	8006328 <HAL_TIM_Base_Start_IT+0x58>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006312:	d009      	beq.n	8006328 <HAL_TIM_Base_Start_IT+0x58>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a18      	ldr	r2, [pc, #96]	; (800637c <HAL_TIM_Base_Start_IT+0xac>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d004      	beq.n	8006328 <HAL_TIM_Base_Start_IT+0x58>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a17      	ldr	r2, [pc, #92]	; (8006380 <HAL_TIM_Base_Start_IT+0xb0>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d115      	bne.n	8006354 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	689a      	ldr	r2, [r3, #8]
 800632e:	4b15      	ldr	r3, [pc, #84]	; (8006384 <HAL_TIM_Base_Start_IT+0xb4>)
 8006330:	4013      	ands	r3, r2
 8006332:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2b06      	cmp	r3, #6
 8006338:	d015      	beq.n	8006366 <HAL_TIM_Base_Start_IT+0x96>
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006340:	d011      	beq.n	8006366 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f042 0201 	orr.w	r2, r2, #1
 8006350:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006352:	e008      	b.n	8006366 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f042 0201 	orr.w	r2, r2, #1
 8006362:	601a      	str	r2, [r3, #0]
 8006364:	e000      	b.n	8006368 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006366:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006368:	2300      	movs	r3, #0
}
 800636a:	4618      	mov	r0, r3
 800636c:	3714      	adds	r7, #20
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	40012c00 	.word	0x40012c00
 800637c:	40000400 	.word	0x40000400
 8006380:	40014000 	.word	0x40014000
 8006384:	00010007 	.word	0x00010007

08006388 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d101      	bne.n	800639a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e049      	b.n	800642e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d106      	bne.n	80063b4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 f841 	bl	8006436 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2202      	movs	r2, #2
 80063b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	3304      	adds	r3, #4
 80063c4:	4619      	mov	r1, r3
 80063c6:	4610      	mov	r0, r2
 80063c8:	f000 fc3e 	bl	8006c48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2201      	movs	r2, #1
 80063d0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2201      	movs	r2, #1
 80063d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2201      	movs	r2, #1
 8006400:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2201      	movs	r2, #1
 8006408:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2201      	movs	r2, #1
 8006410:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2201      	movs	r2, #1
 8006418:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2201      	movs	r2, #1
 8006428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800642c:	2300      	movs	r3, #0
}
 800642e:	4618      	mov	r0, r3
 8006430:	3708      	adds	r7, #8
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}

08006436 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006436:	b480      	push	{r7}
 8006438:	b083      	sub	sp, #12
 800643a:	af00      	add	r7, sp, #0
 800643c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800643e:	bf00      	nop
 8006440:	370c      	adds	r7, #12
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr
	...

0800644c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d109      	bne.n	8006470 <HAL_TIM_PWM_Start+0x24>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006462:	b2db      	uxtb	r3, r3
 8006464:	2b01      	cmp	r3, #1
 8006466:	bf14      	ite	ne
 8006468:	2301      	movne	r3, #1
 800646a:	2300      	moveq	r3, #0
 800646c:	b2db      	uxtb	r3, r3
 800646e:	e03c      	b.n	80064ea <HAL_TIM_PWM_Start+0x9e>
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	2b04      	cmp	r3, #4
 8006474:	d109      	bne.n	800648a <HAL_TIM_PWM_Start+0x3e>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800647c:	b2db      	uxtb	r3, r3
 800647e:	2b01      	cmp	r3, #1
 8006480:	bf14      	ite	ne
 8006482:	2301      	movne	r3, #1
 8006484:	2300      	moveq	r3, #0
 8006486:	b2db      	uxtb	r3, r3
 8006488:	e02f      	b.n	80064ea <HAL_TIM_PWM_Start+0x9e>
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	2b08      	cmp	r3, #8
 800648e:	d109      	bne.n	80064a4 <HAL_TIM_PWM_Start+0x58>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006496:	b2db      	uxtb	r3, r3
 8006498:	2b01      	cmp	r3, #1
 800649a:	bf14      	ite	ne
 800649c:	2301      	movne	r3, #1
 800649e:	2300      	moveq	r3, #0
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	e022      	b.n	80064ea <HAL_TIM_PWM_Start+0x9e>
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	2b0c      	cmp	r3, #12
 80064a8:	d109      	bne.n	80064be <HAL_TIM_PWM_Start+0x72>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	bf14      	ite	ne
 80064b6:	2301      	movne	r3, #1
 80064b8:	2300      	moveq	r3, #0
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	e015      	b.n	80064ea <HAL_TIM_PWM_Start+0x9e>
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	2b10      	cmp	r3, #16
 80064c2:	d109      	bne.n	80064d8 <HAL_TIM_PWM_Start+0x8c>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80064ca:	b2db      	uxtb	r3, r3
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	bf14      	ite	ne
 80064d0:	2301      	movne	r3, #1
 80064d2:	2300      	moveq	r3, #0
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	e008      	b.n	80064ea <HAL_TIM_PWM_Start+0x9e>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	bf14      	ite	ne
 80064e4:	2301      	movne	r3, #1
 80064e6:	2300      	moveq	r3, #0
 80064e8:	b2db      	uxtb	r3, r3
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d001      	beq.n	80064f2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	e088      	b.n	8006604 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d104      	bne.n	8006502 <HAL_TIM_PWM_Start+0xb6>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2202      	movs	r2, #2
 80064fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006500:	e023      	b.n	800654a <HAL_TIM_PWM_Start+0xfe>
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	2b04      	cmp	r3, #4
 8006506:	d104      	bne.n	8006512 <HAL_TIM_PWM_Start+0xc6>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2202      	movs	r2, #2
 800650c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006510:	e01b      	b.n	800654a <HAL_TIM_PWM_Start+0xfe>
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	2b08      	cmp	r3, #8
 8006516:	d104      	bne.n	8006522 <HAL_TIM_PWM_Start+0xd6>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2202      	movs	r2, #2
 800651c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006520:	e013      	b.n	800654a <HAL_TIM_PWM_Start+0xfe>
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	2b0c      	cmp	r3, #12
 8006526:	d104      	bne.n	8006532 <HAL_TIM_PWM_Start+0xe6>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2202      	movs	r2, #2
 800652c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006530:	e00b      	b.n	800654a <HAL_TIM_PWM_Start+0xfe>
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	2b10      	cmp	r3, #16
 8006536:	d104      	bne.n	8006542 <HAL_TIM_PWM_Start+0xf6>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2202      	movs	r2, #2
 800653c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006540:	e003      	b.n	800654a <HAL_TIM_PWM_Start+0xfe>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2202      	movs	r2, #2
 8006546:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	2201      	movs	r2, #1
 8006550:	6839      	ldr	r1, [r7, #0]
 8006552:	4618      	mov	r0, r3
 8006554:	f000 ff30 	bl	80073b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a2b      	ldr	r2, [pc, #172]	; (800660c <HAL_TIM_PWM_Start+0x1c0>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d00e      	beq.n	8006580 <HAL_TIM_PWM_Start+0x134>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a2a      	ldr	r2, [pc, #168]	; (8006610 <HAL_TIM_PWM_Start+0x1c4>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d009      	beq.n	8006580 <HAL_TIM_PWM_Start+0x134>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a28      	ldr	r2, [pc, #160]	; (8006614 <HAL_TIM_PWM_Start+0x1c8>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d004      	beq.n	8006580 <HAL_TIM_PWM_Start+0x134>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a27      	ldr	r2, [pc, #156]	; (8006618 <HAL_TIM_PWM_Start+0x1cc>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d101      	bne.n	8006584 <HAL_TIM_PWM_Start+0x138>
 8006580:	2301      	movs	r3, #1
 8006582:	e000      	b.n	8006586 <HAL_TIM_PWM_Start+0x13a>
 8006584:	2300      	movs	r3, #0
 8006586:	2b00      	cmp	r3, #0
 8006588:	d007      	beq.n	800659a <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006598:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a1b      	ldr	r2, [pc, #108]	; (800660c <HAL_TIM_PWM_Start+0x1c0>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d00e      	beq.n	80065c2 <HAL_TIM_PWM_Start+0x176>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065ac:	d009      	beq.n	80065c2 <HAL_TIM_PWM_Start+0x176>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a1a      	ldr	r2, [pc, #104]	; (800661c <HAL_TIM_PWM_Start+0x1d0>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d004      	beq.n	80065c2 <HAL_TIM_PWM_Start+0x176>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a14      	ldr	r2, [pc, #80]	; (8006610 <HAL_TIM_PWM_Start+0x1c4>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d115      	bne.n	80065ee <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	689a      	ldr	r2, [r3, #8]
 80065c8:	4b15      	ldr	r3, [pc, #84]	; (8006620 <HAL_TIM_PWM_Start+0x1d4>)
 80065ca:	4013      	ands	r3, r2
 80065cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2b06      	cmp	r3, #6
 80065d2:	d015      	beq.n	8006600 <HAL_TIM_PWM_Start+0x1b4>
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065da:	d011      	beq.n	8006600 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	681a      	ldr	r2, [r3, #0]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f042 0201 	orr.w	r2, r2, #1
 80065ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065ec:	e008      	b.n	8006600 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f042 0201 	orr.w	r2, r2, #1
 80065fc:	601a      	str	r2, [r3, #0]
 80065fe:	e000      	b.n	8006602 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006600:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006602:	2300      	movs	r3, #0
}
 8006604:	4618      	mov	r0, r3
 8006606:	3710      	adds	r7, #16
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}
 800660c:	40012c00 	.word	0x40012c00
 8006610:	40014000 	.word	0x40014000
 8006614:	40014400 	.word	0x40014400
 8006618:	40014800 	.word	0x40014800
 800661c:	40000400 	.word	0x40000400
 8006620:	00010007 	.word	0x00010007

08006624 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b082      	sub	sp, #8
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	f003 0302 	and.w	r3, r3, #2
 8006636:	2b02      	cmp	r3, #2
 8006638:	d122      	bne.n	8006680 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	f003 0302 	and.w	r3, r3, #2
 8006644:	2b02      	cmp	r3, #2
 8006646:	d11b      	bne.n	8006680 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f06f 0202 	mvn.w	r2, #2
 8006650:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2201      	movs	r2, #1
 8006656:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	699b      	ldr	r3, [r3, #24]
 800665e:	f003 0303 	and.w	r3, r3, #3
 8006662:	2b00      	cmp	r3, #0
 8006664:	d003      	beq.n	800666e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 facf 	bl	8006c0a <HAL_TIM_IC_CaptureCallback>
 800666c:	e005      	b.n	800667a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f000 fac1 	bl	8006bf6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	f000 fad2 	bl	8006c1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2200      	movs	r2, #0
 800667e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	691b      	ldr	r3, [r3, #16]
 8006686:	f003 0304 	and.w	r3, r3, #4
 800668a:	2b04      	cmp	r3, #4
 800668c:	d122      	bne.n	80066d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	68db      	ldr	r3, [r3, #12]
 8006694:	f003 0304 	and.w	r3, r3, #4
 8006698:	2b04      	cmp	r3, #4
 800669a:	d11b      	bne.n	80066d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f06f 0204 	mvn.w	r2, #4
 80066a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2202      	movs	r2, #2
 80066aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	699b      	ldr	r3, [r3, #24]
 80066b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d003      	beq.n	80066c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f000 faa5 	bl	8006c0a <HAL_TIM_IC_CaptureCallback>
 80066c0:	e005      	b.n	80066ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f000 fa97 	bl	8006bf6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f000 faa8 	bl	8006c1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	691b      	ldr	r3, [r3, #16]
 80066da:	f003 0308 	and.w	r3, r3, #8
 80066de:	2b08      	cmp	r3, #8
 80066e0:	d122      	bne.n	8006728 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	68db      	ldr	r3, [r3, #12]
 80066e8:	f003 0308 	and.w	r3, r3, #8
 80066ec:	2b08      	cmp	r3, #8
 80066ee:	d11b      	bne.n	8006728 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f06f 0208 	mvn.w	r2, #8
 80066f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2204      	movs	r2, #4
 80066fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	69db      	ldr	r3, [r3, #28]
 8006706:	f003 0303 	and.w	r3, r3, #3
 800670a:	2b00      	cmp	r3, #0
 800670c:	d003      	beq.n	8006716 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f000 fa7b 	bl	8006c0a <HAL_TIM_IC_CaptureCallback>
 8006714:	e005      	b.n	8006722 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f000 fa6d 	bl	8006bf6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f000 fa7e 	bl	8006c1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	691b      	ldr	r3, [r3, #16]
 800672e:	f003 0310 	and.w	r3, r3, #16
 8006732:	2b10      	cmp	r3, #16
 8006734:	d122      	bne.n	800677c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	f003 0310 	and.w	r3, r3, #16
 8006740:	2b10      	cmp	r3, #16
 8006742:	d11b      	bne.n	800677c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f06f 0210 	mvn.w	r2, #16
 800674c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2208      	movs	r2, #8
 8006752:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	69db      	ldr	r3, [r3, #28]
 800675a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800675e:	2b00      	cmp	r3, #0
 8006760:	d003      	beq.n	800676a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f000 fa51 	bl	8006c0a <HAL_TIM_IC_CaptureCallback>
 8006768:	e005      	b.n	8006776 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 fa43 	bl	8006bf6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f000 fa54 	bl	8006c1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	691b      	ldr	r3, [r3, #16]
 8006782:	f003 0301 	and.w	r3, r3, #1
 8006786:	2b01      	cmp	r3, #1
 8006788:	d10e      	bne.n	80067a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	68db      	ldr	r3, [r3, #12]
 8006790:	f003 0301 	and.w	r3, r3, #1
 8006794:	2b01      	cmp	r3, #1
 8006796:	d107      	bne.n	80067a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f06f 0201 	mvn.w	r2, #1
 80067a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f7fb fb84 	bl	8001eb0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	691b      	ldr	r3, [r3, #16]
 80067ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067b2:	2b80      	cmp	r3, #128	; 0x80
 80067b4:	d10e      	bne.n	80067d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	68db      	ldr	r3, [r3, #12]
 80067bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067c0:	2b80      	cmp	r3, #128	; 0x80
 80067c2:	d107      	bne.n	80067d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80067cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f000 ff08 	bl	80075e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	691b      	ldr	r3, [r3, #16]
 80067da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067e2:	d10e      	bne.n	8006802 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067ee:	2b80      	cmp	r3, #128	; 0x80
 80067f0:	d107      	bne.n	8006802 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80067fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f000 fefb 	bl	80075f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	691b      	ldr	r3, [r3, #16]
 8006808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800680c:	2b40      	cmp	r3, #64	; 0x40
 800680e:	d10e      	bne.n	800682e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68db      	ldr	r3, [r3, #12]
 8006816:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800681a:	2b40      	cmp	r3, #64	; 0x40
 800681c:	d107      	bne.n	800682e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006826:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f000 fa02 	bl	8006c32 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	691b      	ldr	r3, [r3, #16]
 8006834:	f003 0320 	and.w	r3, r3, #32
 8006838:	2b20      	cmp	r3, #32
 800683a:	d10e      	bne.n	800685a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	68db      	ldr	r3, [r3, #12]
 8006842:	f003 0320 	and.w	r3, r3, #32
 8006846:	2b20      	cmp	r3, #32
 8006848:	d107      	bne.n	800685a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f06f 0220 	mvn.w	r2, #32
 8006852:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f000 febb 	bl	80075d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800685a:	bf00      	nop
 800685c:	3708      	adds	r7, #8
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}
	...

08006864 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b084      	sub	sp, #16
 8006868:	af00      	add	r7, sp, #0
 800686a:	60f8      	str	r0, [r7, #12]
 800686c:	60b9      	str	r1, [r7, #8]
 800686e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006876:	2b01      	cmp	r3, #1
 8006878:	d101      	bne.n	800687e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800687a:	2302      	movs	r3, #2
 800687c:	e0fd      	b.n	8006a7a <HAL_TIM_PWM_ConfigChannel+0x216>
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2201      	movs	r2, #1
 8006882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2b14      	cmp	r3, #20
 800688a:	f200 80f0 	bhi.w	8006a6e <HAL_TIM_PWM_ConfigChannel+0x20a>
 800688e:	a201      	add	r2, pc, #4	; (adr r2, 8006894 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006894:	080068e9 	.word	0x080068e9
 8006898:	08006a6f 	.word	0x08006a6f
 800689c:	08006a6f 	.word	0x08006a6f
 80068a0:	08006a6f 	.word	0x08006a6f
 80068a4:	08006929 	.word	0x08006929
 80068a8:	08006a6f 	.word	0x08006a6f
 80068ac:	08006a6f 	.word	0x08006a6f
 80068b0:	08006a6f 	.word	0x08006a6f
 80068b4:	0800696b 	.word	0x0800696b
 80068b8:	08006a6f 	.word	0x08006a6f
 80068bc:	08006a6f 	.word	0x08006a6f
 80068c0:	08006a6f 	.word	0x08006a6f
 80068c4:	080069ab 	.word	0x080069ab
 80068c8:	08006a6f 	.word	0x08006a6f
 80068cc:	08006a6f 	.word	0x08006a6f
 80068d0:	08006a6f 	.word	0x08006a6f
 80068d4:	080069ed 	.word	0x080069ed
 80068d8:	08006a6f 	.word	0x08006a6f
 80068dc:	08006a6f 	.word	0x08006a6f
 80068e0:	08006a6f 	.word	0x08006a6f
 80068e4:	08006a2d 	.word	0x08006a2d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	68b9      	ldr	r1, [r7, #8]
 80068ee:	4618      	mov	r0, r3
 80068f0:	f000 fa22 	bl	8006d38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	699a      	ldr	r2, [r3, #24]
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f042 0208 	orr.w	r2, r2, #8
 8006902:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	699a      	ldr	r2, [r3, #24]
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f022 0204 	bic.w	r2, r2, #4
 8006912:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	6999      	ldr	r1, [r3, #24]
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	691a      	ldr	r2, [r3, #16]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	430a      	orrs	r2, r1
 8006924:	619a      	str	r2, [r3, #24]
      break;
 8006926:	e0a3      	b.n	8006a70 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	68b9      	ldr	r1, [r7, #8]
 800692e:	4618      	mov	r0, r3
 8006930:	f000 fa88 	bl	8006e44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	699a      	ldr	r2, [r3, #24]
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006942:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	699a      	ldr	r2, [r3, #24]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006952:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	6999      	ldr	r1, [r3, #24]
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	691b      	ldr	r3, [r3, #16]
 800695e:	021a      	lsls	r2, r3, #8
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	430a      	orrs	r2, r1
 8006966:	619a      	str	r2, [r3, #24]
      break;
 8006968:	e082      	b.n	8006a70 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68b9      	ldr	r1, [r7, #8]
 8006970:	4618      	mov	r0, r3
 8006972:	f000 fae7 	bl	8006f44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	69da      	ldr	r2, [r3, #28]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f042 0208 	orr.w	r2, r2, #8
 8006984:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	69da      	ldr	r2, [r3, #28]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f022 0204 	bic.w	r2, r2, #4
 8006994:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	69d9      	ldr	r1, [r3, #28]
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	691a      	ldr	r2, [r3, #16]
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	430a      	orrs	r2, r1
 80069a6:	61da      	str	r2, [r3, #28]
      break;
 80069a8:	e062      	b.n	8006a70 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	68b9      	ldr	r1, [r7, #8]
 80069b0:	4618      	mov	r0, r3
 80069b2:	f000 fb45 	bl	8007040 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	69da      	ldr	r2, [r3, #28]
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	69da      	ldr	r2, [r3, #28]
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	69d9      	ldr	r1, [r3, #28]
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	691b      	ldr	r3, [r3, #16]
 80069e0:	021a      	lsls	r2, r3, #8
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	430a      	orrs	r2, r1
 80069e8:	61da      	str	r2, [r3, #28]
      break;
 80069ea:	e041      	b.n	8006a70 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	68b9      	ldr	r1, [r7, #8]
 80069f2:	4618      	mov	r0, r3
 80069f4:	f000 fb88 	bl	8007108 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f042 0208 	orr.w	r2, r2, #8
 8006a06:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f022 0204 	bic.w	r2, r2, #4
 8006a16:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	691a      	ldr	r2, [r3, #16]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	430a      	orrs	r2, r1
 8006a28:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006a2a:	e021      	b.n	8006a70 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	68b9      	ldr	r1, [r7, #8]
 8006a32:	4618      	mov	r0, r3
 8006a34:	f000 fbc6 	bl	80071c4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a46:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a56:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	691b      	ldr	r3, [r3, #16]
 8006a62:	021a      	lsls	r2, r3, #8
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	430a      	orrs	r2, r1
 8006a6a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006a6c:	e000      	b.n	8006a70 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 8006a6e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2200      	movs	r2, #0
 8006a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a78:	2300      	movs	r3, #0
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3710      	adds	r7, #16
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}
 8006a82:	bf00      	nop

08006a84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b084      	sub	sp, #16
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d101      	bne.n	8006a9c <HAL_TIM_ConfigClockSource+0x18>
 8006a98:	2302      	movs	r3, #2
 8006a9a:	e0a8      	b.n	8006bee <HAL_TIM_ConfigClockSource+0x16a>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2202      	movs	r2, #2
 8006aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006aba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006abe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ac6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	68fa      	ldr	r2, [r7, #12]
 8006ace:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2b40      	cmp	r3, #64	; 0x40
 8006ad6:	d067      	beq.n	8006ba8 <HAL_TIM_ConfigClockSource+0x124>
 8006ad8:	2b40      	cmp	r3, #64	; 0x40
 8006ada:	d80b      	bhi.n	8006af4 <HAL_TIM_ConfigClockSource+0x70>
 8006adc:	2b10      	cmp	r3, #16
 8006ade:	d073      	beq.n	8006bc8 <HAL_TIM_ConfigClockSource+0x144>
 8006ae0:	2b10      	cmp	r3, #16
 8006ae2:	d802      	bhi.n	8006aea <HAL_TIM_ConfigClockSource+0x66>
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d06f      	beq.n	8006bc8 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006ae8:	e078      	b.n	8006bdc <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006aea:	2b20      	cmp	r3, #32
 8006aec:	d06c      	beq.n	8006bc8 <HAL_TIM_ConfigClockSource+0x144>
 8006aee:	2b30      	cmp	r3, #48	; 0x30
 8006af0:	d06a      	beq.n	8006bc8 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8006af2:	e073      	b.n	8006bdc <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006af4:	2b70      	cmp	r3, #112	; 0x70
 8006af6:	d00d      	beq.n	8006b14 <HAL_TIM_ConfigClockSource+0x90>
 8006af8:	2b70      	cmp	r3, #112	; 0x70
 8006afa:	d804      	bhi.n	8006b06 <HAL_TIM_ConfigClockSource+0x82>
 8006afc:	2b50      	cmp	r3, #80	; 0x50
 8006afe:	d033      	beq.n	8006b68 <HAL_TIM_ConfigClockSource+0xe4>
 8006b00:	2b60      	cmp	r3, #96	; 0x60
 8006b02:	d041      	beq.n	8006b88 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8006b04:	e06a      	b.n	8006bdc <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006b06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b0a:	d066      	beq.n	8006bda <HAL_TIM_ConfigClockSource+0x156>
 8006b0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b10:	d017      	beq.n	8006b42 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8006b12:	e063      	b.n	8006bdc <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6818      	ldr	r0, [r3, #0]
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	6899      	ldr	r1, [r3, #8]
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	685a      	ldr	r2, [r3, #4]
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	f000 fc28 	bl	8007378 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006b36:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	68fa      	ldr	r2, [r7, #12]
 8006b3e:	609a      	str	r2, [r3, #8]
      break;
 8006b40:	e04c      	b.n	8006bdc <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6818      	ldr	r0, [r3, #0]
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	6899      	ldr	r1, [r3, #8]
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	685a      	ldr	r2, [r3, #4]
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	f000 fc11 	bl	8007378 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	689a      	ldr	r2, [r3, #8]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006b64:	609a      	str	r2, [r3, #8]
      break;
 8006b66:	e039      	b.n	8006bdc <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6818      	ldr	r0, [r3, #0]
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	6859      	ldr	r1, [r3, #4]
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	68db      	ldr	r3, [r3, #12]
 8006b74:	461a      	mov	r2, r3
 8006b76:	f000 fb85 	bl	8007284 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	2150      	movs	r1, #80	; 0x50
 8006b80:	4618      	mov	r0, r3
 8006b82:	f000 fbde 	bl	8007342 <TIM_ITRx_SetConfig>
      break;
 8006b86:	e029      	b.n	8006bdc <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6818      	ldr	r0, [r3, #0]
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	6859      	ldr	r1, [r3, #4]
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	461a      	mov	r2, r3
 8006b96:	f000 fba4 	bl	80072e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	2160      	movs	r1, #96	; 0x60
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f000 fbce 	bl	8007342 <TIM_ITRx_SetConfig>
      break;
 8006ba6:	e019      	b.n	8006bdc <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6818      	ldr	r0, [r3, #0]
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	6859      	ldr	r1, [r3, #4]
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	68db      	ldr	r3, [r3, #12]
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	f000 fb65 	bl	8007284 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2140      	movs	r1, #64	; 0x40
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f000 fbbe 	bl	8007342 <TIM_ITRx_SetConfig>
      break;
 8006bc6:	e009      	b.n	8006bdc <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4619      	mov	r1, r3
 8006bd2:	4610      	mov	r0, r2
 8006bd4:	f000 fbb5 	bl	8007342 <TIM_ITRx_SetConfig>
        break;
 8006bd8:	e000      	b.n	8006bdc <HAL_TIM_ConfigClockSource+0x158>
      break;
 8006bda:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2201      	movs	r2, #1
 8006be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2200      	movs	r2, #0
 8006be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006bec:	2300      	movs	r3, #0
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	3710      	adds	r7, #16
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}

08006bf6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006bf6:	b480      	push	{r7}
 8006bf8:	b083      	sub	sp, #12
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006bfe:	bf00      	nop
 8006c00:	370c      	adds	r7, #12
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr

08006c0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c0a:	b480      	push	{r7}
 8006c0c:	b083      	sub	sp, #12
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c12:	bf00      	nop
 8006c14:	370c      	adds	r7, #12
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr

08006c1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c1e:	b480      	push	{r7}
 8006c20:	b083      	sub	sp, #12
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c26:	bf00      	nop
 8006c28:	370c      	adds	r7, #12
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr

08006c32 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c32:	b480      	push	{r7}
 8006c34:	b083      	sub	sp, #12
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c3a:	bf00      	nop
 8006c3c:	370c      	adds	r7, #12
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c44:	4770      	bx	lr
	...

08006c48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b085      	sub	sp, #20
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
 8006c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	4a32      	ldr	r2, [pc, #200]	; (8006d24 <TIM_Base_SetConfig+0xdc>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d007      	beq.n	8006c70 <TIM_Base_SetConfig+0x28>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c66:	d003      	beq.n	8006c70 <TIM_Base_SetConfig+0x28>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	4a2f      	ldr	r2, [pc, #188]	; (8006d28 <TIM_Base_SetConfig+0xe0>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d108      	bne.n	8006c82 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	68fa      	ldr	r2, [r7, #12]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	4a27      	ldr	r2, [pc, #156]	; (8006d24 <TIM_Base_SetConfig+0xdc>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d013      	beq.n	8006cb2 <TIM_Base_SetConfig+0x6a>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c90:	d00f      	beq.n	8006cb2 <TIM_Base_SetConfig+0x6a>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	4a24      	ldr	r2, [pc, #144]	; (8006d28 <TIM_Base_SetConfig+0xe0>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d00b      	beq.n	8006cb2 <TIM_Base_SetConfig+0x6a>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	4a23      	ldr	r2, [pc, #140]	; (8006d2c <TIM_Base_SetConfig+0xe4>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d007      	beq.n	8006cb2 <TIM_Base_SetConfig+0x6a>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	4a22      	ldr	r2, [pc, #136]	; (8006d30 <TIM_Base_SetConfig+0xe8>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d003      	beq.n	8006cb2 <TIM_Base_SetConfig+0x6a>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	4a21      	ldr	r2, [pc, #132]	; (8006d34 <TIM_Base_SetConfig+0xec>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d108      	bne.n	8006cc4 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	68db      	ldr	r3, [r3, #12]
 8006cbe:	68fa      	ldr	r2, [r7, #12]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	695b      	ldr	r3, [r3, #20]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	68fa      	ldr	r2, [r7, #12]
 8006cd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	689a      	ldr	r2, [r3, #8]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	4a0e      	ldr	r2, [pc, #56]	; (8006d24 <TIM_Base_SetConfig+0xdc>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d00b      	beq.n	8006d08 <TIM_Base_SetConfig+0xc0>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	4a0e      	ldr	r2, [pc, #56]	; (8006d2c <TIM_Base_SetConfig+0xe4>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d007      	beq.n	8006d08 <TIM_Base_SetConfig+0xc0>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	4a0d      	ldr	r2, [pc, #52]	; (8006d30 <TIM_Base_SetConfig+0xe8>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d003      	beq.n	8006d08 <TIM_Base_SetConfig+0xc0>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	4a0c      	ldr	r2, [pc, #48]	; (8006d34 <TIM_Base_SetConfig+0xec>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d103      	bne.n	8006d10 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	691a      	ldr	r2, [r3, #16]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2201      	movs	r2, #1
 8006d14:	615a      	str	r2, [r3, #20]
}
 8006d16:	bf00      	nop
 8006d18:	3714      	adds	r7, #20
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d20:	4770      	bx	lr
 8006d22:	bf00      	nop
 8006d24:	40012c00 	.word	0x40012c00
 8006d28:	40000400 	.word	0x40000400
 8006d2c:	40014000 	.word	0x40014000
 8006d30:	40014400 	.word	0x40014400
 8006d34:	40014800 	.word	0x40014800

08006d38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b087      	sub	sp, #28
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a1b      	ldr	r3, [r3, #32]
 8006d46:	f023 0201 	bic.w	r2, r3, #1
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a1b      	ldr	r3, [r3, #32]
 8006d52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	699b      	ldr	r3, [r3, #24]
 8006d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f023 0303 	bic.w	r3, r3, #3
 8006d72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	68fa      	ldr	r2, [r7, #12]
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	f023 0302 	bic.w	r3, r3, #2
 8006d84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	697a      	ldr	r2, [r7, #20]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a28      	ldr	r2, [pc, #160]	; (8006e34 <TIM_OC1_SetConfig+0xfc>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d00b      	beq.n	8006db0 <TIM_OC1_SetConfig+0x78>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a27      	ldr	r2, [pc, #156]	; (8006e38 <TIM_OC1_SetConfig+0x100>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d007      	beq.n	8006db0 <TIM_OC1_SetConfig+0x78>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	4a26      	ldr	r2, [pc, #152]	; (8006e3c <TIM_OC1_SetConfig+0x104>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d003      	beq.n	8006db0 <TIM_OC1_SetConfig+0x78>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	4a25      	ldr	r2, [pc, #148]	; (8006e40 <TIM_OC1_SetConfig+0x108>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d10c      	bne.n	8006dca <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	f023 0308 	bic.w	r3, r3, #8
 8006db6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	68db      	ldr	r3, [r3, #12]
 8006dbc:	697a      	ldr	r2, [r7, #20]
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	f023 0304 	bic.w	r3, r3, #4
 8006dc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	4a19      	ldr	r2, [pc, #100]	; (8006e34 <TIM_OC1_SetConfig+0xfc>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d00b      	beq.n	8006dea <TIM_OC1_SetConfig+0xb2>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	4a18      	ldr	r2, [pc, #96]	; (8006e38 <TIM_OC1_SetConfig+0x100>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d007      	beq.n	8006dea <TIM_OC1_SetConfig+0xb2>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4a17      	ldr	r2, [pc, #92]	; (8006e3c <TIM_OC1_SetConfig+0x104>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d003      	beq.n	8006dea <TIM_OC1_SetConfig+0xb2>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	4a16      	ldr	r2, [pc, #88]	; (8006e40 <TIM_OC1_SetConfig+0x108>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d111      	bne.n	8006e0e <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006df0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006df8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	695b      	ldr	r3, [r3, #20]
 8006dfe:	693a      	ldr	r2, [r7, #16]
 8006e00:	4313      	orrs	r3, r2
 8006e02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	699b      	ldr	r3, [r3, #24]
 8006e08:	693a      	ldr	r2, [r7, #16]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	693a      	ldr	r2, [r7, #16]
 8006e12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	68fa      	ldr	r2, [r7, #12]
 8006e18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	685a      	ldr	r2, [r3, #4]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	697a      	ldr	r2, [r7, #20]
 8006e26:	621a      	str	r2, [r3, #32]
}
 8006e28:	bf00      	nop
 8006e2a:	371c      	adds	r7, #28
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e32:	4770      	bx	lr
 8006e34:	40012c00 	.word	0x40012c00
 8006e38:	40014000 	.word	0x40014000
 8006e3c:	40014400 	.word	0x40014400
 8006e40:	40014800 	.word	0x40014800

08006e44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b087      	sub	sp, #28
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
 8006e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6a1b      	ldr	r3, [r3, #32]
 8006e52:	f023 0210 	bic.w	r2, r3, #16
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6a1b      	ldr	r3, [r3, #32]
 8006e5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	699b      	ldr	r3, [r3, #24]
 8006e6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006e72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	021b      	lsls	r3, r3, #8
 8006e86:	68fa      	ldr	r2, [r7, #12]
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	f023 0320 	bic.w	r3, r3, #32
 8006e92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	689b      	ldr	r3, [r3, #8]
 8006e98:	011b      	lsls	r3, r3, #4
 8006e9a:	697a      	ldr	r2, [r7, #20]
 8006e9c:	4313      	orrs	r3, r2
 8006e9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	4a24      	ldr	r2, [pc, #144]	; (8006f34 <TIM_OC2_SetConfig+0xf0>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d10d      	bne.n	8006ec4 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006eae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	011b      	lsls	r3, r3, #4
 8006eb6:	697a      	ldr	r2, [r7, #20]
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ec2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4a1b      	ldr	r2, [pc, #108]	; (8006f34 <TIM_OC2_SetConfig+0xf0>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d00b      	beq.n	8006ee4 <TIM_OC2_SetConfig+0xa0>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	4a1a      	ldr	r2, [pc, #104]	; (8006f38 <TIM_OC2_SetConfig+0xf4>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d007      	beq.n	8006ee4 <TIM_OC2_SetConfig+0xa0>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	4a19      	ldr	r2, [pc, #100]	; (8006f3c <TIM_OC2_SetConfig+0xf8>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d003      	beq.n	8006ee4 <TIM_OC2_SetConfig+0xa0>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	4a18      	ldr	r2, [pc, #96]	; (8006f40 <TIM_OC2_SetConfig+0xfc>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d113      	bne.n	8006f0c <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006eea:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ef2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	695b      	ldr	r3, [r3, #20]
 8006ef8:	009b      	lsls	r3, r3, #2
 8006efa:	693a      	ldr	r2, [r7, #16]
 8006efc:	4313      	orrs	r3, r2
 8006efe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	699b      	ldr	r3, [r3, #24]
 8006f04:	009b      	lsls	r3, r3, #2
 8006f06:	693a      	ldr	r2, [r7, #16]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	693a      	ldr	r2, [r7, #16]
 8006f10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	68fa      	ldr	r2, [r7, #12]
 8006f16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	685a      	ldr	r2, [r3, #4]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	697a      	ldr	r2, [r7, #20]
 8006f24:	621a      	str	r2, [r3, #32]
}
 8006f26:	bf00      	nop
 8006f28:	371c      	adds	r7, #28
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr
 8006f32:	bf00      	nop
 8006f34:	40012c00 	.word	0x40012c00
 8006f38:	40014000 	.word	0x40014000
 8006f3c:	40014400 	.word	0x40014400
 8006f40:	40014800 	.word	0x40014800

08006f44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b087      	sub	sp, #28
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
 8006f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6a1b      	ldr	r3, [r3, #32]
 8006f52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a1b      	ldr	r3, [r3, #32]
 8006f5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	69db      	ldr	r3, [r3, #28]
 8006f6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f023 0303 	bic.w	r3, r3, #3
 8006f7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	68fa      	ldr	r2, [r7, #12]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	021b      	lsls	r3, r3, #8
 8006f98:	697a      	ldr	r2, [r7, #20]
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	4a23      	ldr	r2, [pc, #140]	; (8007030 <TIM_OC3_SetConfig+0xec>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d10d      	bne.n	8006fc2 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006fac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	68db      	ldr	r3, [r3, #12]
 8006fb2:	021b      	lsls	r3, r3, #8
 8006fb4:	697a      	ldr	r2, [r7, #20]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006fc0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	4a1a      	ldr	r2, [pc, #104]	; (8007030 <TIM_OC3_SetConfig+0xec>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d00b      	beq.n	8006fe2 <TIM_OC3_SetConfig+0x9e>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	4a19      	ldr	r2, [pc, #100]	; (8007034 <TIM_OC3_SetConfig+0xf0>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d007      	beq.n	8006fe2 <TIM_OC3_SetConfig+0x9e>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	4a18      	ldr	r2, [pc, #96]	; (8007038 <TIM_OC3_SetConfig+0xf4>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d003      	beq.n	8006fe2 <TIM_OC3_SetConfig+0x9e>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	4a17      	ldr	r2, [pc, #92]	; (800703c <TIM_OC3_SetConfig+0xf8>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d113      	bne.n	800700a <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006fe8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ff0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	695b      	ldr	r3, [r3, #20]
 8006ff6:	011b      	lsls	r3, r3, #4
 8006ff8:	693a      	ldr	r2, [r7, #16]
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	699b      	ldr	r3, [r3, #24]
 8007002:	011b      	lsls	r3, r3, #4
 8007004:	693a      	ldr	r2, [r7, #16]
 8007006:	4313      	orrs	r3, r2
 8007008:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	693a      	ldr	r2, [r7, #16]
 800700e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	68fa      	ldr	r2, [r7, #12]
 8007014:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	685a      	ldr	r2, [r3, #4]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	697a      	ldr	r2, [r7, #20]
 8007022:	621a      	str	r2, [r3, #32]
}
 8007024:	bf00      	nop
 8007026:	371c      	adds	r7, #28
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr
 8007030:	40012c00 	.word	0x40012c00
 8007034:	40014000 	.word	0x40014000
 8007038:	40014400 	.word	0x40014400
 800703c:	40014800 	.word	0x40014800

08007040 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007040:	b480      	push	{r7}
 8007042:	b087      	sub	sp, #28
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
 8007048:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6a1b      	ldr	r3, [r3, #32]
 800704e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6a1b      	ldr	r3, [r3, #32]
 800705a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	69db      	ldr	r3, [r3, #28]
 8007066:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800706e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007072:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800707a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	021b      	lsls	r3, r3, #8
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	4313      	orrs	r3, r2
 8007086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800708e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	031b      	lsls	r3, r3, #12
 8007096:	693a      	ldr	r2, [r7, #16]
 8007098:	4313      	orrs	r3, r2
 800709a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	4a16      	ldr	r2, [pc, #88]	; (80070f8 <TIM_OC4_SetConfig+0xb8>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d00b      	beq.n	80070bc <TIM_OC4_SetConfig+0x7c>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	4a15      	ldr	r2, [pc, #84]	; (80070fc <TIM_OC4_SetConfig+0xbc>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d007      	beq.n	80070bc <TIM_OC4_SetConfig+0x7c>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	4a14      	ldr	r2, [pc, #80]	; (8007100 <TIM_OC4_SetConfig+0xc0>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d003      	beq.n	80070bc <TIM_OC4_SetConfig+0x7c>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	4a13      	ldr	r2, [pc, #76]	; (8007104 <TIM_OC4_SetConfig+0xc4>)
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d109      	bne.n	80070d0 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80070c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	695b      	ldr	r3, [r3, #20]
 80070c8:	019b      	lsls	r3, r3, #6
 80070ca:	697a      	ldr	r2, [r7, #20]
 80070cc:	4313      	orrs	r3, r2
 80070ce:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	697a      	ldr	r2, [r7, #20]
 80070d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	68fa      	ldr	r2, [r7, #12]
 80070da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	685a      	ldr	r2, [r3, #4]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	693a      	ldr	r2, [r7, #16]
 80070e8:	621a      	str	r2, [r3, #32]
}
 80070ea:	bf00      	nop
 80070ec:	371c      	adds	r7, #28
 80070ee:	46bd      	mov	sp, r7
 80070f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f4:	4770      	bx	lr
 80070f6:	bf00      	nop
 80070f8:	40012c00 	.word	0x40012c00
 80070fc:	40014000 	.word	0x40014000
 8007100:	40014400 	.word	0x40014400
 8007104:	40014800 	.word	0x40014800

08007108 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007108:	b480      	push	{r7}
 800710a:	b087      	sub	sp, #28
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6a1b      	ldr	r3, [r3, #32]
 8007116:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a1b      	ldr	r3, [r3, #32]
 8007122:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800712e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800713a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	68fa      	ldr	r2, [r7, #12]
 8007142:	4313      	orrs	r3, r2
 8007144:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007146:	693b      	ldr	r3, [r7, #16]
 8007148:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800714c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	689b      	ldr	r3, [r3, #8]
 8007152:	041b      	lsls	r3, r3, #16
 8007154:	693a      	ldr	r2, [r7, #16]
 8007156:	4313      	orrs	r3, r2
 8007158:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	4a15      	ldr	r2, [pc, #84]	; (80071b4 <TIM_OC5_SetConfig+0xac>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d00b      	beq.n	800717a <TIM_OC5_SetConfig+0x72>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	4a14      	ldr	r2, [pc, #80]	; (80071b8 <TIM_OC5_SetConfig+0xb0>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d007      	beq.n	800717a <TIM_OC5_SetConfig+0x72>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	4a13      	ldr	r2, [pc, #76]	; (80071bc <TIM_OC5_SetConfig+0xb4>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d003      	beq.n	800717a <TIM_OC5_SetConfig+0x72>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	4a12      	ldr	r2, [pc, #72]	; (80071c0 <TIM_OC5_SetConfig+0xb8>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d109      	bne.n	800718e <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007180:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	695b      	ldr	r3, [r3, #20]
 8007186:	021b      	lsls	r3, r3, #8
 8007188:	697a      	ldr	r2, [r7, #20]
 800718a:	4313      	orrs	r3, r2
 800718c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	697a      	ldr	r2, [r7, #20]
 8007192:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	68fa      	ldr	r2, [r7, #12]
 8007198:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	685a      	ldr	r2, [r3, #4]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	693a      	ldr	r2, [r7, #16]
 80071a6:	621a      	str	r2, [r3, #32]
}
 80071a8:	bf00      	nop
 80071aa:	371c      	adds	r7, #28
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr
 80071b4:	40012c00 	.word	0x40012c00
 80071b8:	40014000 	.word	0x40014000
 80071bc:	40014400 	.word	0x40014400
 80071c0:	40014800 	.word	0x40014800

080071c4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b087      	sub	sp, #28
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
 80071cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6a1b      	ldr	r3, [r3, #32]
 80071d2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6a1b      	ldr	r3, [r3, #32]
 80071de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	021b      	lsls	r3, r3, #8
 80071fe:	68fa      	ldr	r2, [r7, #12]
 8007200:	4313      	orrs	r3, r2
 8007202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800720a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	689b      	ldr	r3, [r3, #8]
 8007210:	051b      	lsls	r3, r3, #20
 8007212:	693a      	ldr	r2, [r7, #16]
 8007214:	4313      	orrs	r3, r2
 8007216:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	4a16      	ldr	r2, [pc, #88]	; (8007274 <TIM_OC6_SetConfig+0xb0>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d00b      	beq.n	8007238 <TIM_OC6_SetConfig+0x74>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a15      	ldr	r2, [pc, #84]	; (8007278 <TIM_OC6_SetConfig+0xb4>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d007      	beq.n	8007238 <TIM_OC6_SetConfig+0x74>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4a14      	ldr	r2, [pc, #80]	; (800727c <TIM_OC6_SetConfig+0xb8>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d003      	beq.n	8007238 <TIM_OC6_SetConfig+0x74>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a13      	ldr	r2, [pc, #76]	; (8007280 <TIM_OC6_SetConfig+0xbc>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d109      	bne.n	800724c <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800723e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	695b      	ldr	r3, [r3, #20]
 8007244:	029b      	lsls	r3, r3, #10
 8007246:	697a      	ldr	r2, [r7, #20]
 8007248:	4313      	orrs	r3, r2
 800724a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	697a      	ldr	r2, [r7, #20]
 8007250:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	68fa      	ldr	r2, [r7, #12]
 8007256:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	685a      	ldr	r2, [r3, #4]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	693a      	ldr	r2, [r7, #16]
 8007264:	621a      	str	r2, [r3, #32]
}
 8007266:	bf00      	nop
 8007268:	371c      	adds	r7, #28
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	40012c00 	.word	0x40012c00
 8007278:	40014000 	.word	0x40014000
 800727c:	40014400 	.word	0x40014400
 8007280:	40014800 	.word	0x40014800

08007284 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007284:	b480      	push	{r7}
 8007286:	b087      	sub	sp, #28
 8007288:	af00      	add	r7, sp, #0
 800728a:	60f8      	str	r0, [r7, #12]
 800728c:	60b9      	str	r1, [r7, #8]
 800728e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6a1b      	ldr	r3, [r3, #32]
 8007294:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	6a1b      	ldr	r3, [r3, #32]
 800729a:	f023 0201 	bic.w	r2, r3, #1
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	699b      	ldr	r3, [r3, #24]
 80072a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80072ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	011b      	lsls	r3, r3, #4
 80072b4:	693a      	ldr	r2, [r7, #16]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	f023 030a 	bic.w	r3, r3, #10
 80072c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80072c2:	697a      	ldr	r2, [r7, #20]
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	4313      	orrs	r3, r2
 80072c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	693a      	ldr	r2, [r7, #16]
 80072ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	697a      	ldr	r2, [r7, #20]
 80072d4:	621a      	str	r2, [r3, #32]
}
 80072d6:	bf00      	nop
 80072d8:	371c      	adds	r7, #28
 80072da:	46bd      	mov	sp, r7
 80072dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e0:	4770      	bx	lr

080072e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072e2:	b480      	push	{r7}
 80072e4:	b087      	sub	sp, #28
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	60f8      	str	r0, [r7, #12]
 80072ea:	60b9      	str	r1, [r7, #8]
 80072ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	6a1b      	ldr	r3, [r3, #32]
 80072f2:	f023 0210 	bic.w	r2, r3, #16
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	699b      	ldr	r3, [r3, #24]
 80072fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6a1b      	ldr	r3, [r3, #32]
 8007304:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800730c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	031b      	lsls	r3, r3, #12
 8007312:	697a      	ldr	r2, [r7, #20]
 8007314:	4313      	orrs	r3, r2
 8007316:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800731e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	011b      	lsls	r3, r3, #4
 8007324:	693a      	ldr	r2, [r7, #16]
 8007326:	4313      	orrs	r3, r2
 8007328:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	697a      	ldr	r2, [r7, #20]
 800732e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	693a      	ldr	r2, [r7, #16]
 8007334:	621a      	str	r2, [r3, #32]
}
 8007336:	bf00      	nop
 8007338:	371c      	adds	r7, #28
 800733a:	46bd      	mov	sp, r7
 800733c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007340:	4770      	bx	lr

08007342 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007342:	b480      	push	{r7}
 8007344:	b085      	sub	sp, #20
 8007346:	af00      	add	r7, sp, #0
 8007348:	6078      	str	r0, [r7, #4]
 800734a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007358:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800735a:	683a      	ldr	r2, [r7, #0]
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	4313      	orrs	r3, r2
 8007360:	f043 0307 	orr.w	r3, r3, #7
 8007364:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	68fa      	ldr	r2, [r7, #12]
 800736a:	609a      	str	r2, [r3, #8]
}
 800736c:	bf00      	nop
 800736e:	3714      	adds	r7, #20
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr

08007378 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007378:	b480      	push	{r7}
 800737a:	b087      	sub	sp, #28
 800737c:	af00      	add	r7, sp, #0
 800737e:	60f8      	str	r0, [r7, #12]
 8007380:	60b9      	str	r1, [r7, #8]
 8007382:	607a      	str	r2, [r7, #4]
 8007384:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	689b      	ldr	r3, [r3, #8]
 800738a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800738c:	697b      	ldr	r3, [r7, #20]
 800738e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007392:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	021a      	lsls	r2, r3, #8
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	431a      	orrs	r2, r3
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	4313      	orrs	r3, r2
 80073a0:	697a      	ldr	r2, [r7, #20]
 80073a2:	4313      	orrs	r3, r2
 80073a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	697a      	ldr	r2, [r7, #20]
 80073aa:	609a      	str	r2, [r3, #8]
}
 80073ac:	bf00      	nop
 80073ae:	371c      	adds	r7, #28
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b087      	sub	sp, #28
 80073bc:	af00      	add	r7, sp, #0
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	f003 031f 	and.w	r3, r3, #31
 80073ca:	2201      	movs	r2, #1
 80073cc:	fa02 f303 	lsl.w	r3, r2, r3
 80073d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6a1a      	ldr	r2, [r3, #32]
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	43db      	mvns	r3, r3
 80073da:	401a      	ands	r2, r3
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	6a1a      	ldr	r2, [r3, #32]
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	f003 031f 	and.w	r3, r3, #31
 80073ea:	6879      	ldr	r1, [r7, #4]
 80073ec:	fa01 f303 	lsl.w	r3, r1, r3
 80073f0:	431a      	orrs	r2, r3
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	621a      	str	r2, [r3, #32]
}
 80073f6:	bf00      	nop
 80073f8:	371c      	adds	r7, #28
 80073fa:	46bd      	mov	sp, r7
 80073fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007400:	4770      	bx	lr
	...

08007404 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007404:	b480      	push	{r7}
 8007406:	b085      	sub	sp, #20
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007414:	2b01      	cmp	r3, #1
 8007416:	d101      	bne.n	800741c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007418:	2302      	movs	r3, #2
 800741a:	e054      	b.n	80074c6 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2201      	movs	r2, #1
 8007420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2202      	movs	r2, #2
 8007428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	689b      	ldr	r3, [r3, #8]
 800743a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a24      	ldr	r2, [pc, #144]	; (80074d4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d108      	bne.n	8007458 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800744c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	4313      	orrs	r3, r2
 8007456:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800745e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	68fa      	ldr	r2, [r7, #12]
 8007466:	4313      	orrs	r3, r2
 8007468:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	68fa      	ldr	r2, [r7, #12]
 8007470:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	4a17      	ldr	r2, [pc, #92]	; (80074d4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d00e      	beq.n	800749a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007484:	d009      	beq.n	800749a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	4a13      	ldr	r2, [pc, #76]	; (80074d8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d004      	beq.n	800749a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4a11      	ldr	r2, [pc, #68]	; (80074dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d10c      	bne.n	80074b4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80074a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	689b      	ldr	r3, [r3, #8]
 80074a6:	68ba      	ldr	r2, [r7, #8]
 80074a8:	4313      	orrs	r3, r2
 80074aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	68ba      	ldr	r2, [r7, #8]
 80074b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2201      	movs	r2, #1
 80074b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2200      	movs	r2, #0
 80074c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80074c4:	2300      	movs	r3, #0
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3714      	adds	r7, #20
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr
 80074d2:	bf00      	nop
 80074d4:	40012c00 	.word	0x40012c00
 80074d8:	40000400 	.word	0x40000400
 80074dc:	40014000 	.word	0x40014000

080074e0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b085      	sub	sp, #20
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
 80074e8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80074ea:	2300      	movs	r3, #0
 80074ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d101      	bne.n	80074fc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80074f8:	2302      	movs	r3, #2
 80074fa:	e060      	b.n	80075be <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2201      	movs	r2, #1
 8007500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	68db      	ldr	r3, [r3, #12]
 800750e:	4313      	orrs	r3, r2
 8007510:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	4313      	orrs	r3, r2
 800751e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	4313      	orrs	r3, r2
 800752c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4313      	orrs	r3, r2
 800753a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	691b      	ldr	r3, [r3, #16]
 8007546:	4313      	orrs	r3, r2
 8007548:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	695b      	ldr	r3, [r3, #20]
 8007554:	4313      	orrs	r3, r2
 8007556:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007562:	4313      	orrs	r3, r2
 8007564:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	699b      	ldr	r3, [r3, #24]
 8007570:	041b      	lsls	r3, r3, #16
 8007572:	4313      	orrs	r3, r2
 8007574:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4a14      	ldr	r2, [pc, #80]	; (80075cc <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d115      	bne.n	80075ac <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800758a:	051b      	lsls	r3, r3, #20
 800758c:	4313      	orrs	r3, r2
 800758e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	69db      	ldr	r3, [r3, #28]
 800759a:	4313      	orrs	r3, r2
 800759c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	6a1b      	ldr	r3, [r3, #32]
 80075a8:	4313      	orrs	r3, r2
 80075aa:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	68fa      	ldr	r2, [r7, #12]
 80075b2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2200      	movs	r2, #0
 80075b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80075bc:	2300      	movs	r3, #0
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3714      	adds	r7, #20
 80075c2:	46bd      	mov	sp, r7
 80075c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c8:	4770      	bx	lr
 80075ca:	bf00      	nop
 80075cc:	40012c00 	.word	0x40012c00

080075d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b083      	sub	sp, #12
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80075d8:	bf00      	nop
 80075da:	370c      	adds	r7, #12
 80075dc:	46bd      	mov	sp, r7
 80075de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e2:	4770      	bx	lr

080075e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b083      	sub	sp, #12
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80075ec:	bf00      	nop
 80075ee:	370c      	adds	r7, #12
 80075f0:	46bd      	mov	sp, r7
 80075f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f6:	4770      	bx	lr

080075f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b083      	sub	sp, #12
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007600:	bf00      	nop
 8007602:	370c      	adds	r7, #12
 8007604:	46bd      	mov	sp, r7
 8007606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760a:	4770      	bx	lr

0800760c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b082      	sub	sp, #8
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d101      	bne.n	800761e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800761a:	2301      	movs	r3, #1
 800761c:	e040      	b.n	80076a0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007622:	2b00      	cmp	r3, #0
 8007624:	d106      	bne.n	8007634 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2200      	movs	r2, #0
 800762a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f7fb f8e0 	bl	80027f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2224      	movs	r2, #36	; 0x24
 8007638:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	681a      	ldr	r2, [r3, #0]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f022 0201 	bic.w	r2, r2, #1
 8007648:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f000 fbb2 	bl	8007db4 <UART_SetConfig>
 8007650:	4603      	mov	r3, r0
 8007652:	2b01      	cmp	r3, #1
 8007654:	d101      	bne.n	800765a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	e022      	b.n	80076a0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800765e:	2b00      	cmp	r3, #0
 8007660:	d002      	beq.n	8007668 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f000 fcde 	bl	8008024 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	685a      	ldr	r2, [r3, #4]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007676:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	689a      	ldr	r2, [r3, #8]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007686:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681a      	ldr	r2, [r3, #0]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f042 0201 	orr.w	r2, r2, #1
 8007696:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f000 fd65 	bl	8008168 <UART_CheckIdleState>
 800769e:	4603      	mov	r3, r0
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3708      	adds	r7, #8
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b08a      	sub	sp, #40	; 0x28
 80076ac:	af02      	add	r7, sp, #8
 80076ae:	60f8      	str	r0, [r7, #12]
 80076b0:	60b9      	str	r1, [r7, #8]
 80076b2:	603b      	str	r3, [r7, #0]
 80076b4:	4613      	mov	r3, r2
 80076b6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80076bc:	2b20      	cmp	r3, #32
 80076be:	f040 8082 	bne.w	80077c6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d002      	beq.n	80076ce <HAL_UART_Transmit+0x26>
 80076c8:	88fb      	ldrh	r3, [r7, #6]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d101      	bne.n	80076d2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	e07a      	b.n	80077c8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d101      	bne.n	80076e0 <HAL_UART_Transmit+0x38>
 80076dc:	2302      	movs	r3, #2
 80076de:	e073      	b.n	80077c8 <HAL_UART_Transmit+0x120>
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2200      	movs	r2, #0
 80076ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2221      	movs	r2, #33	; 0x21
 80076f4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80076f6:	f7fb f97d 	bl	80029f4 <HAL_GetTick>
 80076fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	88fa      	ldrh	r2, [r7, #6]
 8007700:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	88fa      	ldrh	r2, [r7, #6]
 8007708:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007714:	d108      	bne.n	8007728 <HAL_UART_Transmit+0x80>
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	691b      	ldr	r3, [r3, #16]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d104      	bne.n	8007728 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800771e:	2300      	movs	r3, #0
 8007720:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	61bb      	str	r3, [r7, #24]
 8007726:	e003      	b.n	8007730 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800772c:	2300      	movs	r3, #0
 800772e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	2200      	movs	r2, #0
 8007734:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8007738:	e02d      	b.n	8007796 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	9300      	str	r3, [sp, #0]
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	2200      	movs	r2, #0
 8007742:	2180      	movs	r1, #128	; 0x80
 8007744:	68f8      	ldr	r0, [r7, #12]
 8007746:	f000 fd58 	bl	80081fa <UART_WaitOnFlagUntilTimeout>
 800774a:	4603      	mov	r3, r0
 800774c:	2b00      	cmp	r3, #0
 800774e:	d001      	beq.n	8007754 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8007750:	2303      	movs	r3, #3
 8007752:	e039      	b.n	80077c8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8007754:	69fb      	ldr	r3, [r7, #28]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d10b      	bne.n	8007772 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800775a:	69bb      	ldr	r3, [r7, #24]
 800775c:	881a      	ldrh	r2, [r3, #0]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007766:	b292      	uxth	r2, r2
 8007768:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800776a:	69bb      	ldr	r3, [r7, #24]
 800776c:	3302      	adds	r3, #2
 800776e:	61bb      	str	r3, [r7, #24]
 8007770:	e008      	b.n	8007784 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007772:	69fb      	ldr	r3, [r7, #28]
 8007774:	781a      	ldrb	r2, [r3, #0]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	b292      	uxth	r2, r2
 800777c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800777e:	69fb      	ldr	r3, [r7, #28]
 8007780:	3301      	adds	r3, #1
 8007782:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800778a:	b29b      	uxth	r3, r3
 800778c:	3b01      	subs	r3, #1
 800778e:	b29a      	uxth	r2, r3
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800779c:	b29b      	uxth	r3, r3
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d1cb      	bne.n	800773a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	9300      	str	r3, [sp, #0]
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	2200      	movs	r2, #0
 80077aa:	2140      	movs	r1, #64	; 0x40
 80077ac:	68f8      	ldr	r0, [r7, #12]
 80077ae:	f000 fd24 	bl	80081fa <UART_WaitOnFlagUntilTimeout>
 80077b2:	4603      	mov	r3, r0
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d001      	beq.n	80077bc <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80077b8:	2303      	movs	r3, #3
 80077ba:	e005      	b.n	80077c8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2220      	movs	r2, #32
 80077c0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80077c2:	2300      	movs	r3, #0
 80077c4:	e000      	b.n	80077c8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80077c6:	2302      	movs	r3, #2
  }
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3720      	adds	r7, #32
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b08a      	sub	sp, #40	; 0x28
 80077d4:	af02      	add	r7, sp, #8
 80077d6:	60f8      	str	r0, [r7, #12]
 80077d8:	60b9      	str	r1, [r7, #8]
 80077da:	603b      	str	r3, [r7, #0]
 80077dc:	4613      	mov	r3, r2
 80077de:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80077e4:	2b20      	cmp	r3, #32
 80077e6:	f040 80bf 	bne.w	8007968 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d002      	beq.n	80077f6 <HAL_UART_Receive+0x26>
 80077f0:	88fb      	ldrh	r3, [r7, #6]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d101      	bne.n	80077fa <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	e0b7      	b.n	800796a <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007800:	2b01      	cmp	r3, #1
 8007802:	d101      	bne.n	8007808 <HAL_UART_Receive+0x38>
 8007804:	2302      	movs	r3, #2
 8007806:	e0b0      	b.n	800796a <HAL_UART_Receive+0x19a>
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2201      	movs	r2, #1
 800780c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2200      	movs	r2, #0
 8007814:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2222      	movs	r2, #34	; 0x22
 800781c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2200      	movs	r2, #0
 8007822:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007824:	f7fb f8e6 	bl	80029f4 <HAL_GetTick>
 8007828:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	88fa      	ldrh	r2, [r7, #6]
 800782e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	88fa      	ldrh	r2, [r7, #6]
 8007836:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007842:	d10e      	bne.n	8007862 <HAL_UART_Receive+0x92>
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	691b      	ldr	r3, [r3, #16]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d105      	bne.n	8007858 <HAL_UART_Receive+0x88>
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007852:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007856:	e02d      	b.n	80078b4 <HAL_UART_Receive+0xe4>
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	22ff      	movs	r2, #255	; 0xff
 800785c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007860:	e028      	b.n	80078b4 <HAL_UART_Receive+0xe4>
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	689b      	ldr	r3, [r3, #8]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d10d      	bne.n	8007886 <HAL_UART_Receive+0xb6>
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	691b      	ldr	r3, [r3, #16]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d104      	bne.n	800787c <HAL_UART_Receive+0xac>
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	22ff      	movs	r2, #255	; 0xff
 8007876:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800787a:	e01b      	b.n	80078b4 <HAL_UART_Receive+0xe4>
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	227f      	movs	r2, #127	; 0x7f
 8007880:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007884:	e016      	b.n	80078b4 <HAL_UART_Receive+0xe4>
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	689b      	ldr	r3, [r3, #8]
 800788a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800788e:	d10d      	bne.n	80078ac <HAL_UART_Receive+0xdc>
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	691b      	ldr	r3, [r3, #16]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d104      	bne.n	80078a2 <HAL_UART_Receive+0xd2>
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	227f      	movs	r2, #127	; 0x7f
 800789c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80078a0:	e008      	b.n	80078b4 <HAL_UART_Receive+0xe4>
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	223f      	movs	r2, #63	; 0x3f
 80078a6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80078aa:	e003      	b.n	80078b4 <HAL_UART_Receive+0xe4>
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2200      	movs	r2, #0
 80078b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80078ba:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	689b      	ldr	r3, [r3, #8]
 80078c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078c4:	d108      	bne.n	80078d8 <HAL_UART_Receive+0x108>
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	691b      	ldr	r3, [r3, #16]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d104      	bne.n	80078d8 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 80078ce:	2300      	movs	r3, #0
 80078d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	61bb      	str	r3, [r7, #24]
 80078d6:	e003      	b.n	80078e0 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80078dc:	2300      	movs	r3, #0
 80078de:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2200      	movs	r2, #0
 80078e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80078e8:	e033      	b.n	8007952 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	9300      	str	r3, [sp, #0]
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	2200      	movs	r2, #0
 80078f2:	2120      	movs	r1, #32
 80078f4:	68f8      	ldr	r0, [r7, #12]
 80078f6:	f000 fc80 	bl	80081fa <UART_WaitOnFlagUntilTimeout>
 80078fa:	4603      	mov	r3, r0
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d001      	beq.n	8007904 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8007900:	2303      	movs	r3, #3
 8007902:	e032      	b.n	800796a <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d10c      	bne.n	8007924 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007910:	b29a      	uxth	r2, r3
 8007912:	8a7b      	ldrh	r3, [r7, #18]
 8007914:	4013      	ands	r3, r2
 8007916:	b29a      	uxth	r2, r3
 8007918:	69bb      	ldr	r3, [r7, #24]
 800791a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800791c:	69bb      	ldr	r3, [r7, #24]
 800791e:	3302      	adds	r3, #2
 8007920:	61bb      	str	r3, [r7, #24]
 8007922:	e00d      	b.n	8007940 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800792a:	b29b      	uxth	r3, r3
 800792c:	b2da      	uxtb	r2, r3
 800792e:	8a7b      	ldrh	r3, [r7, #18]
 8007930:	b2db      	uxtb	r3, r3
 8007932:	4013      	ands	r3, r2
 8007934:	b2da      	uxtb	r2, r3
 8007936:	69fb      	ldr	r3, [r7, #28]
 8007938:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800793a:	69fb      	ldr	r3, [r7, #28]
 800793c:	3301      	adds	r3, #1
 800793e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007946:	b29b      	uxth	r3, r3
 8007948:	3b01      	subs	r3, #1
 800794a:	b29a      	uxth	r2, r3
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007958:	b29b      	uxth	r3, r3
 800795a:	2b00      	cmp	r3, #0
 800795c:	d1c5      	bne.n	80078ea <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2220      	movs	r2, #32
 8007962:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007964:	2300      	movs	r3, #0
 8007966:	e000      	b.n	800796a <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8007968:	2302      	movs	r3, #2
  }
}
 800796a:	4618      	mov	r0, r3
 800796c:	3720      	adds	r7, #32
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}
	...

08007974 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b088      	sub	sp, #32
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	69db      	ldr	r3, [r3, #28]
 8007982:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	689b      	ldr	r3, [r3, #8]
 8007992:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007994:	69fa      	ldr	r2, [r7, #28]
 8007996:	f640 030f 	movw	r3, #2063	; 0x80f
 800799a:	4013      	ands	r3, r2
 800799c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d113      	bne.n	80079cc <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80079a4:	69fb      	ldr	r3, [r7, #28]
 80079a6:	f003 0320 	and.w	r3, r3, #32
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d00e      	beq.n	80079cc <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80079ae:	69bb      	ldr	r3, [r7, #24]
 80079b0:	f003 0320 	and.w	r3, r3, #32
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d009      	beq.n	80079cc <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80079bc:	2b00      	cmp	r3, #0
 80079be:	f000 81cd 	beq.w	8007d5c <HAL_UART_IRQHandler+0x3e8>
      {
        huart->RxISR(huart);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	4798      	blx	r3
      }
      return;
 80079ca:	e1c7      	b.n	8007d5c <HAL_UART_IRQHandler+0x3e8>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80079cc:	693b      	ldr	r3, [r7, #16]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	f000 80e3 	beq.w	8007b9a <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	f003 0301 	and.w	r3, r3, #1
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d105      	bne.n	80079ea <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80079de:	69ba      	ldr	r2, [r7, #24]
 80079e0:	4ba5      	ldr	r3, [pc, #660]	; (8007c78 <HAL_UART_IRQHandler+0x304>)
 80079e2:	4013      	ands	r3, r2
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	f000 80d8 	beq.w	8007b9a <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	f003 0301 	and.w	r3, r3, #1
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d010      	beq.n	8007a16 <HAL_UART_IRQHandler+0xa2>
 80079f4:	69bb      	ldr	r3, [r7, #24]
 80079f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d00b      	beq.n	8007a16 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	2201      	movs	r2, #1
 8007a04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a0c:	f043 0201 	orr.w	r2, r3, #1
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a16:	69fb      	ldr	r3, [r7, #28]
 8007a18:	f003 0302 	and.w	r3, r3, #2
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d010      	beq.n	8007a42 <HAL_UART_IRQHandler+0xce>
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	f003 0301 	and.w	r3, r3, #1
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d00b      	beq.n	8007a42 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	2202      	movs	r2, #2
 8007a30:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a38:	f043 0204 	orr.w	r2, r3, #4
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a42:	69fb      	ldr	r3, [r7, #28]
 8007a44:	f003 0304 	and.w	r3, r3, #4
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d010      	beq.n	8007a6e <HAL_UART_IRQHandler+0xfa>
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	f003 0301 	and.w	r3, r3, #1
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d00b      	beq.n	8007a6e <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	2204      	movs	r2, #4
 8007a5c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a64:	f043 0202 	orr.w	r2, r3, #2
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007a6e:	69fb      	ldr	r3, [r7, #28]
 8007a70:	f003 0308 	and.w	r3, r3, #8
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d015      	beq.n	8007aa4 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007a78:	69bb      	ldr	r3, [r7, #24]
 8007a7a:	f003 0320 	and.w	r3, r3, #32
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d104      	bne.n	8007a8c <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d00b      	beq.n	8007aa4 <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	2208      	movs	r2, #8
 8007a92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a9a:	f043 0208 	orr.w	r2, r3, #8
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007aa4:	69fb      	ldr	r3, [r7, #28]
 8007aa6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d011      	beq.n	8007ad2 <HAL_UART_IRQHandler+0x15e>
 8007aae:	69bb      	ldr	r3, [r7, #24]
 8007ab0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d00c      	beq.n	8007ad2 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ac0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ac8:	f043 0220 	orr.w	r2, r3, #32
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	f000 8141 	beq.w	8007d60 <HAL_UART_IRQHandler+0x3ec>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007ade:	69fb      	ldr	r3, [r7, #28]
 8007ae0:	f003 0320 	and.w	r3, r3, #32
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d00c      	beq.n	8007b02 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007ae8:	69bb      	ldr	r3, [r7, #24]
 8007aea:	f003 0320 	and.w	r3, r3, #32
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d007      	beq.n	8007b02 <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d003      	beq.n	8007b02 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b08:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b14:	2b40      	cmp	r3, #64	; 0x40
 8007b16:	d004      	beq.n	8007b22 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d031      	beq.n	8007b86 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f000 fbe5 	bl	80082f2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	689b      	ldr	r3, [r3, #8]
 8007b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b32:	2b40      	cmp	r3, #64	; 0x40
 8007b34:	d123      	bne.n	8007b7e <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	689a      	ldr	r2, [r3, #8]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b44:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d013      	beq.n	8007b76 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b52:	4a4a      	ldr	r2, [pc, #296]	; (8007c7c <HAL_UART_IRQHandler+0x308>)
 8007b54:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	f7fc f8b6 	bl	8003ccc <HAL_DMA_Abort_IT>
 8007b60:	4603      	mov	r3, r0
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d017      	beq.n	8007b96 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b6c:	687a      	ldr	r2, [r7, #4]
 8007b6e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8007b70:	4610      	mov	r0, r2
 8007b72:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b74:	e00f      	b.n	8007b96 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f000 f906 	bl	8007d88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b7c:	e00b      	b.n	8007b96 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f000 f902 	bl	8007d88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b84:	e007      	b.n	8007b96 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 f8fe 	bl	8007d88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8007b94:	e0e4      	b.n	8007d60 <HAL_UART_IRQHandler+0x3ec>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b96:	bf00      	nop
    return;
 8007b98:	e0e2      	b.n	8007d60 <HAL_UART_IRQHandler+0x3ec>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b9e:	2b01      	cmp	r3, #1
 8007ba0:	f040 80a7 	bne.w	8007cf2 <HAL_UART_IRQHandler+0x37e>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8007ba4:	69fb      	ldr	r3, [r7, #28]
 8007ba6:	f003 0310 	and.w	r3, r3, #16
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	f000 80a1 	beq.w	8007cf2 <HAL_UART_IRQHandler+0x37e>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	f003 0310 	and.w	r3, r3, #16
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	f000 809b 	beq.w	8007cf2 <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	2210      	movs	r2, #16
 8007bc2:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bce:	2b40      	cmp	r3, #64	; 0x40
 8007bd0:	d156      	bne.n	8007c80 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	685b      	ldr	r3, [r3, #4]
 8007bda:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8007bdc:	893b      	ldrh	r3, [r7, #8]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	f000 80c0 	beq.w	8007d64 <HAL_UART_IRQHandler+0x3f0>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007bea:	893a      	ldrh	r2, [r7, #8]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	f080 80b9 	bcs.w	8007d64 <HAL_UART_IRQHandler+0x3f0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	893a      	ldrh	r2, [r7, #8]
 8007bf6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bfe:	699b      	ldr	r3, [r3, #24]
 8007c00:	2b20      	cmp	r3, #32
 8007c02:	d02a      	beq.n	8007c5a <HAL_UART_IRQHandler+0x2e6>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007c12:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	689a      	ldr	r2, [r3, #8]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f022 0201 	bic.w	r2, r2, #1
 8007c22:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	689a      	ldr	r2, [r3, #8]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c32:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2220      	movs	r2, #32
 8007c38:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	681a      	ldr	r2, [r3, #0]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f022 0210 	bic.w	r2, r2, #16
 8007c4e:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c54:	4618      	mov	r0, r3
 8007c56:	f7fc f800 	bl	8003c5a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c66:	b29b      	uxth	r3, r3
 8007c68:	1ad3      	subs	r3, r2, r3
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	4619      	mov	r1, r3
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f000 f894 	bl	8007d9c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007c74:	e076      	b.n	8007d64 <HAL_UART_IRQHandler+0x3f0>
 8007c76:	bf00      	nop
 8007c78:	04000120 	.word	0x04000120
 8007c7c:	08008351 	.word	0x08008351
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c8c:	b29b      	uxth	r3, r3
 8007c8e:	1ad3      	subs	r3, r2, r3
 8007c90:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c98:	b29b      	uxth	r3, r3
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d064      	beq.n	8007d68 <HAL_UART_IRQHandler+0x3f4>
          &&(nb_rx_data > 0U) )
 8007c9e:	897b      	ldrh	r3, [r7, #10]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d061      	beq.n	8007d68 <HAL_UART_IRQHandler+0x3f4>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007cb2:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	689a      	ldr	r2, [r3, #8]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f022 0201 	bic.w	r2, r2, #1
 8007cc2:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2220      	movs	r2, #32
 8007cc8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	681a      	ldr	r2, [r3, #0]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f022 0210 	bic.w	r2, r2, #16
 8007ce4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007ce6:	897b      	ldrh	r3, [r7, #10]
 8007ce8:	4619      	mov	r1, r3
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 f856 	bl	8007d9c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007cf0:	e03a      	b.n	8007d68 <HAL_UART_IRQHandler+0x3f4>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007cf2:	69fb      	ldr	r3, [r7, #28]
 8007cf4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d00d      	beq.n	8007d18 <HAL_UART_IRQHandler+0x3a4>
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d008      	beq.n	8007d18 <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007d0e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 fb4c 	bl	80083ae <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d16:	e02a      	b.n	8007d6e <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007d18:	69fb      	ldr	r3, [r7, #28]
 8007d1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d00d      	beq.n	8007d3e <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007d22:	69bb      	ldr	r3, [r7, #24]
 8007d24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d008      	beq.n	8007d3e <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d01b      	beq.n	8007d6c <HAL_UART_IRQHandler+0x3f8>
    {
      huart->TxISR(huart);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	4798      	blx	r3
    }
    return;
 8007d3c:	e016      	b.n	8007d6c <HAL_UART_IRQHandler+0x3f8>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007d3e:	69fb      	ldr	r3, [r7, #28]
 8007d40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d012      	beq.n	8007d6e <HAL_UART_IRQHandler+0x3fa>
 8007d48:	69bb      	ldr	r3, [r7, #24]
 8007d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d00d      	beq.n	8007d6e <HAL_UART_IRQHandler+0x3fa>
  {
    UART_EndTransmit_IT(huart);
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f000 fb12 	bl	800837c <UART_EndTransmit_IT>
    return;
 8007d58:	bf00      	nop
 8007d5a:	e008      	b.n	8007d6e <HAL_UART_IRQHandler+0x3fa>
      return;
 8007d5c:	bf00      	nop
 8007d5e:	e006      	b.n	8007d6e <HAL_UART_IRQHandler+0x3fa>
    return;
 8007d60:	bf00      	nop
 8007d62:	e004      	b.n	8007d6e <HAL_UART_IRQHandler+0x3fa>
      return;
 8007d64:	bf00      	nop
 8007d66:	e002      	b.n	8007d6e <HAL_UART_IRQHandler+0x3fa>
      return;
 8007d68:	bf00      	nop
 8007d6a:	e000      	b.n	8007d6e <HAL_UART_IRQHandler+0x3fa>
    return;
 8007d6c:	bf00      	nop
  }

}
 8007d6e:	3720      	adds	r7, #32
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}

08007d74 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b083      	sub	sp, #12
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007d7c:	bf00      	nop
 8007d7e:	370c      	adds	r7, #12
 8007d80:	46bd      	mov	sp, r7
 8007d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d86:	4770      	bx	lr

08007d88 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b083      	sub	sp, #12
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007d90:	bf00      	nop
 8007d92:	370c      	adds	r7, #12
 8007d94:	46bd      	mov	sp, r7
 8007d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9a:	4770      	bx	lr

08007d9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b083      	sub	sp, #12
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	460b      	mov	r3, r1
 8007da6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007da8:	bf00      	nop
 8007daa:	370c      	adds	r7, #12
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b088      	sub	sp, #32
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	689a      	ldr	r2, [r3, #8]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	691b      	ldr	r3, [r3, #16]
 8007dc8:	431a      	orrs	r2, r3
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	695b      	ldr	r3, [r3, #20]
 8007dce:	431a      	orrs	r2, r3
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	69db      	ldr	r3, [r3, #28]
 8007dd4:	4313      	orrs	r3, r2
 8007dd6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	681a      	ldr	r2, [r3, #0]
 8007dde:	4b8b      	ldr	r3, [pc, #556]	; (800800c <UART_SetConfig+0x258>)
 8007de0:	4013      	ands	r3, r2
 8007de2:	687a      	ldr	r2, [r7, #4]
 8007de4:	6812      	ldr	r2, [r2, #0]
 8007de6:	6979      	ldr	r1, [r7, #20]
 8007de8:	430b      	orrs	r3, r1
 8007dea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	68da      	ldr	r2, [r3, #12]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	430a      	orrs	r2, r1
 8007e00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	699b      	ldr	r3, [r3, #24]
 8007e06:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6a1b      	ldr	r3, [r3, #32]
 8007e0c:	697a      	ldr	r2, [r7, #20]
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	697a      	ldr	r2, [r7, #20]
 8007e22:	430a      	orrs	r2, r1
 8007e24:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a79      	ldr	r2, [pc, #484]	; (8008010 <UART_SetConfig+0x25c>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d121      	bne.n	8007e74 <UART_SetConfig+0xc0>
 8007e30:	4b78      	ldr	r3, [pc, #480]	; (8008014 <UART_SetConfig+0x260>)
 8007e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e34:	f003 0303 	and.w	r3, r3, #3
 8007e38:	2b03      	cmp	r3, #3
 8007e3a:	d817      	bhi.n	8007e6c <UART_SetConfig+0xb8>
 8007e3c:	a201      	add	r2, pc, #4	; (adr r2, 8007e44 <UART_SetConfig+0x90>)
 8007e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e42:	bf00      	nop
 8007e44:	08007e55 	.word	0x08007e55
 8007e48:	08007e61 	.word	0x08007e61
 8007e4c:	08007e67 	.word	0x08007e67
 8007e50:	08007e5b 	.word	0x08007e5b
 8007e54:	2300      	movs	r3, #0
 8007e56:	77fb      	strb	r3, [r7, #31]
 8007e58:	e01e      	b.n	8007e98 <UART_SetConfig+0xe4>
 8007e5a:	2302      	movs	r3, #2
 8007e5c:	77fb      	strb	r3, [r7, #31]
 8007e5e:	e01b      	b.n	8007e98 <UART_SetConfig+0xe4>
 8007e60:	2304      	movs	r3, #4
 8007e62:	77fb      	strb	r3, [r7, #31]
 8007e64:	e018      	b.n	8007e98 <UART_SetConfig+0xe4>
 8007e66:	2308      	movs	r3, #8
 8007e68:	77fb      	strb	r3, [r7, #31]
 8007e6a:	e015      	b.n	8007e98 <UART_SetConfig+0xe4>
 8007e6c:	2310      	movs	r3, #16
 8007e6e:	77fb      	strb	r3, [r7, #31]
 8007e70:	bf00      	nop
 8007e72:	e011      	b.n	8007e98 <UART_SetConfig+0xe4>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	4a67      	ldr	r2, [pc, #412]	; (8008018 <UART_SetConfig+0x264>)
 8007e7a:	4293      	cmp	r3, r2
 8007e7c:	d102      	bne.n	8007e84 <UART_SetConfig+0xd0>
 8007e7e:	2300      	movs	r3, #0
 8007e80:	77fb      	strb	r3, [r7, #31]
 8007e82:	e009      	b.n	8007e98 <UART_SetConfig+0xe4>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a64      	ldr	r2, [pc, #400]	; (800801c <UART_SetConfig+0x268>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d102      	bne.n	8007e94 <UART_SetConfig+0xe0>
 8007e8e:	2300      	movs	r3, #0
 8007e90:	77fb      	strb	r3, [r7, #31]
 8007e92:	e001      	b.n	8007e98 <UART_SetConfig+0xe4>
 8007e94:	2310      	movs	r3, #16
 8007e96:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	69db      	ldr	r3, [r3, #28]
 8007e9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ea0:	d15c      	bne.n	8007f5c <UART_SetConfig+0x1a8>
  {
    switch (clocksource)
 8007ea2:	7ffb      	ldrb	r3, [r7, #31]
 8007ea4:	2b08      	cmp	r3, #8
 8007ea6:	d828      	bhi.n	8007efa <UART_SetConfig+0x146>
 8007ea8:	a201      	add	r2, pc, #4	; (adr r2, 8007eb0 <UART_SetConfig+0xfc>)
 8007eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eae:	bf00      	nop
 8007eb0:	08007ed5 	.word	0x08007ed5
 8007eb4:	08007edd 	.word	0x08007edd
 8007eb8:	08007ee5 	.word	0x08007ee5
 8007ebc:	08007efb 	.word	0x08007efb
 8007ec0:	08007eeb 	.word	0x08007eeb
 8007ec4:	08007efb 	.word	0x08007efb
 8007ec8:	08007efb 	.word	0x08007efb
 8007ecc:	08007efb 	.word	0x08007efb
 8007ed0:	08007ef3 	.word	0x08007ef3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ed4:	f7fe f83a 	bl	8005f4c <HAL_RCC_GetPCLK1Freq>
 8007ed8:	61b8      	str	r0, [r7, #24]
        break;
 8007eda:	e013      	b.n	8007f04 <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007edc:	f7fe f858 	bl	8005f90 <HAL_RCC_GetPCLK2Freq>
 8007ee0:	61b8      	str	r0, [r7, #24]
        break;
 8007ee2:	e00f      	b.n	8007f04 <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ee4:	4b4e      	ldr	r3, [pc, #312]	; (8008020 <UART_SetConfig+0x26c>)
 8007ee6:	61bb      	str	r3, [r7, #24]
        break;
 8007ee8:	e00c      	b.n	8007f04 <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007eea:	f7fd ffb9 	bl	8005e60 <HAL_RCC_GetSysClockFreq>
 8007eee:	61b8      	str	r0, [r7, #24]
        break;
 8007ef0:	e008      	b.n	8007f04 <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ef2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007ef6:	61bb      	str	r3, [r7, #24]
        break;
 8007ef8:	e004      	b.n	8007f04 <UART_SetConfig+0x150>
      default:
        pclk = 0U;
 8007efa:	2300      	movs	r3, #0
 8007efc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007efe:	2301      	movs	r3, #1
 8007f00:	77bb      	strb	r3, [r7, #30]
        break;
 8007f02:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007f04:	69bb      	ldr	r3, [r7, #24]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d074      	beq.n	8007ff4 <UART_SetConfig+0x240>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007f0a:	69bb      	ldr	r3, [r7, #24]
 8007f0c:	005a      	lsls	r2, r3, #1
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	685b      	ldr	r3, [r3, #4]
 8007f12:	085b      	lsrs	r3, r3, #1
 8007f14:	441a      	add	r2, r3
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f1e:	b29b      	uxth	r3, r3
 8007f20:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f22:	693b      	ldr	r3, [r7, #16]
 8007f24:	2b0f      	cmp	r3, #15
 8007f26:	d916      	bls.n	8007f56 <UART_SetConfig+0x1a2>
 8007f28:	693b      	ldr	r3, [r7, #16]
 8007f2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f2e:	d212      	bcs.n	8007f56 <UART_SetConfig+0x1a2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007f30:	693b      	ldr	r3, [r7, #16]
 8007f32:	b29b      	uxth	r3, r3
 8007f34:	f023 030f 	bic.w	r3, r3, #15
 8007f38:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007f3a:	693b      	ldr	r3, [r7, #16]
 8007f3c:	085b      	lsrs	r3, r3, #1
 8007f3e:	b29b      	uxth	r3, r3
 8007f40:	f003 0307 	and.w	r3, r3, #7
 8007f44:	b29a      	uxth	r2, r3
 8007f46:	89fb      	ldrh	r3, [r7, #14]
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	89fa      	ldrh	r2, [r7, #14]
 8007f52:	60da      	str	r2, [r3, #12]
 8007f54:	e04e      	b.n	8007ff4 <UART_SetConfig+0x240>
      }
      else
      {
        ret = HAL_ERROR;
 8007f56:	2301      	movs	r3, #1
 8007f58:	77bb      	strb	r3, [r7, #30]
 8007f5a:	e04b      	b.n	8007ff4 <UART_SetConfig+0x240>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007f5c:	7ffb      	ldrb	r3, [r7, #31]
 8007f5e:	2b08      	cmp	r3, #8
 8007f60:	d827      	bhi.n	8007fb2 <UART_SetConfig+0x1fe>
 8007f62:	a201      	add	r2, pc, #4	; (adr r2, 8007f68 <UART_SetConfig+0x1b4>)
 8007f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f68:	08007f8d 	.word	0x08007f8d
 8007f6c:	08007f95 	.word	0x08007f95
 8007f70:	08007f9d 	.word	0x08007f9d
 8007f74:	08007fb3 	.word	0x08007fb3
 8007f78:	08007fa3 	.word	0x08007fa3
 8007f7c:	08007fb3 	.word	0x08007fb3
 8007f80:	08007fb3 	.word	0x08007fb3
 8007f84:	08007fb3 	.word	0x08007fb3
 8007f88:	08007fab 	.word	0x08007fab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f8c:	f7fd ffde 	bl	8005f4c <HAL_RCC_GetPCLK1Freq>
 8007f90:	61b8      	str	r0, [r7, #24]
        break;
 8007f92:	e013      	b.n	8007fbc <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f94:	f7fd fffc 	bl	8005f90 <HAL_RCC_GetPCLK2Freq>
 8007f98:	61b8      	str	r0, [r7, #24]
        break;
 8007f9a:	e00f      	b.n	8007fbc <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f9c:	4b20      	ldr	r3, [pc, #128]	; (8008020 <UART_SetConfig+0x26c>)
 8007f9e:	61bb      	str	r3, [r7, #24]
        break;
 8007fa0:	e00c      	b.n	8007fbc <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007fa2:	f7fd ff5d 	bl	8005e60 <HAL_RCC_GetSysClockFreq>
 8007fa6:	61b8      	str	r0, [r7, #24]
        break;
 8007fa8:	e008      	b.n	8007fbc <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007faa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007fae:	61bb      	str	r3, [r7, #24]
        break;
 8007fb0:	e004      	b.n	8007fbc <UART_SetConfig+0x208>
      default:
        pclk = 0U;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	77bb      	strb	r3, [r7, #30]
        break;
 8007fba:	bf00      	nop
    }

    if (pclk != 0U)
 8007fbc:	69bb      	ldr	r3, [r7, #24]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d018      	beq.n	8007ff4 <UART_SetConfig+0x240>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	685b      	ldr	r3, [r3, #4]
 8007fc6:	085a      	lsrs	r2, r3, #1
 8007fc8:	69bb      	ldr	r3, [r7, #24]
 8007fca:	441a      	add	r2, r3
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fd4:	b29b      	uxth	r3, r3
 8007fd6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007fd8:	693b      	ldr	r3, [r7, #16]
 8007fda:	2b0f      	cmp	r3, #15
 8007fdc:	d908      	bls.n	8007ff0 <UART_SetConfig+0x23c>
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007fe4:	d204      	bcs.n	8007ff0 <UART_SetConfig+0x23c>
      {
        huart->Instance->BRR = usartdiv;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	693a      	ldr	r2, [r7, #16]
 8007fec:	60da      	str	r2, [r3, #12]
 8007fee:	e001      	b.n	8007ff4 <UART_SetConfig+0x240>
      }
      else
      {
        ret = HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008000:	7fbb      	ldrb	r3, [r7, #30]
}
 8008002:	4618      	mov	r0, r3
 8008004:	3720      	adds	r7, #32
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
 800800a:	bf00      	nop
 800800c:	efff69f3 	.word	0xefff69f3
 8008010:	40013800 	.word	0x40013800
 8008014:	40021000 	.word	0x40021000
 8008018:	40004400 	.word	0x40004400
 800801c:	40004800 	.word	0x40004800
 8008020:	007a1200 	.word	0x007a1200

08008024 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008024:	b480      	push	{r7}
 8008026:	b083      	sub	sp, #12
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008030:	f003 0301 	and.w	r3, r3, #1
 8008034:	2b00      	cmp	r3, #0
 8008036:	d00a      	beq.n	800804e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	430a      	orrs	r2, r1
 800804c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008052:	f003 0302 	and.w	r3, r3, #2
 8008056:	2b00      	cmp	r3, #0
 8008058:	d00a      	beq.n	8008070 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	430a      	orrs	r2, r1
 800806e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008074:	f003 0304 	and.w	r3, r3, #4
 8008078:	2b00      	cmp	r3, #0
 800807a:	d00a      	beq.n	8008092 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	430a      	orrs	r2, r1
 8008090:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008096:	f003 0308 	and.w	r3, r3, #8
 800809a:	2b00      	cmp	r3, #0
 800809c:	d00a      	beq.n	80080b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	685b      	ldr	r3, [r3, #4]
 80080a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	430a      	orrs	r2, r1
 80080b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080b8:	f003 0310 	and.w	r3, r3, #16
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d00a      	beq.n	80080d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	689b      	ldr	r3, [r3, #8]
 80080c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	430a      	orrs	r2, r1
 80080d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080da:	f003 0320 	and.w	r3, r3, #32
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d00a      	beq.n	80080f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	689b      	ldr	r3, [r3, #8]
 80080e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	430a      	orrs	r2, r1
 80080f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008100:	2b00      	cmp	r3, #0
 8008102:	d01a      	beq.n	800813a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	430a      	orrs	r2, r1
 8008118:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800811e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008122:	d10a      	bne.n	800813a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	430a      	orrs	r2, r1
 8008138:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800813e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008142:	2b00      	cmp	r3, #0
 8008144:	d00a      	beq.n	800815c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	430a      	orrs	r2, r1
 800815a:	605a      	str	r2, [r3, #4]
  }
}
 800815c:	bf00      	nop
 800815e:	370c      	adds	r7, #12
 8008160:	46bd      	mov	sp, r7
 8008162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008166:	4770      	bx	lr

08008168 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b086      	sub	sp, #24
 800816c:	af02      	add	r7, sp, #8
 800816e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2200      	movs	r2, #0
 8008174:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008178:	f7fa fc3c 	bl	80029f4 <HAL_GetTick>
 800817c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f003 0308 	and.w	r3, r3, #8
 8008188:	2b08      	cmp	r3, #8
 800818a:	d10e      	bne.n	80081aa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800818c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008190:	9300      	str	r3, [sp, #0]
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2200      	movs	r2, #0
 8008196:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f000 f82d 	bl	80081fa <UART_WaitOnFlagUntilTimeout>
 80081a0:	4603      	mov	r3, r0
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d001      	beq.n	80081aa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081a6:	2303      	movs	r3, #3
 80081a8:	e023      	b.n	80081f2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f003 0304 	and.w	r3, r3, #4
 80081b4:	2b04      	cmp	r3, #4
 80081b6:	d10e      	bne.n	80081d6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80081bc:	9300      	str	r3, [sp, #0]
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2200      	movs	r2, #0
 80081c2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	f000 f817 	bl	80081fa <UART_WaitOnFlagUntilTimeout>
 80081cc:	4603      	mov	r3, r0
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d001      	beq.n	80081d6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081d2:	2303      	movs	r3, #3
 80081d4:	e00d      	b.n	80081f2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2220      	movs	r2, #32
 80081da:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2220      	movs	r2, #32
 80081e0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2200      	movs	r2, #0
 80081e6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2200      	movs	r2, #0
 80081ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80081f0:	2300      	movs	r3, #0
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3710      	adds	r7, #16
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}

080081fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80081fa:	b580      	push	{r7, lr}
 80081fc:	b084      	sub	sp, #16
 80081fe:	af00      	add	r7, sp, #0
 8008200:	60f8      	str	r0, [r7, #12]
 8008202:	60b9      	str	r1, [r7, #8]
 8008204:	603b      	str	r3, [r7, #0]
 8008206:	4613      	mov	r3, r2
 8008208:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800820a:	e05e      	b.n	80082ca <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800820c:	69bb      	ldr	r3, [r7, #24]
 800820e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008212:	d05a      	beq.n	80082ca <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008214:	f7fa fbee 	bl	80029f4 <HAL_GetTick>
 8008218:	4602      	mov	r2, r0
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	1ad3      	subs	r3, r2, r3
 800821e:	69ba      	ldr	r2, [r7, #24]
 8008220:	429a      	cmp	r2, r3
 8008222:	d302      	bcc.n	800822a <UART_WaitOnFlagUntilTimeout+0x30>
 8008224:	69bb      	ldr	r3, [r7, #24]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d11b      	bne.n	8008262 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	681a      	ldr	r2, [r3, #0]
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008238:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	689a      	ldr	r2, [r3, #8]
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f022 0201 	bic.w	r2, r2, #1
 8008248:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2220      	movs	r2, #32
 800824e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	2220      	movs	r2, #32
 8008254:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2200      	movs	r2, #0
 800825a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800825e:	2303      	movs	r3, #3
 8008260:	e043      	b.n	80082ea <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f003 0304 	and.w	r3, r3, #4
 800826c:	2b00      	cmp	r3, #0
 800826e:	d02c      	beq.n	80082ca <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	69db      	ldr	r3, [r3, #28]
 8008276:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800827a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800827e:	d124      	bne.n	80082ca <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008288:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	681a      	ldr	r2, [r3, #0]
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008298:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	689a      	ldr	r2, [r3, #8]
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f022 0201 	bic.w	r2, r2, #1
 80082a8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	2220      	movs	r2, #32
 80082ae:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	2220      	movs	r2, #32
 80082b4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2220      	movs	r2, #32
 80082ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2200      	movs	r2, #0
 80082c2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80082c6:	2303      	movs	r3, #3
 80082c8:	e00f      	b.n	80082ea <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	69da      	ldr	r2, [r3, #28]
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	4013      	ands	r3, r2
 80082d4:	68ba      	ldr	r2, [r7, #8]
 80082d6:	429a      	cmp	r2, r3
 80082d8:	bf0c      	ite	eq
 80082da:	2301      	moveq	r3, #1
 80082dc:	2300      	movne	r3, #0
 80082de:	b2db      	uxtb	r3, r3
 80082e0:	461a      	mov	r2, r3
 80082e2:	79fb      	ldrb	r3, [r7, #7]
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d091      	beq.n	800820c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80082e8:	2300      	movs	r3, #0
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	3710      	adds	r7, #16
 80082ee:	46bd      	mov	sp, r7
 80082f0:	bd80      	pop	{r7, pc}

080082f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80082f2:	b480      	push	{r7}
 80082f4:	b083      	sub	sp, #12
 80082f6:	af00      	add	r7, sp, #0
 80082f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	681a      	ldr	r2, [r3, #0]
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008308:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	689a      	ldr	r2, [r3, #8]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f022 0201 	bic.w	r2, r2, #1
 8008318:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800831e:	2b01      	cmp	r3, #1
 8008320:	d107      	bne.n	8008332 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	681a      	ldr	r2, [r3, #0]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f022 0210 	bic.w	r2, r2, #16
 8008330:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2220      	movs	r2, #32
 8008336:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2200      	movs	r2, #0
 800833c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008344:	bf00      	nop
 8008346:	370c      	adds	r7, #12
 8008348:	46bd      	mov	sp, r7
 800834a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834e:	4770      	bx	lr

08008350 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b084      	sub	sp, #16
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800835c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2200      	movs	r2, #0
 8008362:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	2200      	movs	r2, #0
 800836a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800836e:	68f8      	ldr	r0, [r7, #12]
 8008370:	f7ff fd0a 	bl	8007d88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008374:	bf00      	nop
 8008376:	3710      	adds	r7, #16
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}

0800837c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b082      	sub	sp, #8
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	681a      	ldr	r2, [r3, #0]
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008392:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2220      	movs	r2, #32
 8008398:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2200      	movs	r2, #0
 800839e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f7ff fce7 	bl	8007d74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083a6:	bf00      	nop
 80083a8:	3708      	adds	r7, #8
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}

080083ae <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80083ae:	b480      	push	{r7}
 80083b0:	b083      	sub	sp, #12
 80083b2:	af00      	add	r7, sp, #0
 80083b4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80083b6:	bf00      	nop
 80083b8:	370c      	adds	r7, #12
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr
	...

080083c4 <__errno>:
 80083c4:	4b01      	ldr	r3, [pc, #4]	; (80083cc <__errno+0x8>)
 80083c6:	6818      	ldr	r0, [r3, #0]
 80083c8:	4770      	bx	lr
 80083ca:	bf00      	nop
 80083cc:	20000028 	.word	0x20000028

080083d0 <__libc_init_array>:
 80083d0:	b570      	push	{r4, r5, r6, lr}
 80083d2:	4e0d      	ldr	r6, [pc, #52]	; (8008408 <__libc_init_array+0x38>)
 80083d4:	4c0d      	ldr	r4, [pc, #52]	; (800840c <__libc_init_array+0x3c>)
 80083d6:	1ba4      	subs	r4, r4, r6
 80083d8:	10a4      	asrs	r4, r4, #2
 80083da:	2500      	movs	r5, #0
 80083dc:	42a5      	cmp	r5, r4
 80083de:	d109      	bne.n	80083f4 <__libc_init_array+0x24>
 80083e0:	4e0b      	ldr	r6, [pc, #44]	; (8008410 <__libc_init_array+0x40>)
 80083e2:	4c0c      	ldr	r4, [pc, #48]	; (8008414 <__libc_init_array+0x44>)
 80083e4:	f005 fede 	bl	800e1a4 <_init>
 80083e8:	1ba4      	subs	r4, r4, r6
 80083ea:	10a4      	asrs	r4, r4, #2
 80083ec:	2500      	movs	r5, #0
 80083ee:	42a5      	cmp	r5, r4
 80083f0:	d105      	bne.n	80083fe <__libc_init_array+0x2e>
 80083f2:	bd70      	pop	{r4, r5, r6, pc}
 80083f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80083f8:	4798      	blx	r3
 80083fa:	3501      	adds	r5, #1
 80083fc:	e7ee      	b.n	80083dc <__libc_init_array+0xc>
 80083fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008402:	4798      	blx	r3
 8008404:	3501      	adds	r5, #1
 8008406:	e7f2      	b.n	80083ee <__libc_init_array+0x1e>
 8008408:	0800e7c0 	.word	0x0800e7c0
 800840c:	0800e7c0 	.word	0x0800e7c0
 8008410:	0800e7c0 	.word	0x0800e7c0
 8008414:	0800e7c4 	.word	0x0800e7c4

08008418 <memcpy>:
 8008418:	b510      	push	{r4, lr}
 800841a:	1e43      	subs	r3, r0, #1
 800841c:	440a      	add	r2, r1
 800841e:	4291      	cmp	r1, r2
 8008420:	d100      	bne.n	8008424 <memcpy+0xc>
 8008422:	bd10      	pop	{r4, pc}
 8008424:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008428:	f803 4f01 	strb.w	r4, [r3, #1]!
 800842c:	e7f7      	b.n	800841e <memcpy+0x6>

0800842e <memset>:
 800842e:	4402      	add	r2, r0
 8008430:	4603      	mov	r3, r0
 8008432:	4293      	cmp	r3, r2
 8008434:	d100      	bne.n	8008438 <memset+0xa>
 8008436:	4770      	bx	lr
 8008438:	f803 1b01 	strb.w	r1, [r3], #1
 800843c:	e7f9      	b.n	8008432 <memset+0x4>

0800843e <__cvt>:
 800843e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008442:	ec55 4b10 	vmov	r4, r5, d0
 8008446:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8008448:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800844c:	2d00      	cmp	r5, #0
 800844e:	460e      	mov	r6, r1
 8008450:	4691      	mov	r9, r2
 8008452:	4619      	mov	r1, r3
 8008454:	bfb8      	it	lt
 8008456:	4622      	movlt	r2, r4
 8008458:	462b      	mov	r3, r5
 800845a:	f027 0720 	bic.w	r7, r7, #32
 800845e:	bfbb      	ittet	lt
 8008460:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008464:	461d      	movlt	r5, r3
 8008466:	2300      	movge	r3, #0
 8008468:	232d      	movlt	r3, #45	; 0x2d
 800846a:	bfb8      	it	lt
 800846c:	4614      	movlt	r4, r2
 800846e:	2f46      	cmp	r7, #70	; 0x46
 8008470:	700b      	strb	r3, [r1, #0]
 8008472:	d004      	beq.n	800847e <__cvt+0x40>
 8008474:	2f45      	cmp	r7, #69	; 0x45
 8008476:	d100      	bne.n	800847a <__cvt+0x3c>
 8008478:	3601      	adds	r6, #1
 800847a:	2102      	movs	r1, #2
 800847c:	e000      	b.n	8008480 <__cvt+0x42>
 800847e:	2103      	movs	r1, #3
 8008480:	ab03      	add	r3, sp, #12
 8008482:	9301      	str	r3, [sp, #4]
 8008484:	ab02      	add	r3, sp, #8
 8008486:	9300      	str	r3, [sp, #0]
 8008488:	4632      	mov	r2, r6
 800848a:	4653      	mov	r3, sl
 800848c:	ec45 4b10 	vmov	d0, r4, r5
 8008490:	f001 ff6a 	bl	800a368 <_dtoa_r>
 8008494:	2f47      	cmp	r7, #71	; 0x47
 8008496:	4680      	mov	r8, r0
 8008498:	d102      	bne.n	80084a0 <__cvt+0x62>
 800849a:	f019 0f01 	tst.w	r9, #1
 800849e:	d026      	beq.n	80084ee <__cvt+0xb0>
 80084a0:	2f46      	cmp	r7, #70	; 0x46
 80084a2:	eb08 0906 	add.w	r9, r8, r6
 80084a6:	d111      	bne.n	80084cc <__cvt+0x8e>
 80084a8:	f898 3000 	ldrb.w	r3, [r8]
 80084ac:	2b30      	cmp	r3, #48	; 0x30
 80084ae:	d10a      	bne.n	80084c6 <__cvt+0x88>
 80084b0:	2200      	movs	r2, #0
 80084b2:	2300      	movs	r3, #0
 80084b4:	4620      	mov	r0, r4
 80084b6:	4629      	mov	r1, r5
 80084b8:	f7f8 fb06 	bl	8000ac8 <__aeabi_dcmpeq>
 80084bc:	b918      	cbnz	r0, 80084c6 <__cvt+0x88>
 80084be:	f1c6 0601 	rsb	r6, r6, #1
 80084c2:	f8ca 6000 	str.w	r6, [sl]
 80084c6:	f8da 3000 	ldr.w	r3, [sl]
 80084ca:	4499      	add	r9, r3
 80084cc:	2200      	movs	r2, #0
 80084ce:	2300      	movs	r3, #0
 80084d0:	4620      	mov	r0, r4
 80084d2:	4629      	mov	r1, r5
 80084d4:	f7f8 faf8 	bl	8000ac8 <__aeabi_dcmpeq>
 80084d8:	b938      	cbnz	r0, 80084ea <__cvt+0xac>
 80084da:	2230      	movs	r2, #48	; 0x30
 80084dc:	9b03      	ldr	r3, [sp, #12]
 80084de:	454b      	cmp	r3, r9
 80084e0:	d205      	bcs.n	80084ee <__cvt+0xb0>
 80084e2:	1c59      	adds	r1, r3, #1
 80084e4:	9103      	str	r1, [sp, #12]
 80084e6:	701a      	strb	r2, [r3, #0]
 80084e8:	e7f8      	b.n	80084dc <__cvt+0x9e>
 80084ea:	f8cd 900c 	str.w	r9, [sp, #12]
 80084ee:	9b03      	ldr	r3, [sp, #12]
 80084f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80084f2:	eba3 0308 	sub.w	r3, r3, r8
 80084f6:	4640      	mov	r0, r8
 80084f8:	6013      	str	r3, [r2, #0]
 80084fa:	b004      	add	sp, #16
 80084fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008500 <__exponent>:
 8008500:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008502:	2900      	cmp	r1, #0
 8008504:	4604      	mov	r4, r0
 8008506:	bfba      	itte	lt
 8008508:	4249      	neglt	r1, r1
 800850a:	232d      	movlt	r3, #45	; 0x2d
 800850c:	232b      	movge	r3, #43	; 0x2b
 800850e:	2909      	cmp	r1, #9
 8008510:	f804 2b02 	strb.w	r2, [r4], #2
 8008514:	7043      	strb	r3, [r0, #1]
 8008516:	dd20      	ble.n	800855a <__exponent+0x5a>
 8008518:	f10d 0307 	add.w	r3, sp, #7
 800851c:	461f      	mov	r7, r3
 800851e:	260a      	movs	r6, #10
 8008520:	fb91 f5f6 	sdiv	r5, r1, r6
 8008524:	fb06 1115 	mls	r1, r6, r5, r1
 8008528:	3130      	adds	r1, #48	; 0x30
 800852a:	2d09      	cmp	r5, #9
 800852c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008530:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8008534:	4629      	mov	r1, r5
 8008536:	dc09      	bgt.n	800854c <__exponent+0x4c>
 8008538:	3130      	adds	r1, #48	; 0x30
 800853a:	3b02      	subs	r3, #2
 800853c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008540:	42bb      	cmp	r3, r7
 8008542:	4622      	mov	r2, r4
 8008544:	d304      	bcc.n	8008550 <__exponent+0x50>
 8008546:	1a10      	subs	r0, r2, r0
 8008548:	b003      	add	sp, #12
 800854a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800854c:	4613      	mov	r3, r2
 800854e:	e7e7      	b.n	8008520 <__exponent+0x20>
 8008550:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008554:	f804 2b01 	strb.w	r2, [r4], #1
 8008558:	e7f2      	b.n	8008540 <__exponent+0x40>
 800855a:	2330      	movs	r3, #48	; 0x30
 800855c:	4419      	add	r1, r3
 800855e:	7083      	strb	r3, [r0, #2]
 8008560:	1d02      	adds	r2, r0, #4
 8008562:	70c1      	strb	r1, [r0, #3]
 8008564:	e7ef      	b.n	8008546 <__exponent+0x46>
	...

08008568 <_printf_float>:
 8008568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800856c:	b08d      	sub	sp, #52	; 0x34
 800856e:	460c      	mov	r4, r1
 8008570:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8008574:	4616      	mov	r6, r2
 8008576:	461f      	mov	r7, r3
 8008578:	4605      	mov	r5, r0
 800857a:	f003 f953 	bl	800b824 <_localeconv_r>
 800857e:	6803      	ldr	r3, [r0, #0]
 8008580:	9304      	str	r3, [sp, #16]
 8008582:	4618      	mov	r0, r3
 8008584:	f7f7 fe24 	bl	80001d0 <strlen>
 8008588:	2300      	movs	r3, #0
 800858a:	930a      	str	r3, [sp, #40]	; 0x28
 800858c:	f8d8 3000 	ldr.w	r3, [r8]
 8008590:	9005      	str	r0, [sp, #20]
 8008592:	3307      	adds	r3, #7
 8008594:	f023 0307 	bic.w	r3, r3, #7
 8008598:	f103 0208 	add.w	r2, r3, #8
 800859c:	f894 a018 	ldrb.w	sl, [r4, #24]
 80085a0:	f8d4 b000 	ldr.w	fp, [r4]
 80085a4:	f8c8 2000 	str.w	r2, [r8]
 80085a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ac:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80085b0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80085b4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80085b8:	9307      	str	r3, [sp, #28]
 80085ba:	f8cd 8018 	str.w	r8, [sp, #24]
 80085be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80085c2:	4ba7      	ldr	r3, [pc, #668]	; (8008860 <_printf_float+0x2f8>)
 80085c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80085c8:	f7f8 fab0 	bl	8000b2c <__aeabi_dcmpun>
 80085cc:	bb70      	cbnz	r0, 800862c <_printf_float+0xc4>
 80085ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80085d2:	4ba3      	ldr	r3, [pc, #652]	; (8008860 <_printf_float+0x2f8>)
 80085d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80085d8:	f7f8 fa8a 	bl	8000af0 <__aeabi_dcmple>
 80085dc:	bb30      	cbnz	r0, 800862c <_printf_float+0xc4>
 80085de:	2200      	movs	r2, #0
 80085e0:	2300      	movs	r3, #0
 80085e2:	4640      	mov	r0, r8
 80085e4:	4649      	mov	r1, r9
 80085e6:	f7f8 fa79 	bl	8000adc <__aeabi_dcmplt>
 80085ea:	b110      	cbz	r0, 80085f2 <_printf_float+0x8a>
 80085ec:	232d      	movs	r3, #45	; 0x2d
 80085ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085f2:	4a9c      	ldr	r2, [pc, #624]	; (8008864 <_printf_float+0x2fc>)
 80085f4:	4b9c      	ldr	r3, [pc, #624]	; (8008868 <_printf_float+0x300>)
 80085f6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80085fa:	bf8c      	ite	hi
 80085fc:	4690      	movhi	r8, r2
 80085fe:	4698      	movls	r8, r3
 8008600:	2303      	movs	r3, #3
 8008602:	f02b 0204 	bic.w	r2, fp, #4
 8008606:	6123      	str	r3, [r4, #16]
 8008608:	6022      	str	r2, [r4, #0]
 800860a:	f04f 0900 	mov.w	r9, #0
 800860e:	9700      	str	r7, [sp, #0]
 8008610:	4633      	mov	r3, r6
 8008612:	aa0b      	add	r2, sp, #44	; 0x2c
 8008614:	4621      	mov	r1, r4
 8008616:	4628      	mov	r0, r5
 8008618:	f000 f9e6 	bl	80089e8 <_printf_common>
 800861c:	3001      	adds	r0, #1
 800861e:	f040 808d 	bne.w	800873c <_printf_float+0x1d4>
 8008622:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008626:	b00d      	add	sp, #52	; 0x34
 8008628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800862c:	4642      	mov	r2, r8
 800862e:	464b      	mov	r3, r9
 8008630:	4640      	mov	r0, r8
 8008632:	4649      	mov	r1, r9
 8008634:	f7f8 fa7a 	bl	8000b2c <__aeabi_dcmpun>
 8008638:	b110      	cbz	r0, 8008640 <_printf_float+0xd8>
 800863a:	4a8c      	ldr	r2, [pc, #560]	; (800886c <_printf_float+0x304>)
 800863c:	4b8c      	ldr	r3, [pc, #560]	; (8008870 <_printf_float+0x308>)
 800863e:	e7da      	b.n	80085f6 <_printf_float+0x8e>
 8008640:	6861      	ldr	r1, [r4, #4]
 8008642:	1c4b      	adds	r3, r1, #1
 8008644:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8008648:	a80a      	add	r0, sp, #40	; 0x28
 800864a:	d13e      	bne.n	80086ca <_printf_float+0x162>
 800864c:	2306      	movs	r3, #6
 800864e:	6063      	str	r3, [r4, #4]
 8008650:	2300      	movs	r3, #0
 8008652:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8008656:	ab09      	add	r3, sp, #36	; 0x24
 8008658:	9300      	str	r3, [sp, #0]
 800865a:	ec49 8b10 	vmov	d0, r8, r9
 800865e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008662:	6022      	str	r2, [r4, #0]
 8008664:	f8cd a004 	str.w	sl, [sp, #4]
 8008668:	6861      	ldr	r1, [r4, #4]
 800866a:	4628      	mov	r0, r5
 800866c:	f7ff fee7 	bl	800843e <__cvt>
 8008670:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8008674:	2b47      	cmp	r3, #71	; 0x47
 8008676:	4680      	mov	r8, r0
 8008678:	d109      	bne.n	800868e <_printf_float+0x126>
 800867a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800867c:	1cd8      	adds	r0, r3, #3
 800867e:	db02      	blt.n	8008686 <_printf_float+0x11e>
 8008680:	6862      	ldr	r2, [r4, #4]
 8008682:	4293      	cmp	r3, r2
 8008684:	dd47      	ble.n	8008716 <_printf_float+0x1ae>
 8008686:	f1aa 0a02 	sub.w	sl, sl, #2
 800868a:	fa5f fa8a 	uxtb.w	sl, sl
 800868e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008692:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008694:	d824      	bhi.n	80086e0 <_printf_float+0x178>
 8008696:	3901      	subs	r1, #1
 8008698:	4652      	mov	r2, sl
 800869a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800869e:	9109      	str	r1, [sp, #36]	; 0x24
 80086a0:	f7ff ff2e 	bl	8008500 <__exponent>
 80086a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086a6:	1813      	adds	r3, r2, r0
 80086a8:	2a01      	cmp	r2, #1
 80086aa:	4681      	mov	r9, r0
 80086ac:	6123      	str	r3, [r4, #16]
 80086ae:	dc02      	bgt.n	80086b6 <_printf_float+0x14e>
 80086b0:	6822      	ldr	r2, [r4, #0]
 80086b2:	07d1      	lsls	r1, r2, #31
 80086b4:	d501      	bpl.n	80086ba <_printf_float+0x152>
 80086b6:	3301      	adds	r3, #1
 80086b8:	6123      	str	r3, [r4, #16]
 80086ba:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d0a5      	beq.n	800860e <_printf_float+0xa6>
 80086c2:	232d      	movs	r3, #45	; 0x2d
 80086c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086c8:	e7a1      	b.n	800860e <_printf_float+0xa6>
 80086ca:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80086ce:	f000 8177 	beq.w	80089c0 <_printf_float+0x458>
 80086d2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80086d6:	d1bb      	bne.n	8008650 <_printf_float+0xe8>
 80086d8:	2900      	cmp	r1, #0
 80086da:	d1b9      	bne.n	8008650 <_printf_float+0xe8>
 80086dc:	2301      	movs	r3, #1
 80086de:	e7b6      	b.n	800864e <_printf_float+0xe6>
 80086e0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80086e4:	d119      	bne.n	800871a <_printf_float+0x1b2>
 80086e6:	2900      	cmp	r1, #0
 80086e8:	6863      	ldr	r3, [r4, #4]
 80086ea:	dd0c      	ble.n	8008706 <_printf_float+0x19e>
 80086ec:	6121      	str	r1, [r4, #16]
 80086ee:	b913      	cbnz	r3, 80086f6 <_printf_float+0x18e>
 80086f0:	6822      	ldr	r2, [r4, #0]
 80086f2:	07d2      	lsls	r2, r2, #31
 80086f4:	d502      	bpl.n	80086fc <_printf_float+0x194>
 80086f6:	3301      	adds	r3, #1
 80086f8:	440b      	add	r3, r1
 80086fa:	6123      	str	r3, [r4, #16]
 80086fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086fe:	65a3      	str	r3, [r4, #88]	; 0x58
 8008700:	f04f 0900 	mov.w	r9, #0
 8008704:	e7d9      	b.n	80086ba <_printf_float+0x152>
 8008706:	b913      	cbnz	r3, 800870e <_printf_float+0x1a6>
 8008708:	6822      	ldr	r2, [r4, #0]
 800870a:	07d0      	lsls	r0, r2, #31
 800870c:	d501      	bpl.n	8008712 <_printf_float+0x1aa>
 800870e:	3302      	adds	r3, #2
 8008710:	e7f3      	b.n	80086fa <_printf_float+0x192>
 8008712:	2301      	movs	r3, #1
 8008714:	e7f1      	b.n	80086fa <_printf_float+0x192>
 8008716:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800871a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800871e:	4293      	cmp	r3, r2
 8008720:	db05      	blt.n	800872e <_printf_float+0x1c6>
 8008722:	6822      	ldr	r2, [r4, #0]
 8008724:	6123      	str	r3, [r4, #16]
 8008726:	07d1      	lsls	r1, r2, #31
 8008728:	d5e8      	bpl.n	80086fc <_printf_float+0x194>
 800872a:	3301      	adds	r3, #1
 800872c:	e7e5      	b.n	80086fa <_printf_float+0x192>
 800872e:	2b00      	cmp	r3, #0
 8008730:	bfd4      	ite	le
 8008732:	f1c3 0302 	rsble	r3, r3, #2
 8008736:	2301      	movgt	r3, #1
 8008738:	4413      	add	r3, r2
 800873a:	e7de      	b.n	80086fa <_printf_float+0x192>
 800873c:	6823      	ldr	r3, [r4, #0]
 800873e:	055a      	lsls	r2, r3, #21
 8008740:	d407      	bmi.n	8008752 <_printf_float+0x1ea>
 8008742:	6923      	ldr	r3, [r4, #16]
 8008744:	4642      	mov	r2, r8
 8008746:	4631      	mov	r1, r6
 8008748:	4628      	mov	r0, r5
 800874a:	47b8      	blx	r7
 800874c:	3001      	adds	r0, #1
 800874e:	d12b      	bne.n	80087a8 <_printf_float+0x240>
 8008750:	e767      	b.n	8008622 <_printf_float+0xba>
 8008752:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008756:	f240 80dc 	bls.w	8008912 <_printf_float+0x3aa>
 800875a:	2200      	movs	r2, #0
 800875c:	2300      	movs	r3, #0
 800875e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008762:	f7f8 f9b1 	bl	8000ac8 <__aeabi_dcmpeq>
 8008766:	2800      	cmp	r0, #0
 8008768:	d033      	beq.n	80087d2 <_printf_float+0x26a>
 800876a:	2301      	movs	r3, #1
 800876c:	4a41      	ldr	r2, [pc, #260]	; (8008874 <_printf_float+0x30c>)
 800876e:	4631      	mov	r1, r6
 8008770:	4628      	mov	r0, r5
 8008772:	47b8      	blx	r7
 8008774:	3001      	adds	r0, #1
 8008776:	f43f af54 	beq.w	8008622 <_printf_float+0xba>
 800877a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800877e:	429a      	cmp	r2, r3
 8008780:	db02      	blt.n	8008788 <_printf_float+0x220>
 8008782:	6823      	ldr	r3, [r4, #0]
 8008784:	07d8      	lsls	r0, r3, #31
 8008786:	d50f      	bpl.n	80087a8 <_printf_float+0x240>
 8008788:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800878c:	4631      	mov	r1, r6
 800878e:	4628      	mov	r0, r5
 8008790:	47b8      	blx	r7
 8008792:	3001      	adds	r0, #1
 8008794:	f43f af45 	beq.w	8008622 <_printf_float+0xba>
 8008798:	f04f 0800 	mov.w	r8, #0
 800879c:	f104 091a 	add.w	r9, r4, #26
 80087a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087a2:	3b01      	subs	r3, #1
 80087a4:	4543      	cmp	r3, r8
 80087a6:	dc09      	bgt.n	80087bc <_printf_float+0x254>
 80087a8:	6823      	ldr	r3, [r4, #0]
 80087aa:	079b      	lsls	r3, r3, #30
 80087ac:	f100 8103 	bmi.w	80089b6 <_printf_float+0x44e>
 80087b0:	68e0      	ldr	r0, [r4, #12]
 80087b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087b4:	4298      	cmp	r0, r3
 80087b6:	bfb8      	it	lt
 80087b8:	4618      	movlt	r0, r3
 80087ba:	e734      	b.n	8008626 <_printf_float+0xbe>
 80087bc:	2301      	movs	r3, #1
 80087be:	464a      	mov	r2, r9
 80087c0:	4631      	mov	r1, r6
 80087c2:	4628      	mov	r0, r5
 80087c4:	47b8      	blx	r7
 80087c6:	3001      	adds	r0, #1
 80087c8:	f43f af2b 	beq.w	8008622 <_printf_float+0xba>
 80087cc:	f108 0801 	add.w	r8, r8, #1
 80087d0:	e7e6      	b.n	80087a0 <_printf_float+0x238>
 80087d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	dc2b      	bgt.n	8008830 <_printf_float+0x2c8>
 80087d8:	2301      	movs	r3, #1
 80087da:	4a26      	ldr	r2, [pc, #152]	; (8008874 <_printf_float+0x30c>)
 80087dc:	4631      	mov	r1, r6
 80087de:	4628      	mov	r0, r5
 80087e0:	47b8      	blx	r7
 80087e2:	3001      	adds	r0, #1
 80087e4:	f43f af1d 	beq.w	8008622 <_printf_float+0xba>
 80087e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087ea:	b923      	cbnz	r3, 80087f6 <_printf_float+0x28e>
 80087ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087ee:	b913      	cbnz	r3, 80087f6 <_printf_float+0x28e>
 80087f0:	6823      	ldr	r3, [r4, #0]
 80087f2:	07d9      	lsls	r1, r3, #31
 80087f4:	d5d8      	bpl.n	80087a8 <_printf_float+0x240>
 80087f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087fa:	4631      	mov	r1, r6
 80087fc:	4628      	mov	r0, r5
 80087fe:	47b8      	blx	r7
 8008800:	3001      	adds	r0, #1
 8008802:	f43f af0e 	beq.w	8008622 <_printf_float+0xba>
 8008806:	f04f 0900 	mov.w	r9, #0
 800880a:	f104 0a1a 	add.w	sl, r4, #26
 800880e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008810:	425b      	negs	r3, r3
 8008812:	454b      	cmp	r3, r9
 8008814:	dc01      	bgt.n	800881a <_printf_float+0x2b2>
 8008816:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008818:	e794      	b.n	8008744 <_printf_float+0x1dc>
 800881a:	2301      	movs	r3, #1
 800881c:	4652      	mov	r2, sl
 800881e:	4631      	mov	r1, r6
 8008820:	4628      	mov	r0, r5
 8008822:	47b8      	blx	r7
 8008824:	3001      	adds	r0, #1
 8008826:	f43f aefc 	beq.w	8008622 <_printf_float+0xba>
 800882a:	f109 0901 	add.w	r9, r9, #1
 800882e:	e7ee      	b.n	800880e <_printf_float+0x2a6>
 8008830:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008832:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008834:	429a      	cmp	r2, r3
 8008836:	bfa8      	it	ge
 8008838:	461a      	movge	r2, r3
 800883a:	2a00      	cmp	r2, #0
 800883c:	4691      	mov	r9, r2
 800883e:	dd07      	ble.n	8008850 <_printf_float+0x2e8>
 8008840:	4613      	mov	r3, r2
 8008842:	4631      	mov	r1, r6
 8008844:	4642      	mov	r2, r8
 8008846:	4628      	mov	r0, r5
 8008848:	47b8      	blx	r7
 800884a:	3001      	adds	r0, #1
 800884c:	f43f aee9 	beq.w	8008622 <_printf_float+0xba>
 8008850:	f104 031a 	add.w	r3, r4, #26
 8008854:	f04f 0b00 	mov.w	fp, #0
 8008858:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800885c:	9306      	str	r3, [sp, #24]
 800885e:	e015      	b.n	800888c <_printf_float+0x324>
 8008860:	7fefffff 	.word	0x7fefffff
 8008864:	0800e2c8 	.word	0x0800e2c8
 8008868:	0800e2c4 	.word	0x0800e2c4
 800886c:	0800e2d0 	.word	0x0800e2d0
 8008870:	0800e2cc 	.word	0x0800e2cc
 8008874:	0800e2d4 	.word	0x0800e2d4
 8008878:	2301      	movs	r3, #1
 800887a:	9a06      	ldr	r2, [sp, #24]
 800887c:	4631      	mov	r1, r6
 800887e:	4628      	mov	r0, r5
 8008880:	47b8      	blx	r7
 8008882:	3001      	adds	r0, #1
 8008884:	f43f aecd 	beq.w	8008622 <_printf_float+0xba>
 8008888:	f10b 0b01 	add.w	fp, fp, #1
 800888c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008890:	ebaa 0309 	sub.w	r3, sl, r9
 8008894:	455b      	cmp	r3, fp
 8008896:	dcef      	bgt.n	8008878 <_printf_float+0x310>
 8008898:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800889c:	429a      	cmp	r2, r3
 800889e:	44d0      	add	r8, sl
 80088a0:	db15      	blt.n	80088ce <_printf_float+0x366>
 80088a2:	6823      	ldr	r3, [r4, #0]
 80088a4:	07da      	lsls	r2, r3, #31
 80088a6:	d412      	bmi.n	80088ce <_printf_float+0x366>
 80088a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088ac:	eba3 020a 	sub.w	r2, r3, sl
 80088b0:	eba3 0a01 	sub.w	sl, r3, r1
 80088b4:	4592      	cmp	sl, r2
 80088b6:	bfa8      	it	ge
 80088b8:	4692      	movge	sl, r2
 80088ba:	f1ba 0f00 	cmp.w	sl, #0
 80088be:	dc0e      	bgt.n	80088de <_printf_float+0x376>
 80088c0:	f04f 0800 	mov.w	r8, #0
 80088c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80088c8:	f104 091a 	add.w	r9, r4, #26
 80088cc:	e019      	b.n	8008902 <_printf_float+0x39a>
 80088ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088d2:	4631      	mov	r1, r6
 80088d4:	4628      	mov	r0, r5
 80088d6:	47b8      	blx	r7
 80088d8:	3001      	adds	r0, #1
 80088da:	d1e5      	bne.n	80088a8 <_printf_float+0x340>
 80088dc:	e6a1      	b.n	8008622 <_printf_float+0xba>
 80088de:	4653      	mov	r3, sl
 80088e0:	4642      	mov	r2, r8
 80088e2:	4631      	mov	r1, r6
 80088e4:	4628      	mov	r0, r5
 80088e6:	47b8      	blx	r7
 80088e8:	3001      	adds	r0, #1
 80088ea:	d1e9      	bne.n	80088c0 <_printf_float+0x358>
 80088ec:	e699      	b.n	8008622 <_printf_float+0xba>
 80088ee:	2301      	movs	r3, #1
 80088f0:	464a      	mov	r2, r9
 80088f2:	4631      	mov	r1, r6
 80088f4:	4628      	mov	r0, r5
 80088f6:	47b8      	blx	r7
 80088f8:	3001      	adds	r0, #1
 80088fa:	f43f ae92 	beq.w	8008622 <_printf_float+0xba>
 80088fe:	f108 0801 	add.w	r8, r8, #1
 8008902:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008906:	1a9b      	subs	r3, r3, r2
 8008908:	eba3 030a 	sub.w	r3, r3, sl
 800890c:	4543      	cmp	r3, r8
 800890e:	dcee      	bgt.n	80088ee <_printf_float+0x386>
 8008910:	e74a      	b.n	80087a8 <_printf_float+0x240>
 8008912:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008914:	2a01      	cmp	r2, #1
 8008916:	dc01      	bgt.n	800891c <_printf_float+0x3b4>
 8008918:	07db      	lsls	r3, r3, #31
 800891a:	d53a      	bpl.n	8008992 <_printf_float+0x42a>
 800891c:	2301      	movs	r3, #1
 800891e:	4642      	mov	r2, r8
 8008920:	4631      	mov	r1, r6
 8008922:	4628      	mov	r0, r5
 8008924:	47b8      	blx	r7
 8008926:	3001      	adds	r0, #1
 8008928:	f43f ae7b 	beq.w	8008622 <_printf_float+0xba>
 800892c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008930:	4631      	mov	r1, r6
 8008932:	4628      	mov	r0, r5
 8008934:	47b8      	blx	r7
 8008936:	3001      	adds	r0, #1
 8008938:	f108 0801 	add.w	r8, r8, #1
 800893c:	f43f ae71 	beq.w	8008622 <_printf_float+0xba>
 8008940:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008942:	2200      	movs	r2, #0
 8008944:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8008948:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800894c:	2300      	movs	r3, #0
 800894e:	f7f8 f8bb 	bl	8000ac8 <__aeabi_dcmpeq>
 8008952:	b9c8      	cbnz	r0, 8008988 <_printf_float+0x420>
 8008954:	4653      	mov	r3, sl
 8008956:	4642      	mov	r2, r8
 8008958:	4631      	mov	r1, r6
 800895a:	4628      	mov	r0, r5
 800895c:	47b8      	blx	r7
 800895e:	3001      	adds	r0, #1
 8008960:	d10e      	bne.n	8008980 <_printf_float+0x418>
 8008962:	e65e      	b.n	8008622 <_printf_float+0xba>
 8008964:	2301      	movs	r3, #1
 8008966:	4652      	mov	r2, sl
 8008968:	4631      	mov	r1, r6
 800896a:	4628      	mov	r0, r5
 800896c:	47b8      	blx	r7
 800896e:	3001      	adds	r0, #1
 8008970:	f43f ae57 	beq.w	8008622 <_printf_float+0xba>
 8008974:	f108 0801 	add.w	r8, r8, #1
 8008978:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800897a:	3b01      	subs	r3, #1
 800897c:	4543      	cmp	r3, r8
 800897e:	dcf1      	bgt.n	8008964 <_printf_float+0x3fc>
 8008980:	464b      	mov	r3, r9
 8008982:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008986:	e6de      	b.n	8008746 <_printf_float+0x1de>
 8008988:	f04f 0800 	mov.w	r8, #0
 800898c:	f104 0a1a 	add.w	sl, r4, #26
 8008990:	e7f2      	b.n	8008978 <_printf_float+0x410>
 8008992:	2301      	movs	r3, #1
 8008994:	e7df      	b.n	8008956 <_printf_float+0x3ee>
 8008996:	2301      	movs	r3, #1
 8008998:	464a      	mov	r2, r9
 800899a:	4631      	mov	r1, r6
 800899c:	4628      	mov	r0, r5
 800899e:	47b8      	blx	r7
 80089a0:	3001      	adds	r0, #1
 80089a2:	f43f ae3e 	beq.w	8008622 <_printf_float+0xba>
 80089a6:	f108 0801 	add.w	r8, r8, #1
 80089aa:	68e3      	ldr	r3, [r4, #12]
 80089ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80089ae:	1a9b      	subs	r3, r3, r2
 80089b0:	4543      	cmp	r3, r8
 80089b2:	dcf0      	bgt.n	8008996 <_printf_float+0x42e>
 80089b4:	e6fc      	b.n	80087b0 <_printf_float+0x248>
 80089b6:	f04f 0800 	mov.w	r8, #0
 80089ba:	f104 0919 	add.w	r9, r4, #25
 80089be:	e7f4      	b.n	80089aa <_printf_float+0x442>
 80089c0:	2900      	cmp	r1, #0
 80089c2:	f43f ae8b 	beq.w	80086dc <_printf_float+0x174>
 80089c6:	2300      	movs	r3, #0
 80089c8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80089cc:	ab09      	add	r3, sp, #36	; 0x24
 80089ce:	9300      	str	r3, [sp, #0]
 80089d0:	ec49 8b10 	vmov	d0, r8, r9
 80089d4:	6022      	str	r2, [r4, #0]
 80089d6:	f8cd a004 	str.w	sl, [sp, #4]
 80089da:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80089de:	4628      	mov	r0, r5
 80089e0:	f7ff fd2d 	bl	800843e <__cvt>
 80089e4:	4680      	mov	r8, r0
 80089e6:	e648      	b.n	800867a <_printf_float+0x112>

080089e8 <_printf_common>:
 80089e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089ec:	4691      	mov	r9, r2
 80089ee:	461f      	mov	r7, r3
 80089f0:	688a      	ldr	r2, [r1, #8]
 80089f2:	690b      	ldr	r3, [r1, #16]
 80089f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80089f8:	4293      	cmp	r3, r2
 80089fa:	bfb8      	it	lt
 80089fc:	4613      	movlt	r3, r2
 80089fe:	f8c9 3000 	str.w	r3, [r9]
 8008a02:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008a06:	4606      	mov	r6, r0
 8008a08:	460c      	mov	r4, r1
 8008a0a:	b112      	cbz	r2, 8008a12 <_printf_common+0x2a>
 8008a0c:	3301      	adds	r3, #1
 8008a0e:	f8c9 3000 	str.w	r3, [r9]
 8008a12:	6823      	ldr	r3, [r4, #0]
 8008a14:	0699      	lsls	r1, r3, #26
 8008a16:	bf42      	ittt	mi
 8008a18:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008a1c:	3302      	addmi	r3, #2
 8008a1e:	f8c9 3000 	strmi.w	r3, [r9]
 8008a22:	6825      	ldr	r5, [r4, #0]
 8008a24:	f015 0506 	ands.w	r5, r5, #6
 8008a28:	d107      	bne.n	8008a3a <_printf_common+0x52>
 8008a2a:	f104 0a19 	add.w	sl, r4, #25
 8008a2e:	68e3      	ldr	r3, [r4, #12]
 8008a30:	f8d9 2000 	ldr.w	r2, [r9]
 8008a34:	1a9b      	subs	r3, r3, r2
 8008a36:	42ab      	cmp	r3, r5
 8008a38:	dc28      	bgt.n	8008a8c <_printf_common+0xa4>
 8008a3a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008a3e:	6822      	ldr	r2, [r4, #0]
 8008a40:	3300      	adds	r3, #0
 8008a42:	bf18      	it	ne
 8008a44:	2301      	movne	r3, #1
 8008a46:	0692      	lsls	r2, r2, #26
 8008a48:	d42d      	bmi.n	8008aa6 <_printf_common+0xbe>
 8008a4a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a4e:	4639      	mov	r1, r7
 8008a50:	4630      	mov	r0, r6
 8008a52:	47c0      	blx	r8
 8008a54:	3001      	adds	r0, #1
 8008a56:	d020      	beq.n	8008a9a <_printf_common+0xb2>
 8008a58:	6823      	ldr	r3, [r4, #0]
 8008a5a:	68e5      	ldr	r5, [r4, #12]
 8008a5c:	f8d9 2000 	ldr.w	r2, [r9]
 8008a60:	f003 0306 	and.w	r3, r3, #6
 8008a64:	2b04      	cmp	r3, #4
 8008a66:	bf08      	it	eq
 8008a68:	1aad      	subeq	r5, r5, r2
 8008a6a:	68a3      	ldr	r3, [r4, #8]
 8008a6c:	6922      	ldr	r2, [r4, #16]
 8008a6e:	bf0c      	ite	eq
 8008a70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a74:	2500      	movne	r5, #0
 8008a76:	4293      	cmp	r3, r2
 8008a78:	bfc4      	itt	gt
 8008a7a:	1a9b      	subgt	r3, r3, r2
 8008a7c:	18ed      	addgt	r5, r5, r3
 8008a7e:	f04f 0900 	mov.w	r9, #0
 8008a82:	341a      	adds	r4, #26
 8008a84:	454d      	cmp	r5, r9
 8008a86:	d11a      	bne.n	8008abe <_printf_common+0xd6>
 8008a88:	2000      	movs	r0, #0
 8008a8a:	e008      	b.n	8008a9e <_printf_common+0xb6>
 8008a8c:	2301      	movs	r3, #1
 8008a8e:	4652      	mov	r2, sl
 8008a90:	4639      	mov	r1, r7
 8008a92:	4630      	mov	r0, r6
 8008a94:	47c0      	blx	r8
 8008a96:	3001      	adds	r0, #1
 8008a98:	d103      	bne.n	8008aa2 <_printf_common+0xba>
 8008a9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aa2:	3501      	adds	r5, #1
 8008aa4:	e7c3      	b.n	8008a2e <_printf_common+0x46>
 8008aa6:	18e1      	adds	r1, r4, r3
 8008aa8:	1c5a      	adds	r2, r3, #1
 8008aaa:	2030      	movs	r0, #48	; 0x30
 8008aac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008ab0:	4422      	add	r2, r4
 8008ab2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008ab6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008aba:	3302      	adds	r3, #2
 8008abc:	e7c5      	b.n	8008a4a <_printf_common+0x62>
 8008abe:	2301      	movs	r3, #1
 8008ac0:	4622      	mov	r2, r4
 8008ac2:	4639      	mov	r1, r7
 8008ac4:	4630      	mov	r0, r6
 8008ac6:	47c0      	blx	r8
 8008ac8:	3001      	adds	r0, #1
 8008aca:	d0e6      	beq.n	8008a9a <_printf_common+0xb2>
 8008acc:	f109 0901 	add.w	r9, r9, #1
 8008ad0:	e7d8      	b.n	8008a84 <_printf_common+0x9c>
	...

08008ad4 <_printf_i>:
 8008ad4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008ad8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008adc:	460c      	mov	r4, r1
 8008ade:	7e09      	ldrb	r1, [r1, #24]
 8008ae0:	b085      	sub	sp, #20
 8008ae2:	296e      	cmp	r1, #110	; 0x6e
 8008ae4:	4617      	mov	r7, r2
 8008ae6:	4606      	mov	r6, r0
 8008ae8:	4698      	mov	r8, r3
 8008aea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008aec:	f000 80b3 	beq.w	8008c56 <_printf_i+0x182>
 8008af0:	d822      	bhi.n	8008b38 <_printf_i+0x64>
 8008af2:	2963      	cmp	r1, #99	; 0x63
 8008af4:	d036      	beq.n	8008b64 <_printf_i+0x90>
 8008af6:	d80a      	bhi.n	8008b0e <_printf_i+0x3a>
 8008af8:	2900      	cmp	r1, #0
 8008afa:	f000 80b9 	beq.w	8008c70 <_printf_i+0x19c>
 8008afe:	2958      	cmp	r1, #88	; 0x58
 8008b00:	f000 8083 	beq.w	8008c0a <_printf_i+0x136>
 8008b04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b08:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008b0c:	e032      	b.n	8008b74 <_printf_i+0xa0>
 8008b0e:	2964      	cmp	r1, #100	; 0x64
 8008b10:	d001      	beq.n	8008b16 <_printf_i+0x42>
 8008b12:	2969      	cmp	r1, #105	; 0x69
 8008b14:	d1f6      	bne.n	8008b04 <_printf_i+0x30>
 8008b16:	6820      	ldr	r0, [r4, #0]
 8008b18:	6813      	ldr	r3, [r2, #0]
 8008b1a:	0605      	lsls	r5, r0, #24
 8008b1c:	f103 0104 	add.w	r1, r3, #4
 8008b20:	d52a      	bpl.n	8008b78 <_printf_i+0xa4>
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	6011      	str	r1, [r2, #0]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	da03      	bge.n	8008b32 <_printf_i+0x5e>
 8008b2a:	222d      	movs	r2, #45	; 0x2d
 8008b2c:	425b      	negs	r3, r3
 8008b2e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008b32:	486f      	ldr	r0, [pc, #444]	; (8008cf0 <_printf_i+0x21c>)
 8008b34:	220a      	movs	r2, #10
 8008b36:	e039      	b.n	8008bac <_printf_i+0xd8>
 8008b38:	2973      	cmp	r1, #115	; 0x73
 8008b3a:	f000 809d 	beq.w	8008c78 <_printf_i+0x1a4>
 8008b3e:	d808      	bhi.n	8008b52 <_printf_i+0x7e>
 8008b40:	296f      	cmp	r1, #111	; 0x6f
 8008b42:	d020      	beq.n	8008b86 <_printf_i+0xb2>
 8008b44:	2970      	cmp	r1, #112	; 0x70
 8008b46:	d1dd      	bne.n	8008b04 <_printf_i+0x30>
 8008b48:	6823      	ldr	r3, [r4, #0]
 8008b4a:	f043 0320 	orr.w	r3, r3, #32
 8008b4e:	6023      	str	r3, [r4, #0]
 8008b50:	e003      	b.n	8008b5a <_printf_i+0x86>
 8008b52:	2975      	cmp	r1, #117	; 0x75
 8008b54:	d017      	beq.n	8008b86 <_printf_i+0xb2>
 8008b56:	2978      	cmp	r1, #120	; 0x78
 8008b58:	d1d4      	bne.n	8008b04 <_printf_i+0x30>
 8008b5a:	2378      	movs	r3, #120	; 0x78
 8008b5c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008b60:	4864      	ldr	r0, [pc, #400]	; (8008cf4 <_printf_i+0x220>)
 8008b62:	e055      	b.n	8008c10 <_printf_i+0x13c>
 8008b64:	6813      	ldr	r3, [r2, #0]
 8008b66:	1d19      	adds	r1, r3, #4
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	6011      	str	r1, [r2, #0]
 8008b6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b74:	2301      	movs	r3, #1
 8008b76:	e08c      	b.n	8008c92 <_printf_i+0x1be>
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	6011      	str	r1, [r2, #0]
 8008b7c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008b80:	bf18      	it	ne
 8008b82:	b21b      	sxthne	r3, r3
 8008b84:	e7cf      	b.n	8008b26 <_printf_i+0x52>
 8008b86:	6813      	ldr	r3, [r2, #0]
 8008b88:	6825      	ldr	r5, [r4, #0]
 8008b8a:	1d18      	adds	r0, r3, #4
 8008b8c:	6010      	str	r0, [r2, #0]
 8008b8e:	0628      	lsls	r0, r5, #24
 8008b90:	d501      	bpl.n	8008b96 <_printf_i+0xc2>
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	e002      	b.n	8008b9c <_printf_i+0xc8>
 8008b96:	0668      	lsls	r0, r5, #25
 8008b98:	d5fb      	bpl.n	8008b92 <_printf_i+0xbe>
 8008b9a:	881b      	ldrh	r3, [r3, #0]
 8008b9c:	4854      	ldr	r0, [pc, #336]	; (8008cf0 <_printf_i+0x21c>)
 8008b9e:	296f      	cmp	r1, #111	; 0x6f
 8008ba0:	bf14      	ite	ne
 8008ba2:	220a      	movne	r2, #10
 8008ba4:	2208      	moveq	r2, #8
 8008ba6:	2100      	movs	r1, #0
 8008ba8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008bac:	6865      	ldr	r5, [r4, #4]
 8008bae:	60a5      	str	r5, [r4, #8]
 8008bb0:	2d00      	cmp	r5, #0
 8008bb2:	f2c0 8095 	blt.w	8008ce0 <_printf_i+0x20c>
 8008bb6:	6821      	ldr	r1, [r4, #0]
 8008bb8:	f021 0104 	bic.w	r1, r1, #4
 8008bbc:	6021      	str	r1, [r4, #0]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d13d      	bne.n	8008c3e <_printf_i+0x16a>
 8008bc2:	2d00      	cmp	r5, #0
 8008bc4:	f040 808e 	bne.w	8008ce4 <_printf_i+0x210>
 8008bc8:	4665      	mov	r5, ip
 8008bca:	2a08      	cmp	r2, #8
 8008bcc:	d10b      	bne.n	8008be6 <_printf_i+0x112>
 8008bce:	6823      	ldr	r3, [r4, #0]
 8008bd0:	07db      	lsls	r3, r3, #31
 8008bd2:	d508      	bpl.n	8008be6 <_printf_i+0x112>
 8008bd4:	6923      	ldr	r3, [r4, #16]
 8008bd6:	6862      	ldr	r2, [r4, #4]
 8008bd8:	429a      	cmp	r2, r3
 8008bda:	bfde      	ittt	le
 8008bdc:	2330      	movle	r3, #48	; 0x30
 8008bde:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008be2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008be6:	ebac 0305 	sub.w	r3, ip, r5
 8008bea:	6123      	str	r3, [r4, #16]
 8008bec:	f8cd 8000 	str.w	r8, [sp]
 8008bf0:	463b      	mov	r3, r7
 8008bf2:	aa03      	add	r2, sp, #12
 8008bf4:	4621      	mov	r1, r4
 8008bf6:	4630      	mov	r0, r6
 8008bf8:	f7ff fef6 	bl	80089e8 <_printf_common>
 8008bfc:	3001      	adds	r0, #1
 8008bfe:	d14d      	bne.n	8008c9c <_printf_i+0x1c8>
 8008c00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008c04:	b005      	add	sp, #20
 8008c06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c0a:	4839      	ldr	r0, [pc, #228]	; (8008cf0 <_printf_i+0x21c>)
 8008c0c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008c10:	6813      	ldr	r3, [r2, #0]
 8008c12:	6821      	ldr	r1, [r4, #0]
 8008c14:	1d1d      	adds	r5, r3, #4
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	6015      	str	r5, [r2, #0]
 8008c1a:	060a      	lsls	r2, r1, #24
 8008c1c:	d50b      	bpl.n	8008c36 <_printf_i+0x162>
 8008c1e:	07ca      	lsls	r2, r1, #31
 8008c20:	bf44      	itt	mi
 8008c22:	f041 0120 	orrmi.w	r1, r1, #32
 8008c26:	6021      	strmi	r1, [r4, #0]
 8008c28:	b91b      	cbnz	r3, 8008c32 <_printf_i+0x15e>
 8008c2a:	6822      	ldr	r2, [r4, #0]
 8008c2c:	f022 0220 	bic.w	r2, r2, #32
 8008c30:	6022      	str	r2, [r4, #0]
 8008c32:	2210      	movs	r2, #16
 8008c34:	e7b7      	b.n	8008ba6 <_printf_i+0xd2>
 8008c36:	064d      	lsls	r5, r1, #25
 8008c38:	bf48      	it	mi
 8008c3a:	b29b      	uxthmi	r3, r3
 8008c3c:	e7ef      	b.n	8008c1e <_printf_i+0x14a>
 8008c3e:	4665      	mov	r5, ip
 8008c40:	fbb3 f1f2 	udiv	r1, r3, r2
 8008c44:	fb02 3311 	mls	r3, r2, r1, r3
 8008c48:	5cc3      	ldrb	r3, [r0, r3]
 8008c4a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008c4e:	460b      	mov	r3, r1
 8008c50:	2900      	cmp	r1, #0
 8008c52:	d1f5      	bne.n	8008c40 <_printf_i+0x16c>
 8008c54:	e7b9      	b.n	8008bca <_printf_i+0xf6>
 8008c56:	6813      	ldr	r3, [r2, #0]
 8008c58:	6825      	ldr	r5, [r4, #0]
 8008c5a:	6961      	ldr	r1, [r4, #20]
 8008c5c:	1d18      	adds	r0, r3, #4
 8008c5e:	6010      	str	r0, [r2, #0]
 8008c60:	0628      	lsls	r0, r5, #24
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	d501      	bpl.n	8008c6a <_printf_i+0x196>
 8008c66:	6019      	str	r1, [r3, #0]
 8008c68:	e002      	b.n	8008c70 <_printf_i+0x19c>
 8008c6a:	066a      	lsls	r2, r5, #25
 8008c6c:	d5fb      	bpl.n	8008c66 <_printf_i+0x192>
 8008c6e:	8019      	strh	r1, [r3, #0]
 8008c70:	2300      	movs	r3, #0
 8008c72:	6123      	str	r3, [r4, #16]
 8008c74:	4665      	mov	r5, ip
 8008c76:	e7b9      	b.n	8008bec <_printf_i+0x118>
 8008c78:	6813      	ldr	r3, [r2, #0]
 8008c7a:	1d19      	adds	r1, r3, #4
 8008c7c:	6011      	str	r1, [r2, #0]
 8008c7e:	681d      	ldr	r5, [r3, #0]
 8008c80:	6862      	ldr	r2, [r4, #4]
 8008c82:	2100      	movs	r1, #0
 8008c84:	4628      	mov	r0, r5
 8008c86:	f7f7 faab 	bl	80001e0 <memchr>
 8008c8a:	b108      	cbz	r0, 8008c90 <_printf_i+0x1bc>
 8008c8c:	1b40      	subs	r0, r0, r5
 8008c8e:	6060      	str	r0, [r4, #4]
 8008c90:	6863      	ldr	r3, [r4, #4]
 8008c92:	6123      	str	r3, [r4, #16]
 8008c94:	2300      	movs	r3, #0
 8008c96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c9a:	e7a7      	b.n	8008bec <_printf_i+0x118>
 8008c9c:	6923      	ldr	r3, [r4, #16]
 8008c9e:	462a      	mov	r2, r5
 8008ca0:	4639      	mov	r1, r7
 8008ca2:	4630      	mov	r0, r6
 8008ca4:	47c0      	blx	r8
 8008ca6:	3001      	adds	r0, #1
 8008ca8:	d0aa      	beq.n	8008c00 <_printf_i+0x12c>
 8008caa:	6823      	ldr	r3, [r4, #0]
 8008cac:	079b      	lsls	r3, r3, #30
 8008cae:	d413      	bmi.n	8008cd8 <_printf_i+0x204>
 8008cb0:	68e0      	ldr	r0, [r4, #12]
 8008cb2:	9b03      	ldr	r3, [sp, #12]
 8008cb4:	4298      	cmp	r0, r3
 8008cb6:	bfb8      	it	lt
 8008cb8:	4618      	movlt	r0, r3
 8008cba:	e7a3      	b.n	8008c04 <_printf_i+0x130>
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	464a      	mov	r2, r9
 8008cc0:	4639      	mov	r1, r7
 8008cc2:	4630      	mov	r0, r6
 8008cc4:	47c0      	blx	r8
 8008cc6:	3001      	adds	r0, #1
 8008cc8:	d09a      	beq.n	8008c00 <_printf_i+0x12c>
 8008cca:	3501      	adds	r5, #1
 8008ccc:	68e3      	ldr	r3, [r4, #12]
 8008cce:	9a03      	ldr	r2, [sp, #12]
 8008cd0:	1a9b      	subs	r3, r3, r2
 8008cd2:	42ab      	cmp	r3, r5
 8008cd4:	dcf2      	bgt.n	8008cbc <_printf_i+0x1e8>
 8008cd6:	e7eb      	b.n	8008cb0 <_printf_i+0x1dc>
 8008cd8:	2500      	movs	r5, #0
 8008cda:	f104 0919 	add.w	r9, r4, #25
 8008cde:	e7f5      	b.n	8008ccc <_printf_i+0x1f8>
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d1ac      	bne.n	8008c3e <_printf_i+0x16a>
 8008ce4:	7803      	ldrb	r3, [r0, #0]
 8008ce6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008cea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008cee:	e76c      	b.n	8008bca <_printf_i+0xf6>
 8008cf0:	0800e2d6 	.word	0x0800e2d6
 8008cf4:	0800e2e7 	.word	0x0800e2e7

08008cf8 <_scanf_float>:
 8008cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cfc:	469a      	mov	sl, r3
 8008cfe:	688b      	ldr	r3, [r1, #8]
 8008d00:	4616      	mov	r6, r2
 8008d02:	1e5a      	subs	r2, r3, #1
 8008d04:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008d08:	b087      	sub	sp, #28
 8008d0a:	bf83      	ittte	hi
 8008d0c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8008d10:	189b      	addhi	r3, r3, r2
 8008d12:	9301      	strhi	r3, [sp, #4]
 8008d14:	2300      	movls	r3, #0
 8008d16:	bf86      	itte	hi
 8008d18:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008d1c:	608b      	strhi	r3, [r1, #8]
 8008d1e:	9301      	strls	r3, [sp, #4]
 8008d20:	680b      	ldr	r3, [r1, #0]
 8008d22:	4688      	mov	r8, r1
 8008d24:	f04f 0b00 	mov.w	fp, #0
 8008d28:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008d2c:	f848 3b1c 	str.w	r3, [r8], #28
 8008d30:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8008d34:	4607      	mov	r7, r0
 8008d36:	460c      	mov	r4, r1
 8008d38:	4645      	mov	r5, r8
 8008d3a:	465a      	mov	r2, fp
 8008d3c:	46d9      	mov	r9, fp
 8008d3e:	f8cd b008 	str.w	fp, [sp, #8]
 8008d42:	68a1      	ldr	r1, [r4, #8]
 8008d44:	b181      	cbz	r1, 8008d68 <_scanf_float+0x70>
 8008d46:	6833      	ldr	r3, [r6, #0]
 8008d48:	781b      	ldrb	r3, [r3, #0]
 8008d4a:	2b49      	cmp	r3, #73	; 0x49
 8008d4c:	d071      	beq.n	8008e32 <_scanf_float+0x13a>
 8008d4e:	d84d      	bhi.n	8008dec <_scanf_float+0xf4>
 8008d50:	2b39      	cmp	r3, #57	; 0x39
 8008d52:	d840      	bhi.n	8008dd6 <_scanf_float+0xde>
 8008d54:	2b31      	cmp	r3, #49	; 0x31
 8008d56:	f080 8088 	bcs.w	8008e6a <_scanf_float+0x172>
 8008d5a:	2b2d      	cmp	r3, #45	; 0x2d
 8008d5c:	f000 8090 	beq.w	8008e80 <_scanf_float+0x188>
 8008d60:	d815      	bhi.n	8008d8e <_scanf_float+0x96>
 8008d62:	2b2b      	cmp	r3, #43	; 0x2b
 8008d64:	f000 808c 	beq.w	8008e80 <_scanf_float+0x188>
 8008d68:	f1b9 0f00 	cmp.w	r9, #0
 8008d6c:	d003      	beq.n	8008d76 <_scanf_float+0x7e>
 8008d6e:	6823      	ldr	r3, [r4, #0]
 8008d70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d74:	6023      	str	r3, [r4, #0]
 8008d76:	3a01      	subs	r2, #1
 8008d78:	2a01      	cmp	r2, #1
 8008d7a:	f200 80ea 	bhi.w	8008f52 <_scanf_float+0x25a>
 8008d7e:	4545      	cmp	r5, r8
 8008d80:	f200 80dc 	bhi.w	8008f3c <_scanf_float+0x244>
 8008d84:	2601      	movs	r6, #1
 8008d86:	4630      	mov	r0, r6
 8008d88:	b007      	add	sp, #28
 8008d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d8e:	2b2e      	cmp	r3, #46	; 0x2e
 8008d90:	f000 809f 	beq.w	8008ed2 <_scanf_float+0x1da>
 8008d94:	2b30      	cmp	r3, #48	; 0x30
 8008d96:	d1e7      	bne.n	8008d68 <_scanf_float+0x70>
 8008d98:	6820      	ldr	r0, [r4, #0]
 8008d9a:	f410 7f80 	tst.w	r0, #256	; 0x100
 8008d9e:	d064      	beq.n	8008e6a <_scanf_float+0x172>
 8008da0:	9b01      	ldr	r3, [sp, #4]
 8008da2:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8008da6:	6020      	str	r0, [r4, #0]
 8008da8:	f109 0901 	add.w	r9, r9, #1
 8008dac:	b11b      	cbz	r3, 8008db6 <_scanf_float+0xbe>
 8008dae:	3b01      	subs	r3, #1
 8008db0:	3101      	adds	r1, #1
 8008db2:	9301      	str	r3, [sp, #4]
 8008db4:	60a1      	str	r1, [r4, #8]
 8008db6:	68a3      	ldr	r3, [r4, #8]
 8008db8:	3b01      	subs	r3, #1
 8008dba:	60a3      	str	r3, [r4, #8]
 8008dbc:	6923      	ldr	r3, [r4, #16]
 8008dbe:	3301      	adds	r3, #1
 8008dc0:	6123      	str	r3, [r4, #16]
 8008dc2:	6873      	ldr	r3, [r6, #4]
 8008dc4:	3b01      	subs	r3, #1
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	6073      	str	r3, [r6, #4]
 8008dca:	f340 80ac 	ble.w	8008f26 <_scanf_float+0x22e>
 8008dce:	6833      	ldr	r3, [r6, #0]
 8008dd0:	3301      	adds	r3, #1
 8008dd2:	6033      	str	r3, [r6, #0]
 8008dd4:	e7b5      	b.n	8008d42 <_scanf_float+0x4a>
 8008dd6:	2b45      	cmp	r3, #69	; 0x45
 8008dd8:	f000 8085 	beq.w	8008ee6 <_scanf_float+0x1ee>
 8008ddc:	2b46      	cmp	r3, #70	; 0x46
 8008dde:	d06a      	beq.n	8008eb6 <_scanf_float+0x1be>
 8008de0:	2b41      	cmp	r3, #65	; 0x41
 8008de2:	d1c1      	bne.n	8008d68 <_scanf_float+0x70>
 8008de4:	2a01      	cmp	r2, #1
 8008de6:	d1bf      	bne.n	8008d68 <_scanf_float+0x70>
 8008de8:	2202      	movs	r2, #2
 8008dea:	e046      	b.n	8008e7a <_scanf_float+0x182>
 8008dec:	2b65      	cmp	r3, #101	; 0x65
 8008dee:	d07a      	beq.n	8008ee6 <_scanf_float+0x1ee>
 8008df0:	d818      	bhi.n	8008e24 <_scanf_float+0x12c>
 8008df2:	2b54      	cmp	r3, #84	; 0x54
 8008df4:	d066      	beq.n	8008ec4 <_scanf_float+0x1cc>
 8008df6:	d811      	bhi.n	8008e1c <_scanf_float+0x124>
 8008df8:	2b4e      	cmp	r3, #78	; 0x4e
 8008dfa:	d1b5      	bne.n	8008d68 <_scanf_float+0x70>
 8008dfc:	2a00      	cmp	r2, #0
 8008dfe:	d146      	bne.n	8008e8e <_scanf_float+0x196>
 8008e00:	f1b9 0f00 	cmp.w	r9, #0
 8008e04:	d145      	bne.n	8008e92 <_scanf_float+0x19a>
 8008e06:	6821      	ldr	r1, [r4, #0]
 8008e08:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8008e0c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8008e10:	d13f      	bne.n	8008e92 <_scanf_float+0x19a>
 8008e12:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8008e16:	6021      	str	r1, [r4, #0]
 8008e18:	2201      	movs	r2, #1
 8008e1a:	e02e      	b.n	8008e7a <_scanf_float+0x182>
 8008e1c:	2b59      	cmp	r3, #89	; 0x59
 8008e1e:	d01e      	beq.n	8008e5e <_scanf_float+0x166>
 8008e20:	2b61      	cmp	r3, #97	; 0x61
 8008e22:	e7de      	b.n	8008de2 <_scanf_float+0xea>
 8008e24:	2b6e      	cmp	r3, #110	; 0x6e
 8008e26:	d0e9      	beq.n	8008dfc <_scanf_float+0x104>
 8008e28:	d815      	bhi.n	8008e56 <_scanf_float+0x15e>
 8008e2a:	2b66      	cmp	r3, #102	; 0x66
 8008e2c:	d043      	beq.n	8008eb6 <_scanf_float+0x1be>
 8008e2e:	2b69      	cmp	r3, #105	; 0x69
 8008e30:	d19a      	bne.n	8008d68 <_scanf_float+0x70>
 8008e32:	f1bb 0f00 	cmp.w	fp, #0
 8008e36:	d138      	bne.n	8008eaa <_scanf_float+0x1b2>
 8008e38:	f1b9 0f00 	cmp.w	r9, #0
 8008e3c:	d197      	bne.n	8008d6e <_scanf_float+0x76>
 8008e3e:	6821      	ldr	r1, [r4, #0]
 8008e40:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8008e44:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8008e48:	d195      	bne.n	8008d76 <_scanf_float+0x7e>
 8008e4a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8008e4e:	6021      	str	r1, [r4, #0]
 8008e50:	f04f 0b01 	mov.w	fp, #1
 8008e54:	e011      	b.n	8008e7a <_scanf_float+0x182>
 8008e56:	2b74      	cmp	r3, #116	; 0x74
 8008e58:	d034      	beq.n	8008ec4 <_scanf_float+0x1cc>
 8008e5a:	2b79      	cmp	r3, #121	; 0x79
 8008e5c:	d184      	bne.n	8008d68 <_scanf_float+0x70>
 8008e5e:	f1bb 0f07 	cmp.w	fp, #7
 8008e62:	d181      	bne.n	8008d68 <_scanf_float+0x70>
 8008e64:	f04f 0b08 	mov.w	fp, #8
 8008e68:	e007      	b.n	8008e7a <_scanf_float+0x182>
 8008e6a:	eb12 0f0b 	cmn.w	r2, fp
 8008e6e:	f47f af7b 	bne.w	8008d68 <_scanf_float+0x70>
 8008e72:	6821      	ldr	r1, [r4, #0]
 8008e74:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8008e78:	6021      	str	r1, [r4, #0]
 8008e7a:	702b      	strb	r3, [r5, #0]
 8008e7c:	3501      	adds	r5, #1
 8008e7e:	e79a      	b.n	8008db6 <_scanf_float+0xbe>
 8008e80:	6821      	ldr	r1, [r4, #0]
 8008e82:	0608      	lsls	r0, r1, #24
 8008e84:	f57f af70 	bpl.w	8008d68 <_scanf_float+0x70>
 8008e88:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008e8c:	e7f4      	b.n	8008e78 <_scanf_float+0x180>
 8008e8e:	2a02      	cmp	r2, #2
 8008e90:	d047      	beq.n	8008f22 <_scanf_float+0x22a>
 8008e92:	f1bb 0f01 	cmp.w	fp, #1
 8008e96:	d003      	beq.n	8008ea0 <_scanf_float+0x1a8>
 8008e98:	f1bb 0f04 	cmp.w	fp, #4
 8008e9c:	f47f af64 	bne.w	8008d68 <_scanf_float+0x70>
 8008ea0:	f10b 0b01 	add.w	fp, fp, #1
 8008ea4:	fa5f fb8b 	uxtb.w	fp, fp
 8008ea8:	e7e7      	b.n	8008e7a <_scanf_float+0x182>
 8008eaa:	f1bb 0f03 	cmp.w	fp, #3
 8008eae:	d0f7      	beq.n	8008ea0 <_scanf_float+0x1a8>
 8008eb0:	f1bb 0f05 	cmp.w	fp, #5
 8008eb4:	e7f2      	b.n	8008e9c <_scanf_float+0x1a4>
 8008eb6:	f1bb 0f02 	cmp.w	fp, #2
 8008eba:	f47f af55 	bne.w	8008d68 <_scanf_float+0x70>
 8008ebe:	f04f 0b03 	mov.w	fp, #3
 8008ec2:	e7da      	b.n	8008e7a <_scanf_float+0x182>
 8008ec4:	f1bb 0f06 	cmp.w	fp, #6
 8008ec8:	f47f af4e 	bne.w	8008d68 <_scanf_float+0x70>
 8008ecc:	f04f 0b07 	mov.w	fp, #7
 8008ed0:	e7d3      	b.n	8008e7a <_scanf_float+0x182>
 8008ed2:	6821      	ldr	r1, [r4, #0]
 8008ed4:	0588      	lsls	r0, r1, #22
 8008ed6:	f57f af47 	bpl.w	8008d68 <_scanf_float+0x70>
 8008eda:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8008ede:	6021      	str	r1, [r4, #0]
 8008ee0:	f8cd 9008 	str.w	r9, [sp, #8]
 8008ee4:	e7c9      	b.n	8008e7a <_scanf_float+0x182>
 8008ee6:	6821      	ldr	r1, [r4, #0]
 8008ee8:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8008eec:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8008ef0:	d006      	beq.n	8008f00 <_scanf_float+0x208>
 8008ef2:	0548      	lsls	r0, r1, #21
 8008ef4:	f57f af38 	bpl.w	8008d68 <_scanf_float+0x70>
 8008ef8:	f1b9 0f00 	cmp.w	r9, #0
 8008efc:	f43f af3b 	beq.w	8008d76 <_scanf_float+0x7e>
 8008f00:	0588      	lsls	r0, r1, #22
 8008f02:	bf58      	it	pl
 8008f04:	9802      	ldrpl	r0, [sp, #8]
 8008f06:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8008f0a:	bf58      	it	pl
 8008f0c:	eba9 0000 	subpl.w	r0, r9, r0
 8008f10:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8008f14:	bf58      	it	pl
 8008f16:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8008f1a:	6021      	str	r1, [r4, #0]
 8008f1c:	f04f 0900 	mov.w	r9, #0
 8008f20:	e7ab      	b.n	8008e7a <_scanf_float+0x182>
 8008f22:	2203      	movs	r2, #3
 8008f24:	e7a9      	b.n	8008e7a <_scanf_float+0x182>
 8008f26:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008f2a:	9205      	str	r2, [sp, #20]
 8008f2c:	4631      	mov	r1, r6
 8008f2e:	4638      	mov	r0, r7
 8008f30:	4798      	blx	r3
 8008f32:	9a05      	ldr	r2, [sp, #20]
 8008f34:	2800      	cmp	r0, #0
 8008f36:	f43f af04 	beq.w	8008d42 <_scanf_float+0x4a>
 8008f3a:	e715      	b.n	8008d68 <_scanf_float+0x70>
 8008f3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f40:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008f44:	4632      	mov	r2, r6
 8008f46:	4638      	mov	r0, r7
 8008f48:	4798      	blx	r3
 8008f4a:	6923      	ldr	r3, [r4, #16]
 8008f4c:	3b01      	subs	r3, #1
 8008f4e:	6123      	str	r3, [r4, #16]
 8008f50:	e715      	b.n	8008d7e <_scanf_float+0x86>
 8008f52:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8008f56:	2b06      	cmp	r3, #6
 8008f58:	d80a      	bhi.n	8008f70 <_scanf_float+0x278>
 8008f5a:	f1bb 0f02 	cmp.w	fp, #2
 8008f5e:	d968      	bls.n	8009032 <_scanf_float+0x33a>
 8008f60:	f1ab 0b03 	sub.w	fp, fp, #3
 8008f64:	fa5f fb8b 	uxtb.w	fp, fp
 8008f68:	eba5 0b0b 	sub.w	fp, r5, fp
 8008f6c:	455d      	cmp	r5, fp
 8008f6e:	d14b      	bne.n	8009008 <_scanf_float+0x310>
 8008f70:	6823      	ldr	r3, [r4, #0]
 8008f72:	05da      	lsls	r2, r3, #23
 8008f74:	d51f      	bpl.n	8008fb6 <_scanf_float+0x2be>
 8008f76:	055b      	lsls	r3, r3, #21
 8008f78:	d468      	bmi.n	800904c <_scanf_float+0x354>
 8008f7a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008f7e:	6923      	ldr	r3, [r4, #16]
 8008f80:	2965      	cmp	r1, #101	; 0x65
 8008f82:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8008f86:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 8008f8a:	6123      	str	r3, [r4, #16]
 8008f8c:	d00d      	beq.n	8008faa <_scanf_float+0x2b2>
 8008f8e:	2945      	cmp	r1, #69	; 0x45
 8008f90:	d00b      	beq.n	8008faa <_scanf_float+0x2b2>
 8008f92:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f96:	4632      	mov	r2, r6
 8008f98:	4638      	mov	r0, r7
 8008f9a:	4798      	blx	r3
 8008f9c:	6923      	ldr	r3, [r4, #16]
 8008f9e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8008fa2:	3b01      	subs	r3, #1
 8008fa4:	f1a5 0b02 	sub.w	fp, r5, #2
 8008fa8:	6123      	str	r3, [r4, #16]
 8008faa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008fae:	4632      	mov	r2, r6
 8008fb0:	4638      	mov	r0, r7
 8008fb2:	4798      	blx	r3
 8008fb4:	465d      	mov	r5, fp
 8008fb6:	6826      	ldr	r6, [r4, #0]
 8008fb8:	f016 0610 	ands.w	r6, r6, #16
 8008fbc:	d17a      	bne.n	80090b4 <_scanf_float+0x3bc>
 8008fbe:	702e      	strb	r6, [r5, #0]
 8008fc0:	6823      	ldr	r3, [r4, #0]
 8008fc2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008fc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008fca:	d142      	bne.n	8009052 <_scanf_float+0x35a>
 8008fcc:	9b02      	ldr	r3, [sp, #8]
 8008fce:	eba9 0303 	sub.w	r3, r9, r3
 8008fd2:	425a      	negs	r2, r3
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d149      	bne.n	800906c <_scanf_float+0x374>
 8008fd8:	2200      	movs	r2, #0
 8008fda:	4641      	mov	r1, r8
 8008fdc:	4638      	mov	r0, r7
 8008fde:	f000 ffd7 	bl	8009f90 <_strtod_r>
 8008fe2:	6825      	ldr	r5, [r4, #0]
 8008fe4:	f8da 3000 	ldr.w	r3, [sl]
 8008fe8:	f015 0f02 	tst.w	r5, #2
 8008fec:	f103 0204 	add.w	r2, r3, #4
 8008ff0:	ec59 8b10 	vmov	r8, r9, d0
 8008ff4:	f8ca 2000 	str.w	r2, [sl]
 8008ff8:	d043      	beq.n	8009082 <_scanf_float+0x38a>
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	e9c3 8900 	strd	r8, r9, [r3]
 8009000:	68e3      	ldr	r3, [r4, #12]
 8009002:	3301      	adds	r3, #1
 8009004:	60e3      	str	r3, [r4, #12]
 8009006:	e6be      	b.n	8008d86 <_scanf_float+0x8e>
 8009008:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800900c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8009010:	4632      	mov	r2, r6
 8009012:	4638      	mov	r0, r7
 8009014:	4798      	blx	r3
 8009016:	6923      	ldr	r3, [r4, #16]
 8009018:	3b01      	subs	r3, #1
 800901a:	6123      	str	r3, [r4, #16]
 800901c:	e7a6      	b.n	8008f6c <_scanf_float+0x274>
 800901e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009022:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8009026:	4632      	mov	r2, r6
 8009028:	4638      	mov	r0, r7
 800902a:	4798      	blx	r3
 800902c:	6923      	ldr	r3, [r4, #16]
 800902e:	3b01      	subs	r3, #1
 8009030:	6123      	str	r3, [r4, #16]
 8009032:	4545      	cmp	r5, r8
 8009034:	d8f3      	bhi.n	800901e <_scanf_float+0x326>
 8009036:	e6a5      	b.n	8008d84 <_scanf_float+0x8c>
 8009038:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800903c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8009040:	4632      	mov	r2, r6
 8009042:	4638      	mov	r0, r7
 8009044:	4798      	blx	r3
 8009046:	6923      	ldr	r3, [r4, #16]
 8009048:	3b01      	subs	r3, #1
 800904a:	6123      	str	r3, [r4, #16]
 800904c:	4545      	cmp	r5, r8
 800904e:	d8f3      	bhi.n	8009038 <_scanf_float+0x340>
 8009050:	e698      	b.n	8008d84 <_scanf_float+0x8c>
 8009052:	9b03      	ldr	r3, [sp, #12]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d0bf      	beq.n	8008fd8 <_scanf_float+0x2e0>
 8009058:	9904      	ldr	r1, [sp, #16]
 800905a:	230a      	movs	r3, #10
 800905c:	4632      	mov	r2, r6
 800905e:	3101      	adds	r1, #1
 8009060:	4638      	mov	r0, r7
 8009062:	f001 f821 	bl	800a0a8 <_strtol_r>
 8009066:	9b03      	ldr	r3, [sp, #12]
 8009068:	9d04      	ldr	r5, [sp, #16]
 800906a:	1ac2      	subs	r2, r0, r3
 800906c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009070:	429d      	cmp	r5, r3
 8009072:	bf28      	it	cs
 8009074:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8009078:	490f      	ldr	r1, [pc, #60]	; (80090b8 <_scanf_float+0x3c0>)
 800907a:	4628      	mov	r0, r5
 800907c:	f000 f956 	bl	800932c <siprintf>
 8009080:	e7aa      	b.n	8008fd8 <_scanf_float+0x2e0>
 8009082:	f015 0504 	ands.w	r5, r5, #4
 8009086:	d1b8      	bne.n	8008ffa <_scanf_float+0x302>
 8009088:	681f      	ldr	r7, [r3, #0]
 800908a:	ee10 2a10 	vmov	r2, s0
 800908e:	464b      	mov	r3, r9
 8009090:	ee10 0a10 	vmov	r0, s0
 8009094:	4649      	mov	r1, r9
 8009096:	f7f7 fd49 	bl	8000b2c <__aeabi_dcmpun>
 800909a:	b128      	cbz	r0, 80090a8 <_scanf_float+0x3b0>
 800909c:	4628      	mov	r0, r5
 800909e:	f000 f93f 	bl	8009320 <nanf>
 80090a2:	ed87 0a00 	vstr	s0, [r7]
 80090a6:	e7ab      	b.n	8009000 <_scanf_float+0x308>
 80090a8:	4640      	mov	r0, r8
 80090aa:	4649      	mov	r1, r9
 80090ac:	f7f7 fd9c 	bl	8000be8 <__aeabi_d2f>
 80090b0:	6038      	str	r0, [r7, #0]
 80090b2:	e7a5      	b.n	8009000 <_scanf_float+0x308>
 80090b4:	2600      	movs	r6, #0
 80090b6:	e666      	b.n	8008d86 <_scanf_float+0x8e>
 80090b8:	0800e2f8 	.word	0x0800e2f8

080090bc <iprintf>:
 80090bc:	b40f      	push	{r0, r1, r2, r3}
 80090be:	4b0a      	ldr	r3, [pc, #40]	; (80090e8 <iprintf+0x2c>)
 80090c0:	b513      	push	{r0, r1, r4, lr}
 80090c2:	681c      	ldr	r4, [r3, #0]
 80090c4:	b124      	cbz	r4, 80090d0 <iprintf+0x14>
 80090c6:	69a3      	ldr	r3, [r4, #24]
 80090c8:	b913      	cbnz	r3, 80090d0 <iprintf+0x14>
 80090ca:	4620      	mov	r0, r4
 80090cc:	f001 fff4 	bl	800b0b8 <__sinit>
 80090d0:	ab05      	add	r3, sp, #20
 80090d2:	9a04      	ldr	r2, [sp, #16]
 80090d4:	68a1      	ldr	r1, [r4, #8]
 80090d6:	9301      	str	r3, [sp, #4]
 80090d8:	4620      	mov	r0, r4
 80090da:	f003 fa61 	bl	800c5a0 <_vfiprintf_r>
 80090de:	b002      	add	sp, #8
 80090e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090e4:	b004      	add	sp, #16
 80090e6:	4770      	bx	lr
 80090e8:	20000028 	.word	0x20000028

080090ec <_puts_r>:
 80090ec:	b570      	push	{r4, r5, r6, lr}
 80090ee:	460e      	mov	r6, r1
 80090f0:	4605      	mov	r5, r0
 80090f2:	b118      	cbz	r0, 80090fc <_puts_r+0x10>
 80090f4:	6983      	ldr	r3, [r0, #24]
 80090f6:	b90b      	cbnz	r3, 80090fc <_puts_r+0x10>
 80090f8:	f001 ffde 	bl	800b0b8 <__sinit>
 80090fc:	69ab      	ldr	r3, [r5, #24]
 80090fe:	68ac      	ldr	r4, [r5, #8]
 8009100:	b913      	cbnz	r3, 8009108 <_puts_r+0x1c>
 8009102:	4628      	mov	r0, r5
 8009104:	f001 ffd8 	bl	800b0b8 <__sinit>
 8009108:	4b23      	ldr	r3, [pc, #140]	; (8009198 <_puts_r+0xac>)
 800910a:	429c      	cmp	r4, r3
 800910c:	d117      	bne.n	800913e <_puts_r+0x52>
 800910e:	686c      	ldr	r4, [r5, #4]
 8009110:	89a3      	ldrh	r3, [r4, #12]
 8009112:	071b      	lsls	r3, r3, #28
 8009114:	d51d      	bpl.n	8009152 <_puts_r+0x66>
 8009116:	6923      	ldr	r3, [r4, #16]
 8009118:	b1db      	cbz	r3, 8009152 <_puts_r+0x66>
 800911a:	3e01      	subs	r6, #1
 800911c:	68a3      	ldr	r3, [r4, #8]
 800911e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009122:	3b01      	subs	r3, #1
 8009124:	60a3      	str	r3, [r4, #8]
 8009126:	b9e9      	cbnz	r1, 8009164 <_puts_r+0x78>
 8009128:	2b00      	cmp	r3, #0
 800912a:	da2e      	bge.n	800918a <_puts_r+0x9e>
 800912c:	4622      	mov	r2, r4
 800912e:	210a      	movs	r1, #10
 8009130:	4628      	mov	r0, r5
 8009132:	f000 ffcb 	bl	800a0cc <__swbuf_r>
 8009136:	3001      	adds	r0, #1
 8009138:	d011      	beq.n	800915e <_puts_r+0x72>
 800913a:	200a      	movs	r0, #10
 800913c:	e011      	b.n	8009162 <_puts_r+0x76>
 800913e:	4b17      	ldr	r3, [pc, #92]	; (800919c <_puts_r+0xb0>)
 8009140:	429c      	cmp	r4, r3
 8009142:	d101      	bne.n	8009148 <_puts_r+0x5c>
 8009144:	68ac      	ldr	r4, [r5, #8]
 8009146:	e7e3      	b.n	8009110 <_puts_r+0x24>
 8009148:	4b15      	ldr	r3, [pc, #84]	; (80091a0 <_puts_r+0xb4>)
 800914a:	429c      	cmp	r4, r3
 800914c:	bf08      	it	eq
 800914e:	68ec      	ldreq	r4, [r5, #12]
 8009150:	e7de      	b.n	8009110 <_puts_r+0x24>
 8009152:	4621      	mov	r1, r4
 8009154:	4628      	mov	r0, r5
 8009156:	f001 f80b 	bl	800a170 <__swsetup_r>
 800915a:	2800      	cmp	r0, #0
 800915c:	d0dd      	beq.n	800911a <_puts_r+0x2e>
 800915e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009162:	bd70      	pop	{r4, r5, r6, pc}
 8009164:	2b00      	cmp	r3, #0
 8009166:	da04      	bge.n	8009172 <_puts_r+0x86>
 8009168:	69a2      	ldr	r2, [r4, #24]
 800916a:	429a      	cmp	r2, r3
 800916c:	dc06      	bgt.n	800917c <_puts_r+0x90>
 800916e:	290a      	cmp	r1, #10
 8009170:	d004      	beq.n	800917c <_puts_r+0x90>
 8009172:	6823      	ldr	r3, [r4, #0]
 8009174:	1c5a      	adds	r2, r3, #1
 8009176:	6022      	str	r2, [r4, #0]
 8009178:	7019      	strb	r1, [r3, #0]
 800917a:	e7cf      	b.n	800911c <_puts_r+0x30>
 800917c:	4622      	mov	r2, r4
 800917e:	4628      	mov	r0, r5
 8009180:	f000 ffa4 	bl	800a0cc <__swbuf_r>
 8009184:	3001      	adds	r0, #1
 8009186:	d1c9      	bne.n	800911c <_puts_r+0x30>
 8009188:	e7e9      	b.n	800915e <_puts_r+0x72>
 800918a:	6823      	ldr	r3, [r4, #0]
 800918c:	200a      	movs	r0, #10
 800918e:	1c5a      	adds	r2, r3, #1
 8009190:	6022      	str	r2, [r4, #0]
 8009192:	7018      	strb	r0, [r3, #0]
 8009194:	e7e5      	b.n	8009162 <_puts_r+0x76>
 8009196:	bf00      	nop
 8009198:	0800e380 	.word	0x0800e380
 800919c:	0800e3a0 	.word	0x0800e3a0
 80091a0:	0800e360 	.word	0x0800e360

080091a4 <puts>:
 80091a4:	4b02      	ldr	r3, [pc, #8]	; (80091b0 <puts+0xc>)
 80091a6:	4601      	mov	r1, r0
 80091a8:	6818      	ldr	r0, [r3, #0]
 80091aa:	f7ff bf9f 	b.w	80090ec <_puts_r>
 80091ae:	bf00      	nop
 80091b0:	20000028 	.word	0x20000028

080091b4 <setbuf>:
 80091b4:	2900      	cmp	r1, #0
 80091b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80091ba:	bf0c      	ite	eq
 80091bc:	2202      	moveq	r2, #2
 80091be:	2200      	movne	r2, #0
 80091c0:	f000 b800 	b.w	80091c4 <setvbuf>

080091c4 <setvbuf>:
 80091c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80091c8:	461d      	mov	r5, r3
 80091ca:	4b51      	ldr	r3, [pc, #324]	; (8009310 <setvbuf+0x14c>)
 80091cc:	681e      	ldr	r6, [r3, #0]
 80091ce:	4604      	mov	r4, r0
 80091d0:	460f      	mov	r7, r1
 80091d2:	4690      	mov	r8, r2
 80091d4:	b126      	cbz	r6, 80091e0 <setvbuf+0x1c>
 80091d6:	69b3      	ldr	r3, [r6, #24]
 80091d8:	b913      	cbnz	r3, 80091e0 <setvbuf+0x1c>
 80091da:	4630      	mov	r0, r6
 80091dc:	f001 ff6c 	bl	800b0b8 <__sinit>
 80091e0:	4b4c      	ldr	r3, [pc, #304]	; (8009314 <setvbuf+0x150>)
 80091e2:	429c      	cmp	r4, r3
 80091e4:	d152      	bne.n	800928c <setvbuf+0xc8>
 80091e6:	6874      	ldr	r4, [r6, #4]
 80091e8:	f1b8 0f02 	cmp.w	r8, #2
 80091ec:	d006      	beq.n	80091fc <setvbuf+0x38>
 80091ee:	f1b8 0f01 	cmp.w	r8, #1
 80091f2:	f200 8089 	bhi.w	8009308 <setvbuf+0x144>
 80091f6:	2d00      	cmp	r5, #0
 80091f8:	f2c0 8086 	blt.w	8009308 <setvbuf+0x144>
 80091fc:	4621      	mov	r1, r4
 80091fe:	4630      	mov	r0, r6
 8009200:	f001 fef0 	bl	800afe4 <_fflush_r>
 8009204:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009206:	b141      	cbz	r1, 800921a <setvbuf+0x56>
 8009208:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800920c:	4299      	cmp	r1, r3
 800920e:	d002      	beq.n	8009216 <setvbuf+0x52>
 8009210:	4630      	mov	r0, r6
 8009212:	f002 ffa1 	bl	800c158 <_free_r>
 8009216:	2300      	movs	r3, #0
 8009218:	6363      	str	r3, [r4, #52]	; 0x34
 800921a:	2300      	movs	r3, #0
 800921c:	61a3      	str	r3, [r4, #24]
 800921e:	6063      	str	r3, [r4, #4]
 8009220:	89a3      	ldrh	r3, [r4, #12]
 8009222:	061b      	lsls	r3, r3, #24
 8009224:	d503      	bpl.n	800922e <setvbuf+0x6a>
 8009226:	6921      	ldr	r1, [r4, #16]
 8009228:	4630      	mov	r0, r6
 800922a:	f002 ff95 	bl	800c158 <_free_r>
 800922e:	89a3      	ldrh	r3, [r4, #12]
 8009230:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8009234:	f023 0303 	bic.w	r3, r3, #3
 8009238:	f1b8 0f02 	cmp.w	r8, #2
 800923c:	81a3      	strh	r3, [r4, #12]
 800923e:	d05d      	beq.n	80092fc <setvbuf+0x138>
 8009240:	ab01      	add	r3, sp, #4
 8009242:	466a      	mov	r2, sp
 8009244:	4621      	mov	r1, r4
 8009246:	4630      	mov	r0, r6
 8009248:	f002 fafa 	bl	800b840 <__swhatbuf_r>
 800924c:	89a3      	ldrh	r3, [r4, #12]
 800924e:	4318      	orrs	r0, r3
 8009250:	81a0      	strh	r0, [r4, #12]
 8009252:	bb2d      	cbnz	r5, 80092a0 <setvbuf+0xdc>
 8009254:	9d00      	ldr	r5, [sp, #0]
 8009256:	4628      	mov	r0, r5
 8009258:	f002 fb56 	bl	800b908 <malloc>
 800925c:	4607      	mov	r7, r0
 800925e:	2800      	cmp	r0, #0
 8009260:	d14e      	bne.n	8009300 <setvbuf+0x13c>
 8009262:	f8dd 9000 	ldr.w	r9, [sp]
 8009266:	45a9      	cmp	r9, r5
 8009268:	d13c      	bne.n	80092e4 <setvbuf+0x120>
 800926a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800926e:	89a3      	ldrh	r3, [r4, #12]
 8009270:	f043 0302 	orr.w	r3, r3, #2
 8009274:	81a3      	strh	r3, [r4, #12]
 8009276:	2300      	movs	r3, #0
 8009278:	60a3      	str	r3, [r4, #8]
 800927a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800927e:	6023      	str	r3, [r4, #0]
 8009280:	6123      	str	r3, [r4, #16]
 8009282:	2301      	movs	r3, #1
 8009284:	6163      	str	r3, [r4, #20]
 8009286:	b003      	add	sp, #12
 8009288:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800928c:	4b22      	ldr	r3, [pc, #136]	; (8009318 <setvbuf+0x154>)
 800928e:	429c      	cmp	r4, r3
 8009290:	d101      	bne.n	8009296 <setvbuf+0xd2>
 8009292:	68b4      	ldr	r4, [r6, #8]
 8009294:	e7a8      	b.n	80091e8 <setvbuf+0x24>
 8009296:	4b21      	ldr	r3, [pc, #132]	; (800931c <setvbuf+0x158>)
 8009298:	429c      	cmp	r4, r3
 800929a:	bf08      	it	eq
 800929c:	68f4      	ldreq	r4, [r6, #12]
 800929e:	e7a3      	b.n	80091e8 <setvbuf+0x24>
 80092a0:	2f00      	cmp	r7, #0
 80092a2:	d0d8      	beq.n	8009256 <setvbuf+0x92>
 80092a4:	69b3      	ldr	r3, [r6, #24]
 80092a6:	b913      	cbnz	r3, 80092ae <setvbuf+0xea>
 80092a8:	4630      	mov	r0, r6
 80092aa:	f001 ff05 	bl	800b0b8 <__sinit>
 80092ae:	f1b8 0f01 	cmp.w	r8, #1
 80092b2:	bf08      	it	eq
 80092b4:	89a3      	ldrheq	r3, [r4, #12]
 80092b6:	6027      	str	r7, [r4, #0]
 80092b8:	bf04      	itt	eq
 80092ba:	f043 0301 	orreq.w	r3, r3, #1
 80092be:	81a3      	strheq	r3, [r4, #12]
 80092c0:	89a3      	ldrh	r3, [r4, #12]
 80092c2:	f013 0008 	ands.w	r0, r3, #8
 80092c6:	e9c4 7504 	strd	r7, r5, [r4, #16]
 80092ca:	d01b      	beq.n	8009304 <setvbuf+0x140>
 80092cc:	f013 0001 	ands.w	r0, r3, #1
 80092d0:	bf18      	it	ne
 80092d2:	426d      	negne	r5, r5
 80092d4:	f04f 0300 	mov.w	r3, #0
 80092d8:	bf1d      	ittte	ne
 80092da:	60a3      	strne	r3, [r4, #8]
 80092dc:	61a5      	strne	r5, [r4, #24]
 80092de:	4618      	movne	r0, r3
 80092e0:	60a5      	streq	r5, [r4, #8]
 80092e2:	e7d0      	b.n	8009286 <setvbuf+0xc2>
 80092e4:	4648      	mov	r0, r9
 80092e6:	f002 fb0f 	bl	800b908 <malloc>
 80092ea:	4607      	mov	r7, r0
 80092ec:	2800      	cmp	r0, #0
 80092ee:	d0bc      	beq.n	800926a <setvbuf+0xa6>
 80092f0:	89a3      	ldrh	r3, [r4, #12]
 80092f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092f6:	81a3      	strh	r3, [r4, #12]
 80092f8:	464d      	mov	r5, r9
 80092fa:	e7d3      	b.n	80092a4 <setvbuf+0xe0>
 80092fc:	2000      	movs	r0, #0
 80092fe:	e7b6      	b.n	800926e <setvbuf+0xaa>
 8009300:	46a9      	mov	r9, r5
 8009302:	e7f5      	b.n	80092f0 <setvbuf+0x12c>
 8009304:	60a0      	str	r0, [r4, #8]
 8009306:	e7be      	b.n	8009286 <setvbuf+0xc2>
 8009308:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800930c:	e7bb      	b.n	8009286 <setvbuf+0xc2>
 800930e:	bf00      	nop
 8009310:	20000028 	.word	0x20000028
 8009314:	0800e380 	.word	0x0800e380
 8009318:	0800e3a0 	.word	0x0800e3a0
 800931c:	0800e360 	.word	0x0800e360

08009320 <nanf>:
 8009320:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009328 <nanf+0x8>
 8009324:	4770      	bx	lr
 8009326:	bf00      	nop
 8009328:	7fc00000 	.word	0x7fc00000

0800932c <siprintf>:
 800932c:	b40e      	push	{r1, r2, r3}
 800932e:	b500      	push	{lr}
 8009330:	b09c      	sub	sp, #112	; 0x70
 8009332:	ab1d      	add	r3, sp, #116	; 0x74
 8009334:	9002      	str	r0, [sp, #8]
 8009336:	9006      	str	r0, [sp, #24]
 8009338:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800933c:	4809      	ldr	r0, [pc, #36]	; (8009364 <siprintf+0x38>)
 800933e:	9107      	str	r1, [sp, #28]
 8009340:	9104      	str	r1, [sp, #16]
 8009342:	4909      	ldr	r1, [pc, #36]	; (8009368 <siprintf+0x3c>)
 8009344:	f853 2b04 	ldr.w	r2, [r3], #4
 8009348:	9105      	str	r1, [sp, #20]
 800934a:	6800      	ldr	r0, [r0, #0]
 800934c:	9301      	str	r3, [sp, #4]
 800934e:	a902      	add	r1, sp, #8
 8009350:	f003 f804 	bl	800c35c <_svfiprintf_r>
 8009354:	9b02      	ldr	r3, [sp, #8]
 8009356:	2200      	movs	r2, #0
 8009358:	701a      	strb	r2, [r3, #0]
 800935a:	b01c      	add	sp, #112	; 0x70
 800935c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009360:	b003      	add	sp, #12
 8009362:	4770      	bx	lr
 8009364:	20000028 	.word	0x20000028
 8009368:	ffff0208 	.word	0xffff0208

0800936c <sulp>:
 800936c:	b570      	push	{r4, r5, r6, lr}
 800936e:	4604      	mov	r4, r0
 8009370:	460d      	mov	r5, r1
 8009372:	ec45 4b10 	vmov	d0, r4, r5
 8009376:	4616      	mov	r6, r2
 8009378:	f002 fdac 	bl	800bed4 <__ulp>
 800937c:	ec51 0b10 	vmov	r0, r1, d0
 8009380:	b17e      	cbz	r6, 80093a2 <sulp+0x36>
 8009382:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009386:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800938a:	2b00      	cmp	r3, #0
 800938c:	dd09      	ble.n	80093a2 <sulp+0x36>
 800938e:	051b      	lsls	r3, r3, #20
 8009390:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009394:	2400      	movs	r4, #0
 8009396:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800939a:	4622      	mov	r2, r4
 800939c:	462b      	mov	r3, r5
 800939e:	f7f7 f92b 	bl	80005f8 <__aeabi_dmul>
 80093a2:	bd70      	pop	{r4, r5, r6, pc}
 80093a4:	0000      	movs	r0, r0
	...

080093a8 <_strtod_l>:
 80093a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ac:	461f      	mov	r7, r3
 80093ae:	b0a1      	sub	sp, #132	; 0x84
 80093b0:	2300      	movs	r3, #0
 80093b2:	4681      	mov	r9, r0
 80093b4:	4638      	mov	r0, r7
 80093b6:	460e      	mov	r6, r1
 80093b8:	9217      	str	r2, [sp, #92]	; 0x5c
 80093ba:	931c      	str	r3, [sp, #112]	; 0x70
 80093bc:	f002 fa2f 	bl	800b81e <__localeconv_l>
 80093c0:	4680      	mov	r8, r0
 80093c2:	6800      	ldr	r0, [r0, #0]
 80093c4:	f7f6 ff04 	bl	80001d0 <strlen>
 80093c8:	f04f 0a00 	mov.w	sl, #0
 80093cc:	4604      	mov	r4, r0
 80093ce:	f04f 0b00 	mov.w	fp, #0
 80093d2:	961b      	str	r6, [sp, #108]	; 0x6c
 80093d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80093d6:	781a      	ldrb	r2, [r3, #0]
 80093d8:	2a0d      	cmp	r2, #13
 80093da:	d832      	bhi.n	8009442 <_strtod_l+0x9a>
 80093dc:	2a09      	cmp	r2, #9
 80093de:	d236      	bcs.n	800944e <_strtod_l+0xa6>
 80093e0:	2a00      	cmp	r2, #0
 80093e2:	d03e      	beq.n	8009462 <_strtod_l+0xba>
 80093e4:	2300      	movs	r3, #0
 80093e6:	930d      	str	r3, [sp, #52]	; 0x34
 80093e8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80093ea:	782b      	ldrb	r3, [r5, #0]
 80093ec:	2b30      	cmp	r3, #48	; 0x30
 80093ee:	f040 80ac 	bne.w	800954a <_strtod_l+0x1a2>
 80093f2:	786b      	ldrb	r3, [r5, #1]
 80093f4:	2b58      	cmp	r3, #88	; 0x58
 80093f6:	d001      	beq.n	80093fc <_strtod_l+0x54>
 80093f8:	2b78      	cmp	r3, #120	; 0x78
 80093fa:	d167      	bne.n	80094cc <_strtod_l+0x124>
 80093fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80093fe:	9301      	str	r3, [sp, #4]
 8009400:	ab1c      	add	r3, sp, #112	; 0x70
 8009402:	9300      	str	r3, [sp, #0]
 8009404:	9702      	str	r7, [sp, #8]
 8009406:	ab1d      	add	r3, sp, #116	; 0x74
 8009408:	4a88      	ldr	r2, [pc, #544]	; (800962c <_strtod_l+0x284>)
 800940a:	a91b      	add	r1, sp, #108	; 0x6c
 800940c:	4648      	mov	r0, r9
 800940e:	f001 ff2c 	bl	800b26a <__gethex>
 8009412:	f010 0407 	ands.w	r4, r0, #7
 8009416:	4606      	mov	r6, r0
 8009418:	d005      	beq.n	8009426 <_strtod_l+0x7e>
 800941a:	2c06      	cmp	r4, #6
 800941c:	d12b      	bne.n	8009476 <_strtod_l+0xce>
 800941e:	3501      	adds	r5, #1
 8009420:	2300      	movs	r3, #0
 8009422:	951b      	str	r5, [sp, #108]	; 0x6c
 8009424:	930d      	str	r3, [sp, #52]	; 0x34
 8009426:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009428:	2b00      	cmp	r3, #0
 800942a:	f040 859a 	bne.w	8009f62 <_strtod_l+0xbba>
 800942e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009430:	b1e3      	cbz	r3, 800946c <_strtod_l+0xc4>
 8009432:	4652      	mov	r2, sl
 8009434:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009438:	ec43 2b10 	vmov	d0, r2, r3
 800943c:	b021      	add	sp, #132	; 0x84
 800943e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009442:	2a2b      	cmp	r2, #43	; 0x2b
 8009444:	d015      	beq.n	8009472 <_strtod_l+0xca>
 8009446:	2a2d      	cmp	r2, #45	; 0x2d
 8009448:	d004      	beq.n	8009454 <_strtod_l+0xac>
 800944a:	2a20      	cmp	r2, #32
 800944c:	d1ca      	bne.n	80093e4 <_strtod_l+0x3c>
 800944e:	3301      	adds	r3, #1
 8009450:	931b      	str	r3, [sp, #108]	; 0x6c
 8009452:	e7bf      	b.n	80093d4 <_strtod_l+0x2c>
 8009454:	2201      	movs	r2, #1
 8009456:	920d      	str	r2, [sp, #52]	; 0x34
 8009458:	1c5a      	adds	r2, r3, #1
 800945a:	921b      	str	r2, [sp, #108]	; 0x6c
 800945c:	785b      	ldrb	r3, [r3, #1]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d1c2      	bne.n	80093e8 <_strtod_l+0x40>
 8009462:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009464:	961b      	str	r6, [sp, #108]	; 0x6c
 8009466:	2b00      	cmp	r3, #0
 8009468:	f040 8579 	bne.w	8009f5e <_strtod_l+0xbb6>
 800946c:	4652      	mov	r2, sl
 800946e:	465b      	mov	r3, fp
 8009470:	e7e2      	b.n	8009438 <_strtod_l+0x90>
 8009472:	2200      	movs	r2, #0
 8009474:	e7ef      	b.n	8009456 <_strtod_l+0xae>
 8009476:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009478:	b13a      	cbz	r2, 800948a <_strtod_l+0xe2>
 800947a:	2135      	movs	r1, #53	; 0x35
 800947c:	a81e      	add	r0, sp, #120	; 0x78
 800947e:	f002 fe21 	bl	800c0c4 <__copybits>
 8009482:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009484:	4648      	mov	r0, r9
 8009486:	f002 fa8d 	bl	800b9a4 <_Bfree>
 800948a:	3c01      	subs	r4, #1
 800948c:	2c04      	cmp	r4, #4
 800948e:	d806      	bhi.n	800949e <_strtod_l+0xf6>
 8009490:	e8df f004 	tbb	[pc, r4]
 8009494:	1714030a 	.word	0x1714030a
 8009498:	0a          	.byte	0x0a
 8009499:	00          	.byte	0x00
 800949a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800949e:	0730      	lsls	r0, r6, #28
 80094a0:	d5c1      	bpl.n	8009426 <_strtod_l+0x7e>
 80094a2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80094a6:	e7be      	b.n	8009426 <_strtod_l+0x7e>
 80094a8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 80094ac:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80094ae:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80094b2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80094b6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80094ba:	e7f0      	b.n	800949e <_strtod_l+0xf6>
 80094bc:	f8df b170 	ldr.w	fp, [pc, #368]	; 8009630 <_strtod_l+0x288>
 80094c0:	e7ed      	b.n	800949e <_strtod_l+0xf6>
 80094c2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80094c6:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80094ca:	e7e8      	b.n	800949e <_strtod_l+0xf6>
 80094cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80094ce:	1c5a      	adds	r2, r3, #1
 80094d0:	921b      	str	r2, [sp, #108]	; 0x6c
 80094d2:	785b      	ldrb	r3, [r3, #1]
 80094d4:	2b30      	cmp	r3, #48	; 0x30
 80094d6:	d0f9      	beq.n	80094cc <_strtod_l+0x124>
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d0a4      	beq.n	8009426 <_strtod_l+0x7e>
 80094dc:	2301      	movs	r3, #1
 80094de:	2500      	movs	r5, #0
 80094e0:	9306      	str	r3, [sp, #24]
 80094e2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80094e4:	9308      	str	r3, [sp, #32]
 80094e6:	9507      	str	r5, [sp, #28]
 80094e8:	9505      	str	r5, [sp, #20]
 80094ea:	220a      	movs	r2, #10
 80094ec:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80094ee:	7807      	ldrb	r7, [r0, #0]
 80094f0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80094f4:	b2d9      	uxtb	r1, r3
 80094f6:	2909      	cmp	r1, #9
 80094f8:	d929      	bls.n	800954e <_strtod_l+0x1a6>
 80094fa:	4622      	mov	r2, r4
 80094fc:	f8d8 1000 	ldr.w	r1, [r8]
 8009500:	f003 f9b7 	bl	800c872 <strncmp>
 8009504:	2800      	cmp	r0, #0
 8009506:	d031      	beq.n	800956c <_strtod_l+0x1c4>
 8009508:	2000      	movs	r0, #0
 800950a:	9c05      	ldr	r4, [sp, #20]
 800950c:	9004      	str	r0, [sp, #16]
 800950e:	463b      	mov	r3, r7
 8009510:	4602      	mov	r2, r0
 8009512:	2b65      	cmp	r3, #101	; 0x65
 8009514:	d001      	beq.n	800951a <_strtod_l+0x172>
 8009516:	2b45      	cmp	r3, #69	; 0x45
 8009518:	d114      	bne.n	8009544 <_strtod_l+0x19c>
 800951a:	b924      	cbnz	r4, 8009526 <_strtod_l+0x17e>
 800951c:	b910      	cbnz	r0, 8009524 <_strtod_l+0x17c>
 800951e:	9b06      	ldr	r3, [sp, #24]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d09e      	beq.n	8009462 <_strtod_l+0xba>
 8009524:	2400      	movs	r4, #0
 8009526:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8009528:	1c73      	adds	r3, r6, #1
 800952a:	931b      	str	r3, [sp, #108]	; 0x6c
 800952c:	7873      	ldrb	r3, [r6, #1]
 800952e:	2b2b      	cmp	r3, #43	; 0x2b
 8009530:	d078      	beq.n	8009624 <_strtod_l+0x27c>
 8009532:	2b2d      	cmp	r3, #45	; 0x2d
 8009534:	d070      	beq.n	8009618 <_strtod_l+0x270>
 8009536:	f04f 0c00 	mov.w	ip, #0
 800953a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800953e:	2f09      	cmp	r7, #9
 8009540:	d97c      	bls.n	800963c <_strtod_l+0x294>
 8009542:	961b      	str	r6, [sp, #108]	; 0x6c
 8009544:	f04f 0e00 	mov.w	lr, #0
 8009548:	e09a      	b.n	8009680 <_strtod_l+0x2d8>
 800954a:	2300      	movs	r3, #0
 800954c:	e7c7      	b.n	80094de <_strtod_l+0x136>
 800954e:	9905      	ldr	r1, [sp, #20]
 8009550:	2908      	cmp	r1, #8
 8009552:	bfdd      	ittte	le
 8009554:	9907      	ldrle	r1, [sp, #28]
 8009556:	fb02 3301 	mlale	r3, r2, r1, r3
 800955a:	9307      	strle	r3, [sp, #28]
 800955c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8009560:	9b05      	ldr	r3, [sp, #20]
 8009562:	3001      	adds	r0, #1
 8009564:	3301      	adds	r3, #1
 8009566:	9305      	str	r3, [sp, #20]
 8009568:	901b      	str	r0, [sp, #108]	; 0x6c
 800956a:	e7bf      	b.n	80094ec <_strtod_l+0x144>
 800956c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800956e:	191a      	adds	r2, r3, r4
 8009570:	921b      	str	r2, [sp, #108]	; 0x6c
 8009572:	9a05      	ldr	r2, [sp, #20]
 8009574:	5d1b      	ldrb	r3, [r3, r4]
 8009576:	2a00      	cmp	r2, #0
 8009578:	d037      	beq.n	80095ea <_strtod_l+0x242>
 800957a:	9c05      	ldr	r4, [sp, #20]
 800957c:	4602      	mov	r2, r0
 800957e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009582:	2909      	cmp	r1, #9
 8009584:	d913      	bls.n	80095ae <_strtod_l+0x206>
 8009586:	2101      	movs	r1, #1
 8009588:	9104      	str	r1, [sp, #16]
 800958a:	e7c2      	b.n	8009512 <_strtod_l+0x16a>
 800958c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800958e:	1c5a      	adds	r2, r3, #1
 8009590:	921b      	str	r2, [sp, #108]	; 0x6c
 8009592:	785b      	ldrb	r3, [r3, #1]
 8009594:	3001      	adds	r0, #1
 8009596:	2b30      	cmp	r3, #48	; 0x30
 8009598:	d0f8      	beq.n	800958c <_strtod_l+0x1e4>
 800959a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800959e:	2a08      	cmp	r2, #8
 80095a0:	f200 84e4 	bhi.w	8009f6c <_strtod_l+0xbc4>
 80095a4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80095a6:	9208      	str	r2, [sp, #32]
 80095a8:	4602      	mov	r2, r0
 80095aa:	2000      	movs	r0, #0
 80095ac:	4604      	mov	r4, r0
 80095ae:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80095b2:	f100 0101 	add.w	r1, r0, #1
 80095b6:	d012      	beq.n	80095de <_strtod_l+0x236>
 80095b8:	440a      	add	r2, r1
 80095ba:	eb00 0c04 	add.w	ip, r0, r4
 80095be:	4621      	mov	r1, r4
 80095c0:	270a      	movs	r7, #10
 80095c2:	458c      	cmp	ip, r1
 80095c4:	d113      	bne.n	80095ee <_strtod_l+0x246>
 80095c6:	1821      	adds	r1, r4, r0
 80095c8:	2908      	cmp	r1, #8
 80095ca:	f104 0401 	add.w	r4, r4, #1
 80095ce:	4404      	add	r4, r0
 80095d0:	dc19      	bgt.n	8009606 <_strtod_l+0x25e>
 80095d2:	9b07      	ldr	r3, [sp, #28]
 80095d4:	210a      	movs	r1, #10
 80095d6:	fb01 e303 	mla	r3, r1, r3, lr
 80095da:	9307      	str	r3, [sp, #28]
 80095dc:	2100      	movs	r1, #0
 80095de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80095e0:	1c58      	adds	r0, r3, #1
 80095e2:	901b      	str	r0, [sp, #108]	; 0x6c
 80095e4:	785b      	ldrb	r3, [r3, #1]
 80095e6:	4608      	mov	r0, r1
 80095e8:	e7c9      	b.n	800957e <_strtod_l+0x1d6>
 80095ea:	9805      	ldr	r0, [sp, #20]
 80095ec:	e7d3      	b.n	8009596 <_strtod_l+0x1ee>
 80095ee:	2908      	cmp	r1, #8
 80095f0:	f101 0101 	add.w	r1, r1, #1
 80095f4:	dc03      	bgt.n	80095fe <_strtod_l+0x256>
 80095f6:	9b07      	ldr	r3, [sp, #28]
 80095f8:	437b      	muls	r3, r7
 80095fa:	9307      	str	r3, [sp, #28]
 80095fc:	e7e1      	b.n	80095c2 <_strtod_l+0x21a>
 80095fe:	2910      	cmp	r1, #16
 8009600:	bfd8      	it	le
 8009602:	437d      	mulle	r5, r7
 8009604:	e7dd      	b.n	80095c2 <_strtod_l+0x21a>
 8009606:	2c10      	cmp	r4, #16
 8009608:	bfdc      	itt	le
 800960a:	210a      	movle	r1, #10
 800960c:	fb01 e505 	mlale	r5, r1, r5, lr
 8009610:	e7e4      	b.n	80095dc <_strtod_l+0x234>
 8009612:	2301      	movs	r3, #1
 8009614:	9304      	str	r3, [sp, #16]
 8009616:	e781      	b.n	800951c <_strtod_l+0x174>
 8009618:	f04f 0c01 	mov.w	ip, #1
 800961c:	1cb3      	adds	r3, r6, #2
 800961e:	931b      	str	r3, [sp, #108]	; 0x6c
 8009620:	78b3      	ldrb	r3, [r6, #2]
 8009622:	e78a      	b.n	800953a <_strtod_l+0x192>
 8009624:	f04f 0c00 	mov.w	ip, #0
 8009628:	e7f8      	b.n	800961c <_strtod_l+0x274>
 800962a:	bf00      	nop
 800962c:	0800e300 	.word	0x0800e300
 8009630:	7ff00000 	.word	0x7ff00000
 8009634:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009636:	1c5f      	adds	r7, r3, #1
 8009638:	971b      	str	r7, [sp, #108]	; 0x6c
 800963a:	785b      	ldrb	r3, [r3, #1]
 800963c:	2b30      	cmp	r3, #48	; 0x30
 800963e:	d0f9      	beq.n	8009634 <_strtod_l+0x28c>
 8009640:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8009644:	2f08      	cmp	r7, #8
 8009646:	f63f af7d 	bhi.w	8009544 <_strtod_l+0x19c>
 800964a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800964e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009650:	930a      	str	r3, [sp, #40]	; 0x28
 8009652:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009654:	1c5f      	adds	r7, r3, #1
 8009656:	971b      	str	r7, [sp, #108]	; 0x6c
 8009658:	785b      	ldrb	r3, [r3, #1]
 800965a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800965e:	f1b8 0f09 	cmp.w	r8, #9
 8009662:	d937      	bls.n	80096d4 <_strtod_l+0x32c>
 8009664:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009666:	1a7f      	subs	r7, r7, r1
 8009668:	2f08      	cmp	r7, #8
 800966a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800966e:	dc37      	bgt.n	80096e0 <_strtod_l+0x338>
 8009670:	45be      	cmp	lr, r7
 8009672:	bfa8      	it	ge
 8009674:	46be      	movge	lr, r7
 8009676:	f1bc 0f00 	cmp.w	ip, #0
 800967a:	d001      	beq.n	8009680 <_strtod_l+0x2d8>
 800967c:	f1ce 0e00 	rsb	lr, lr, #0
 8009680:	2c00      	cmp	r4, #0
 8009682:	d151      	bne.n	8009728 <_strtod_l+0x380>
 8009684:	2800      	cmp	r0, #0
 8009686:	f47f aece 	bne.w	8009426 <_strtod_l+0x7e>
 800968a:	9a06      	ldr	r2, [sp, #24]
 800968c:	2a00      	cmp	r2, #0
 800968e:	f47f aeca 	bne.w	8009426 <_strtod_l+0x7e>
 8009692:	9a04      	ldr	r2, [sp, #16]
 8009694:	2a00      	cmp	r2, #0
 8009696:	f47f aee4 	bne.w	8009462 <_strtod_l+0xba>
 800969a:	2b4e      	cmp	r3, #78	; 0x4e
 800969c:	d027      	beq.n	80096ee <_strtod_l+0x346>
 800969e:	dc21      	bgt.n	80096e4 <_strtod_l+0x33c>
 80096a0:	2b49      	cmp	r3, #73	; 0x49
 80096a2:	f47f aede 	bne.w	8009462 <_strtod_l+0xba>
 80096a6:	49a0      	ldr	r1, [pc, #640]	; (8009928 <_strtod_l+0x580>)
 80096a8:	a81b      	add	r0, sp, #108	; 0x6c
 80096aa:	f002 f811 	bl	800b6d0 <__match>
 80096ae:	2800      	cmp	r0, #0
 80096b0:	f43f aed7 	beq.w	8009462 <_strtod_l+0xba>
 80096b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80096b6:	499d      	ldr	r1, [pc, #628]	; (800992c <_strtod_l+0x584>)
 80096b8:	3b01      	subs	r3, #1
 80096ba:	a81b      	add	r0, sp, #108	; 0x6c
 80096bc:	931b      	str	r3, [sp, #108]	; 0x6c
 80096be:	f002 f807 	bl	800b6d0 <__match>
 80096c2:	b910      	cbnz	r0, 80096ca <_strtod_l+0x322>
 80096c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80096c6:	3301      	adds	r3, #1
 80096c8:	931b      	str	r3, [sp, #108]	; 0x6c
 80096ca:	f8df b274 	ldr.w	fp, [pc, #628]	; 8009940 <_strtod_l+0x598>
 80096ce:	f04f 0a00 	mov.w	sl, #0
 80096d2:	e6a8      	b.n	8009426 <_strtod_l+0x7e>
 80096d4:	210a      	movs	r1, #10
 80096d6:	fb01 3e0e 	mla	lr, r1, lr, r3
 80096da:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80096de:	e7b8      	b.n	8009652 <_strtod_l+0x2aa>
 80096e0:	46be      	mov	lr, r7
 80096e2:	e7c8      	b.n	8009676 <_strtod_l+0x2ce>
 80096e4:	2b69      	cmp	r3, #105	; 0x69
 80096e6:	d0de      	beq.n	80096a6 <_strtod_l+0x2fe>
 80096e8:	2b6e      	cmp	r3, #110	; 0x6e
 80096ea:	f47f aeba 	bne.w	8009462 <_strtod_l+0xba>
 80096ee:	4990      	ldr	r1, [pc, #576]	; (8009930 <_strtod_l+0x588>)
 80096f0:	a81b      	add	r0, sp, #108	; 0x6c
 80096f2:	f001 ffed 	bl	800b6d0 <__match>
 80096f6:	2800      	cmp	r0, #0
 80096f8:	f43f aeb3 	beq.w	8009462 <_strtod_l+0xba>
 80096fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80096fe:	781b      	ldrb	r3, [r3, #0]
 8009700:	2b28      	cmp	r3, #40	; 0x28
 8009702:	d10e      	bne.n	8009722 <_strtod_l+0x37a>
 8009704:	aa1e      	add	r2, sp, #120	; 0x78
 8009706:	498b      	ldr	r1, [pc, #556]	; (8009934 <_strtod_l+0x58c>)
 8009708:	a81b      	add	r0, sp, #108	; 0x6c
 800970a:	f001 fff5 	bl	800b6f8 <__hexnan>
 800970e:	2805      	cmp	r0, #5
 8009710:	d107      	bne.n	8009722 <_strtod_l+0x37a>
 8009712:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009714:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8009718:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800971c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009720:	e681      	b.n	8009426 <_strtod_l+0x7e>
 8009722:	f8df b224 	ldr.w	fp, [pc, #548]	; 8009948 <_strtod_l+0x5a0>
 8009726:	e7d2      	b.n	80096ce <_strtod_l+0x326>
 8009728:	ebae 0302 	sub.w	r3, lr, r2
 800972c:	9306      	str	r3, [sp, #24]
 800972e:	9b05      	ldr	r3, [sp, #20]
 8009730:	9807      	ldr	r0, [sp, #28]
 8009732:	2b00      	cmp	r3, #0
 8009734:	bf08      	it	eq
 8009736:	4623      	moveq	r3, r4
 8009738:	2c10      	cmp	r4, #16
 800973a:	9305      	str	r3, [sp, #20]
 800973c:	46a0      	mov	r8, r4
 800973e:	bfa8      	it	ge
 8009740:	f04f 0810 	movge.w	r8, #16
 8009744:	f7f6 fede 	bl	8000504 <__aeabi_ui2d>
 8009748:	2c09      	cmp	r4, #9
 800974a:	4682      	mov	sl, r0
 800974c:	468b      	mov	fp, r1
 800974e:	dc13      	bgt.n	8009778 <_strtod_l+0x3d0>
 8009750:	9b06      	ldr	r3, [sp, #24]
 8009752:	2b00      	cmp	r3, #0
 8009754:	f43f ae67 	beq.w	8009426 <_strtod_l+0x7e>
 8009758:	9b06      	ldr	r3, [sp, #24]
 800975a:	dd7a      	ble.n	8009852 <_strtod_l+0x4aa>
 800975c:	2b16      	cmp	r3, #22
 800975e:	dc61      	bgt.n	8009824 <_strtod_l+0x47c>
 8009760:	4a75      	ldr	r2, [pc, #468]	; (8009938 <_strtod_l+0x590>)
 8009762:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8009766:	e9de 0100 	ldrd	r0, r1, [lr]
 800976a:	4652      	mov	r2, sl
 800976c:	465b      	mov	r3, fp
 800976e:	f7f6 ff43 	bl	80005f8 <__aeabi_dmul>
 8009772:	4682      	mov	sl, r0
 8009774:	468b      	mov	fp, r1
 8009776:	e656      	b.n	8009426 <_strtod_l+0x7e>
 8009778:	4b6f      	ldr	r3, [pc, #444]	; (8009938 <_strtod_l+0x590>)
 800977a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800977e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009782:	f7f6 ff39 	bl	80005f8 <__aeabi_dmul>
 8009786:	4606      	mov	r6, r0
 8009788:	4628      	mov	r0, r5
 800978a:	460f      	mov	r7, r1
 800978c:	f7f6 feba 	bl	8000504 <__aeabi_ui2d>
 8009790:	4602      	mov	r2, r0
 8009792:	460b      	mov	r3, r1
 8009794:	4630      	mov	r0, r6
 8009796:	4639      	mov	r1, r7
 8009798:	f7f6 fd78 	bl	800028c <__adddf3>
 800979c:	2c0f      	cmp	r4, #15
 800979e:	4682      	mov	sl, r0
 80097a0:	468b      	mov	fp, r1
 80097a2:	ddd5      	ble.n	8009750 <_strtod_l+0x3a8>
 80097a4:	9b06      	ldr	r3, [sp, #24]
 80097a6:	eba4 0808 	sub.w	r8, r4, r8
 80097aa:	4498      	add	r8, r3
 80097ac:	f1b8 0f00 	cmp.w	r8, #0
 80097b0:	f340 8096 	ble.w	80098e0 <_strtod_l+0x538>
 80097b4:	f018 030f 	ands.w	r3, r8, #15
 80097b8:	d00a      	beq.n	80097d0 <_strtod_l+0x428>
 80097ba:	495f      	ldr	r1, [pc, #380]	; (8009938 <_strtod_l+0x590>)
 80097bc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80097c0:	4652      	mov	r2, sl
 80097c2:	465b      	mov	r3, fp
 80097c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097c8:	f7f6 ff16 	bl	80005f8 <__aeabi_dmul>
 80097cc:	4682      	mov	sl, r0
 80097ce:	468b      	mov	fp, r1
 80097d0:	f038 080f 	bics.w	r8, r8, #15
 80097d4:	d073      	beq.n	80098be <_strtod_l+0x516>
 80097d6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80097da:	dd47      	ble.n	800986c <_strtod_l+0x4c4>
 80097dc:	2400      	movs	r4, #0
 80097de:	46a0      	mov	r8, r4
 80097e0:	9407      	str	r4, [sp, #28]
 80097e2:	9405      	str	r4, [sp, #20]
 80097e4:	2322      	movs	r3, #34	; 0x22
 80097e6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8009940 <_strtod_l+0x598>
 80097ea:	f8c9 3000 	str.w	r3, [r9]
 80097ee:	f04f 0a00 	mov.w	sl, #0
 80097f2:	9b07      	ldr	r3, [sp, #28]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	f43f ae16 	beq.w	8009426 <_strtod_l+0x7e>
 80097fa:	991c      	ldr	r1, [sp, #112]	; 0x70
 80097fc:	4648      	mov	r0, r9
 80097fe:	f002 f8d1 	bl	800b9a4 <_Bfree>
 8009802:	9905      	ldr	r1, [sp, #20]
 8009804:	4648      	mov	r0, r9
 8009806:	f002 f8cd 	bl	800b9a4 <_Bfree>
 800980a:	4641      	mov	r1, r8
 800980c:	4648      	mov	r0, r9
 800980e:	f002 f8c9 	bl	800b9a4 <_Bfree>
 8009812:	9907      	ldr	r1, [sp, #28]
 8009814:	4648      	mov	r0, r9
 8009816:	f002 f8c5 	bl	800b9a4 <_Bfree>
 800981a:	4621      	mov	r1, r4
 800981c:	4648      	mov	r0, r9
 800981e:	f002 f8c1 	bl	800b9a4 <_Bfree>
 8009822:	e600      	b.n	8009426 <_strtod_l+0x7e>
 8009824:	9a06      	ldr	r2, [sp, #24]
 8009826:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800982a:	4293      	cmp	r3, r2
 800982c:	dbba      	blt.n	80097a4 <_strtod_l+0x3fc>
 800982e:	4d42      	ldr	r5, [pc, #264]	; (8009938 <_strtod_l+0x590>)
 8009830:	f1c4 040f 	rsb	r4, r4, #15
 8009834:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8009838:	4652      	mov	r2, sl
 800983a:	465b      	mov	r3, fp
 800983c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009840:	f7f6 feda 	bl	80005f8 <__aeabi_dmul>
 8009844:	9b06      	ldr	r3, [sp, #24]
 8009846:	1b1c      	subs	r4, r3, r4
 8009848:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800984c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009850:	e78d      	b.n	800976e <_strtod_l+0x3c6>
 8009852:	f113 0f16 	cmn.w	r3, #22
 8009856:	dba5      	blt.n	80097a4 <_strtod_l+0x3fc>
 8009858:	4a37      	ldr	r2, [pc, #220]	; (8009938 <_strtod_l+0x590>)
 800985a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800985e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8009862:	4650      	mov	r0, sl
 8009864:	4659      	mov	r1, fp
 8009866:	f7f6 fff1 	bl	800084c <__aeabi_ddiv>
 800986a:	e782      	b.n	8009772 <_strtod_l+0x3ca>
 800986c:	2300      	movs	r3, #0
 800986e:	4e33      	ldr	r6, [pc, #204]	; (800993c <_strtod_l+0x594>)
 8009870:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009874:	4650      	mov	r0, sl
 8009876:	4659      	mov	r1, fp
 8009878:	461d      	mov	r5, r3
 800987a:	f1b8 0f01 	cmp.w	r8, #1
 800987e:	dc21      	bgt.n	80098c4 <_strtod_l+0x51c>
 8009880:	b10b      	cbz	r3, 8009886 <_strtod_l+0x4de>
 8009882:	4682      	mov	sl, r0
 8009884:	468b      	mov	fp, r1
 8009886:	4b2d      	ldr	r3, [pc, #180]	; (800993c <_strtod_l+0x594>)
 8009888:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800988c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009890:	4652      	mov	r2, sl
 8009892:	465b      	mov	r3, fp
 8009894:	e9d5 0100 	ldrd	r0, r1, [r5]
 8009898:	f7f6 feae 	bl	80005f8 <__aeabi_dmul>
 800989c:	4b28      	ldr	r3, [pc, #160]	; (8009940 <_strtod_l+0x598>)
 800989e:	460a      	mov	r2, r1
 80098a0:	400b      	ands	r3, r1
 80098a2:	4928      	ldr	r1, [pc, #160]	; (8009944 <_strtod_l+0x59c>)
 80098a4:	428b      	cmp	r3, r1
 80098a6:	4682      	mov	sl, r0
 80098a8:	d898      	bhi.n	80097dc <_strtod_l+0x434>
 80098aa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80098ae:	428b      	cmp	r3, r1
 80098b0:	bf86      	itte	hi
 80098b2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800994c <_strtod_l+0x5a4>
 80098b6:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 80098ba:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80098be:	2300      	movs	r3, #0
 80098c0:	9304      	str	r3, [sp, #16]
 80098c2:	e077      	b.n	80099b4 <_strtod_l+0x60c>
 80098c4:	f018 0f01 	tst.w	r8, #1
 80098c8:	d006      	beq.n	80098d8 <_strtod_l+0x530>
 80098ca:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80098ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098d2:	f7f6 fe91 	bl	80005f8 <__aeabi_dmul>
 80098d6:	2301      	movs	r3, #1
 80098d8:	3501      	adds	r5, #1
 80098da:	ea4f 0868 	mov.w	r8, r8, asr #1
 80098de:	e7cc      	b.n	800987a <_strtod_l+0x4d2>
 80098e0:	d0ed      	beq.n	80098be <_strtod_l+0x516>
 80098e2:	f1c8 0800 	rsb	r8, r8, #0
 80098e6:	f018 020f 	ands.w	r2, r8, #15
 80098ea:	d00a      	beq.n	8009902 <_strtod_l+0x55a>
 80098ec:	4b12      	ldr	r3, [pc, #72]	; (8009938 <_strtod_l+0x590>)
 80098ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098f2:	4650      	mov	r0, sl
 80098f4:	4659      	mov	r1, fp
 80098f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098fa:	f7f6 ffa7 	bl	800084c <__aeabi_ddiv>
 80098fe:	4682      	mov	sl, r0
 8009900:	468b      	mov	fp, r1
 8009902:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009906:	d0da      	beq.n	80098be <_strtod_l+0x516>
 8009908:	f1b8 0f1f 	cmp.w	r8, #31
 800990c:	dd20      	ble.n	8009950 <_strtod_l+0x5a8>
 800990e:	2400      	movs	r4, #0
 8009910:	46a0      	mov	r8, r4
 8009912:	9407      	str	r4, [sp, #28]
 8009914:	9405      	str	r4, [sp, #20]
 8009916:	2322      	movs	r3, #34	; 0x22
 8009918:	f04f 0a00 	mov.w	sl, #0
 800991c:	f04f 0b00 	mov.w	fp, #0
 8009920:	f8c9 3000 	str.w	r3, [r9]
 8009924:	e765      	b.n	80097f2 <_strtod_l+0x44a>
 8009926:	bf00      	nop
 8009928:	0800e2c9 	.word	0x0800e2c9
 800992c:	0800e353 	.word	0x0800e353
 8009930:	0800e2d1 	.word	0x0800e2d1
 8009934:	0800e314 	.word	0x0800e314
 8009938:	0800e3f8 	.word	0x0800e3f8
 800993c:	0800e3d0 	.word	0x0800e3d0
 8009940:	7ff00000 	.word	0x7ff00000
 8009944:	7ca00000 	.word	0x7ca00000
 8009948:	fff80000 	.word	0xfff80000
 800994c:	7fefffff 	.word	0x7fefffff
 8009950:	f018 0310 	ands.w	r3, r8, #16
 8009954:	bf18      	it	ne
 8009956:	236a      	movne	r3, #106	; 0x6a
 8009958:	4da0      	ldr	r5, [pc, #640]	; (8009bdc <_strtod_l+0x834>)
 800995a:	9304      	str	r3, [sp, #16]
 800995c:	4650      	mov	r0, sl
 800995e:	4659      	mov	r1, fp
 8009960:	2300      	movs	r3, #0
 8009962:	f1b8 0f00 	cmp.w	r8, #0
 8009966:	f300 810a 	bgt.w	8009b7e <_strtod_l+0x7d6>
 800996a:	b10b      	cbz	r3, 8009970 <_strtod_l+0x5c8>
 800996c:	4682      	mov	sl, r0
 800996e:	468b      	mov	fp, r1
 8009970:	9b04      	ldr	r3, [sp, #16]
 8009972:	b1bb      	cbz	r3, 80099a4 <_strtod_l+0x5fc>
 8009974:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8009978:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800997c:	2b00      	cmp	r3, #0
 800997e:	4659      	mov	r1, fp
 8009980:	dd10      	ble.n	80099a4 <_strtod_l+0x5fc>
 8009982:	2b1f      	cmp	r3, #31
 8009984:	f340 8107 	ble.w	8009b96 <_strtod_l+0x7ee>
 8009988:	2b34      	cmp	r3, #52	; 0x34
 800998a:	bfde      	ittt	le
 800998c:	3b20      	suble	r3, #32
 800998e:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8009992:	fa02 f303 	lslle.w	r3, r2, r3
 8009996:	f04f 0a00 	mov.w	sl, #0
 800999a:	bfcc      	ite	gt
 800999c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80099a0:	ea03 0b01 	andle.w	fp, r3, r1
 80099a4:	2200      	movs	r2, #0
 80099a6:	2300      	movs	r3, #0
 80099a8:	4650      	mov	r0, sl
 80099aa:	4659      	mov	r1, fp
 80099ac:	f7f7 f88c 	bl	8000ac8 <__aeabi_dcmpeq>
 80099b0:	2800      	cmp	r0, #0
 80099b2:	d1ac      	bne.n	800990e <_strtod_l+0x566>
 80099b4:	9b07      	ldr	r3, [sp, #28]
 80099b6:	9300      	str	r3, [sp, #0]
 80099b8:	9a05      	ldr	r2, [sp, #20]
 80099ba:	9908      	ldr	r1, [sp, #32]
 80099bc:	4623      	mov	r3, r4
 80099be:	4648      	mov	r0, r9
 80099c0:	f002 f842 	bl	800ba48 <__s2b>
 80099c4:	9007      	str	r0, [sp, #28]
 80099c6:	2800      	cmp	r0, #0
 80099c8:	f43f af08 	beq.w	80097dc <_strtod_l+0x434>
 80099cc:	9a06      	ldr	r2, [sp, #24]
 80099ce:	9b06      	ldr	r3, [sp, #24]
 80099d0:	2a00      	cmp	r2, #0
 80099d2:	f1c3 0300 	rsb	r3, r3, #0
 80099d6:	bfa8      	it	ge
 80099d8:	2300      	movge	r3, #0
 80099da:	930e      	str	r3, [sp, #56]	; 0x38
 80099dc:	2400      	movs	r4, #0
 80099de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80099e2:	9316      	str	r3, [sp, #88]	; 0x58
 80099e4:	46a0      	mov	r8, r4
 80099e6:	9b07      	ldr	r3, [sp, #28]
 80099e8:	4648      	mov	r0, r9
 80099ea:	6859      	ldr	r1, [r3, #4]
 80099ec:	f001 ffa6 	bl	800b93c <_Balloc>
 80099f0:	9005      	str	r0, [sp, #20]
 80099f2:	2800      	cmp	r0, #0
 80099f4:	f43f aef6 	beq.w	80097e4 <_strtod_l+0x43c>
 80099f8:	9b07      	ldr	r3, [sp, #28]
 80099fa:	691a      	ldr	r2, [r3, #16]
 80099fc:	3202      	adds	r2, #2
 80099fe:	f103 010c 	add.w	r1, r3, #12
 8009a02:	0092      	lsls	r2, r2, #2
 8009a04:	300c      	adds	r0, #12
 8009a06:	f7fe fd07 	bl	8008418 <memcpy>
 8009a0a:	aa1e      	add	r2, sp, #120	; 0x78
 8009a0c:	a91d      	add	r1, sp, #116	; 0x74
 8009a0e:	ec4b ab10 	vmov	d0, sl, fp
 8009a12:	4648      	mov	r0, r9
 8009a14:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8009a18:	f002 fad2 	bl	800bfc0 <__d2b>
 8009a1c:	901c      	str	r0, [sp, #112]	; 0x70
 8009a1e:	2800      	cmp	r0, #0
 8009a20:	f43f aee0 	beq.w	80097e4 <_strtod_l+0x43c>
 8009a24:	2101      	movs	r1, #1
 8009a26:	4648      	mov	r0, r9
 8009a28:	f002 f89a 	bl	800bb60 <__i2b>
 8009a2c:	4680      	mov	r8, r0
 8009a2e:	2800      	cmp	r0, #0
 8009a30:	f43f aed8 	beq.w	80097e4 <_strtod_l+0x43c>
 8009a34:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8009a36:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009a38:	2e00      	cmp	r6, #0
 8009a3a:	bfab      	itete	ge
 8009a3c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8009a3e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8009a40:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8009a42:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8009a44:	bfac      	ite	ge
 8009a46:	18f7      	addge	r7, r6, r3
 8009a48:	1b9d      	sublt	r5, r3, r6
 8009a4a:	9b04      	ldr	r3, [sp, #16]
 8009a4c:	1af6      	subs	r6, r6, r3
 8009a4e:	4416      	add	r6, r2
 8009a50:	4b63      	ldr	r3, [pc, #396]	; (8009be0 <_strtod_l+0x838>)
 8009a52:	3e01      	subs	r6, #1
 8009a54:	429e      	cmp	r6, r3
 8009a56:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009a5a:	f280 80af 	bge.w	8009bbc <_strtod_l+0x814>
 8009a5e:	1b9b      	subs	r3, r3, r6
 8009a60:	2b1f      	cmp	r3, #31
 8009a62:	eba2 0203 	sub.w	r2, r2, r3
 8009a66:	f04f 0101 	mov.w	r1, #1
 8009a6a:	f300 809b 	bgt.w	8009ba4 <_strtod_l+0x7fc>
 8009a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8009a72:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a74:	2300      	movs	r3, #0
 8009a76:	930a      	str	r3, [sp, #40]	; 0x28
 8009a78:	18be      	adds	r6, r7, r2
 8009a7a:	9b04      	ldr	r3, [sp, #16]
 8009a7c:	42b7      	cmp	r7, r6
 8009a7e:	4415      	add	r5, r2
 8009a80:	441d      	add	r5, r3
 8009a82:	463b      	mov	r3, r7
 8009a84:	bfa8      	it	ge
 8009a86:	4633      	movge	r3, r6
 8009a88:	42ab      	cmp	r3, r5
 8009a8a:	bfa8      	it	ge
 8009a8c:	462b      	movge	r3, r5
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	bfc2      	ittt	gt
 8009a92:	1af6      	subgt	r6, r6, r3
 8009a94:	1aed      	subgt	r5, r5, r3
 8009a96:	1aff      	subgt	r7, r7, r3
 8009a98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a9a:	b1bb      	cbz	r3, 8009acc <_strtod_l+0x724>
 8009a9c:	4641      	mov	r1, r8
 8009a9e:	461a      	mov	r2, r3
 8009aa0:	4648      	mov	r0, r9
 8009aa2:	f002 f8fd 	bl	800bca0 <__pow5mult>
 8009aa6:	4680      	mov	r8, r0
 8009aa8:	2800      	cmp	r0, #0
 8009aaa:	f43f ae9b 	beq.w	80097e4 <_strtod_l+0x43c>
 8009aae:	4601      	mov	r1, r0
 8009ab0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009ab2:	4648      	mov	r0, r9
 8009ab4:	f002 f85d 	bl	800bb72 <__multiply>
 8009ab8:	900c      	str	r0, [sp, #48]	; 0x30
 8009aba:	2800      	cmp	r0, #0
 8009abc:	f43f ae92 	beq.w	80097e4 <_strtod_l+0x43c>
 8009ac0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009ac2:	4648      	mov	r0, r9
 8009ac4:	f001 ff6e 	bl	800b9a4 <_Bfree>
 8009ac8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009aca:	931c      	str	r3, [sp, #112]	; 0x70
 8009acc:	2e00      	cmp	r6, #0
 8009ace:	dc7a      	bgt.n	8009bc6 <_strtod_l+0x81e>
 8009ad0:	9b06      	ldr	r3, [sp, #24]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	dd08      	ble.n	8009ae8 <_strtod_l+0x740>
 8009ad6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009ad8:	9905      	ldr	r1, [sp, #20]
 8009ada:	4648      	mov	r0, r9
 8009adc:	f002 f8e0 	bl	800bca0 <__pow5mult>
 8009ae0:	9005      	str	r0, [sp, #20]
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	f43f ae7e 	beq.w	80097e4 <_strtod_l+0x43c>
 8009ae8:	2d00      	cmp	r5, #0
 8009aea:	dd08      	ble.n	8009afe <_strtod_l+0x756>
 8009aec:	462a      	mov	r2, r5
 8009aee:	9905      	ldr	r1, [sp, #20]
 8009af0:	4648      	mov	r0, r9
 8009af2:	f002 f923 	bl	800bd3c <__lshift>
 8009af6:	9005      	str	r0, [sp, #20]
 8009af8:	2800      	cmp	r0, #0
 8009afa:	f43f ae73 	beq.w	80097e4 <_strtod_l+0x43c>
 8009afe:	2f00      	cmp	r7, #0
 8009b00:	dd08      	ble.n	8009b14 <_strtod_l+0x76c>
 8009b02:	4641      	mov	r1, r8
 8009b04:	463a      	mov	r2, r7
 8009b06:	4648      	mov	r0, r9
 8009b08:	f002 f918 	bl	800bd3c <__lshift>
 8009b0c:	4680      	mov	r8, r0
 8009b0e:	2800      	cmp	r0, #0
 8009b10:	f43f ae68 	beq.w	80097e4 <_strtod_l+0x43c>
 8009b14:	9a05      	ldr	r2, [sp, #20]
 8009b16:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009b18:	4648      	mov	r0, r9
 8009b1a:	f002 f97d 	bl	800be18 <__mdiff>
 8009b1e:	4604      	mov	r4, r0
 8009b20:	2800      	cmp	r0, #0
 8009b22:	f43f ae5f 	beq.w	80097e4 <_strtod_l+0x43c>
 8009b26:	68c3      	ldr	r3, [r0, #12]
 8009b28:	930c      	str	r3, [sp, #48]	; 0x30
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	60c3      	str	r3, [r0, #12]
 8009b2e:	4641      	mov	r1, r8
 8009b30:	f002 f958 	bl	800bde4 <__mcmp>
 8009b34:	2800      	cmp	r0, #0
 8009b36:	da55      	bge.n	8009be4 <_strtod_l+0x83c>
 8009b38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b3a:	b9e3      	cbnz	r3, 8009b76 <_strtod_l+0x7ce>
 8009b3c:	f1ba 0f00 	cmp.w	sl, #0
 8009b40:	d119      	bne.n	8009b76 <_strtod_l+0x7ce>
 8009b42:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b46:	b9b3      	cbnz	r3, 8009b76 <_strtod_l+0x7ce>
 8009b48:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009b4c:	0d1b      	lsrs	r3, r3, #20
 8009b4e:	051b      	lsls	r3, r3, #20
 8009b50:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009b54:	d90f      	bls.n	8009b76 <_strtod_l+0x7ce>
 8009b56:	6963      	ldr	r3, [r4, #20]
 8009b58:	b913      	cbnz	r3, 8009b60 <_strtod_l+0x7b8>
 8009b5a:	6923      	ldr	r3, [r4, #16]
 8009b5c:	2b01      	cmp	r3, #1
 8009b5e:	dd0a      	ble.n	8009b76 <_strtod_l+0x7ce>
 8009b60:	4621      	mov	r1, r4
 8009b62:	2201      	movs	r2, #1
 8009b64:	4648      	mov	r0, r9
 8009b66:	f002 f8e9 	bl	800bd3c <__lshift>
 8009b6a:	4641      	mov	r1, r8
 8009b6c:	4604      	mov	r4, r0
 8009b6e:	f002 f939 	bl	800bde4 <__mcmp>
 8009b72:	2800      	cmp	r0, #0
 8009b74:	dc67      	bgt.n	8009c46 <_strtod_l+0x89e>
 8009b76:	9b04      	ldr	r3, [sp, #16]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d171      	bne.n	8009c60 <_strtod_l+0x8b8>
 8009b7c:	e63d      	b.n	80097fa <_strtod_l+0x452>
 8009b7e:	f018 0f01 	tst.w	r8, #1
 8009b82:	d004      	beq.n	8009b8e <_strtod_l+0x7e6>
 8009b84:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009b88:	f7f6 fd36 	bl	80005f8 <__aeabi_dmul>
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009b92:	3508      	adds	r5, #8
 8009b94:	e6e5      	b.n	8009962 <_strtod_l+0x5ba>
 8009b96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8009b9e:	ea03 0a0a 	and.w	sl, r3, sl
 8009ba2:	e6ff      	b.n	80099a4 <_strtod_l+0x5fc>
 8009ba4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8009ba8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8009bac:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8009bb0:	36e2      	adds	r6, #226	; 0xe2
 8009bb2:	fa01 f306 	lsl.w	r3, r1, r6
 8009bb6:	930a      	str	r3, [sp, #40]	; 0x28
 8009bb8:	910f      	str	r1, [sp, #60]	; 0x3c
 8009bba:	e75d      	b.n	8009a78 <_strtod_l+0x6d0>
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	930a      	str	r3, [sp, #40]	; 0x28
 8009bc0:	2301      	movs	r3, #1
 8009bc2:	930f      	str	r3, [sp, #60]	; 0x3c
 8009bc4:	e758      	b.n	8009a78 <_strtod_l+0x6d0>
 8009bc6:	4632      	mov	r2, r6
 8009bc8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009bca:	4648      	mov	r0, r9
 8009bcc:	f002 f8b6 	bl	800bd3c <__lshift>
 8009bd0:	901c      	str	r0, [sp, #112]	; 0x70
 8009bd2:	2800      	cmp	r0, #0
 8009bd4:	f47f af7c 	bne.w	8009ad0 <_strtod_l+0x728>
 8009bd8:	e604      	b.n	80097e4 <_strtod_l+0x43c>
 8009bda:	bf00      	nop
 8009bdc:	0800e328 	.word	0x0800e328
 8009be0:	fffffc02 	.word	0xfffffc02
 8009be4:	465d      	mov	r5, fp
 8009be6:	f040 8086 	bne.w	8009cf6 <_strtod_l+0x94e>
 8009bea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009bec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009bf0:	b32a      	cbz	r2, 8009c3e <_strtod_l+0x896>
 8009bf2:	4aaf      	ldr	r2, [pc, #700]	; (8009eb0 <_strtod_l+0xb08>)
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d153      	bne.n	8009ca0 <_strtod_l+0x8f8>
 8009bf8:	9b04      	ldr	r3, [sp, #16]
 8009bfa:	4650      	mov	r0, sl
 8009bfc:	b1d3      	cbz	r3, 8009c34 <_strtod_l+0x88c>
 8009bfe:	4aad      	ldr	r2, [pc, #692]	; (8009eb4 <_strtod_l+0xb0c>)
 8009c00:	402a      	ands	r2, r5
 8009c02:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8009c06:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8009c0a:	d816      	bhi.n	8009c3a <_strtod_l+0x892>
 8009c0c:	0d12      	lsrs	r2, r2, #20
 8009c0e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009c12:	fa01 f303 	lsl.w	r3, r1, r3
 8009c16:	4298      	cmp	r0, r3
 8009c18:	d142      	bne.n	8009ca0 <_strtod_l+0x8f8>
 8009c1a:	4ba7      	ldr	r3, [pc, #668]	; (8009eb8 <_strtod_l+0xb10>)
 8009c1c:	429d      	cmp	r5, r3
 8009c1e:	d102      	bne.n	8009c26 <_strtod_l+0x87e>
 8009c20:	3001      	adds	r0, #1
 8009c22:	f43f addf 	beq.w	80097e4 <_strtod_l+0x43c>
 8009c26:	4ba3      	ldr	r3, [pc, #652]	; (8009eb4 <_strtod_l+0xb0c>)
 8009c28:	402b      	ands	r3, r5
 8009c2a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009c2e:	f04f 0a00 	mov.w	sl, #0
 8009c32:	e7a0      	b.n	8009b76 <_strtod_l+0x7ce>
 8009c34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009c38:	e7ed      	b.n	8009c16 <_strtod_l+0x86e>
 8009c3a:	460b      	mov	r3, r1
 8009c3c:	e7eb      	b.n	8009c16 <_strtod_l+0x86e>
 8009c3e:	bb7b      	cbnz	r3, 8009ca0 <_strtod_l+0x8f8>
 8009c40:	f1ba 0f00 	cmp.w	sl, #0
 8009c44:	d12c      	bne.n	8009ca0 <_strtod_l+0x8f8>
 8009c46:	9904      	ldr	r1, [sp, #16]
 8009c48:	4a9a      	ldr	r2, [pc, #616]	; (8009eb4 <_strtod_l+0xb0c>)
 8009c4a:	465b      	mov	r3, fp
 8009c4c:	b1f1      	cbz	r1, 8009c8c <_strtod_l+0x8e4>
 8009c4e:	ea02 010b 	and.w	r1, r2, fp
 8009c52:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009c56:	dc19      	bgt.n	8009c8c <_strtod_l+0x8e4>
 8009c58:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009c5c:	f77f ae5b 	ble.w	8009916 <_strtod_l+0x56e>
 8009c60:	4a96      	ldr	r2, [pc, #600]	; (8009ebc <_strtod_l+0xb14>)
 8009c62:	2300      	movs	r3, #0
 8009c64:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8009c68:	4650      	mov	r0, sl
 8009c6a:	4659      	mov	r1, fp
 8009c6c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009c70:	f7f6 fcc2 	bl	80005f8 <__aeabi_dmul>
 8009c74:	4682      	mov	sl, r0
 8009c76:	468b      	mov	fp, r1
 8009c78:	2900      	cmp	r1, #0
 8009c7a:	f47f adbe 	bne.w	80097fa <_strtod_l+0x452>
 8009c7e:	2800      	cmp	r0, #0
 8009c80:	f47f adbb 	bne.w	80097fa <_strtod_l+0x452>
 8009c84:	2322      	movs	r3, #34	; 0x22
 8009c86:	f8c9 3000 	str.w	r3, [r9]
 8009c8a:	e5b6      	b.n	80097fa <_strtod_l+0x452>
 8009c8c:	4013      	ands	r3, r2
 8009c8e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009c92:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009c96:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009c9a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009c9e:	e76a      	b.n	8009b76 <_strtod_l+0x7ce>
 8009ca0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ca2:	b193      	cbz	r3, 8009cca <_strtod_l+0x922>
 8009ca4:	422b      	tst	r3, r5
 8009ca6:	f43f af66 	beq.w	8009b76 <_strtod_l+0x7ce>
 8009caa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cac:	9a04      	ldr	r2, [sp, #16]
 8009cae:	4650      	mov	r0, sl
 8009cb0:	4659      	mov	r1, fp
 8009cb2:	b173      	cbz	r3, 8009cd2 <_strtod_l+0x92a>
 8009cb4:	f7ff fb5a 	bl	800936c <sulp>
 8009cb8:	4602      	mov	r2, r0
 8009cba:	460b      	mov	r3, r1
 8009cbc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009cc0:	f7f6 fae4 	bl	800028c <__adddf3>
 8009cc4:	4682      	mov	sl, r0
 8009cc6:	468b      	mov	fp, r1
 8009cc8:	e755      	b.n	8009b76 <_strtod_l+0x7ce>
 8009cca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ccc:	ea13 0f0a 	tst.w	r3, sl
 8009cd0:	e7e9      	b.n	8009ca6 <_strtod_l+0x8fe>
 8009cd2:	f7ff fb4b 	bl	800936c <sulp>
 8009cd6:	4602      	mov	r2, r0
 8009cd8:	460b      	mov	r3, r1
 8009cda:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009cde:	f7f6 fad3 	bl	8000288 <__aeabi_dsub>
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	4682      	mov	sl, r0
 8009ce8:	468b      	mov	fp, r1
 8009cea:	f7f6 feed 	bl	8000ac8 <__aeabi_dcmpeq>
 8009cee:	2800      	cmp	r0, #0
 8009cf0:	f47f ae11 	bne.w	8009916 <_strtod_l+0x56e>
 8009cf4:	e73f      	b.n	8009b76 <_strtod_l+0x7ce>
 8009cf6:	4641      	mov	r1, r8
 8009cf8:	4620      	mov	r0, r4
 8009cfa:	f002 f9b0 	bl	800c05e <__ratio>
 8009cfe:	ec57 6b10 	vmov	r6, r7, d0
 8009d02:	2200      	movs	r2, #0
 8009d04:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009d08:	ee10 0a10 	vmov	r0, s0
 8009d0c:	4639      	mov	r1, r7
 8009d0e:	f7f6 feef 	bl	8000af0 <__aeabi_dcmple>
 8009d12:	2800      	cmp	r0, #0
 8009d14:	d077      	beq.n	8009e06 <_strtod_l+0xa5e>
 8009d16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d04a      	beq.n	8009db2 <_strtod_l+0xa0a>
 8009d1c:	4b68      	ldr	r3, [pc, #416]	; (8009ec0 <_strtod_l+0xb18>)
 8009d1e:	2200      	movs	r2, #0
 8009d20:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009d24:	4f66      	ldr	r7, [pc, #408]	; (8009ec0 <_strtod_l+0xb18>)
 8009d26:	2600      	movs	r6, #0
 8009d28:	4b62      	ldr	r3, [pc, #392]	; (8009eb4 <_strtod_l+0xb0c>)
 8009d2a:	402b      	ands	r3, r5
 8009d2c:	930f      	str	r3, [sp, #60]	; 0x3c
 8009d2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009d30:	4b64      	ldr	r3, [pc, #400]	; (8009ec4 <_strtod_l+0xb1c>)
 8009d32:	429a      	cmp	r2, r3
 8009d34:	f040 80ce 	bne.w	8009ed4 <_strtod_l+0xb2c>
 8009d38:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009d3c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009d40:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8009d44:	ec4b ab10 	vmov	d0, sl, fp
 8009d48:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8009d4c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009d50:	f002 f8c0 	bl	800bed4 <__ulp>
 8009d54:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009d58:	ec53 2b10 	vmov	r2, r3, d0
 8009d5c:	f7f6 fc4c 	bl	80005f8 <__aeabi_dmul>
 8009d60:	4652      	mov	r2, sl
 8009d62:	465b      	mov	r3, fp
 8009d64:	f7f6 fa92 	bl	800028c <__adddf3>
 8009d68:	460b      	mov	r3, r1
 8009d6a:	4952      	ldr	r1, [pc, #328]	; (8009eb4 <_strtod_l+0xb0c>)
 8009d6c:	4a56      	ldr	r2, [pc, #344]	; (8009ec8 <_strtod_l+0xb20>)
 8009d6e:	4019      	ands	r1, r3
 8009d70:	4291      	cmp	r1, r2
 8009d72:	4682      	mov	sl, r0
 8009d74:	d95b      	bls.n	8009e2e <_strtod_l+0xa86>
 8009d76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d78:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	d103      	bne.n	8009d88 <_strtod_l+0x9e0>
 8009d80:	9b08      	ldr	r3, [sp, #32]
 8009d82:	3301      	adds	r3, #1
 8009d84:	f43f ad2e 	beq.w	80097e4 <_strtod_l+0x43c>
 8009d88:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8009eb8 <_strtod_l+0xb10>
 8009d8c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009d90:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009d92:	4648      	mov	r0, r9
 8009d94:	f001 fe06 	bl	800b9a4 <_Bfree>
 8009d98:	9905      	ldr	r1, [sp, #20]
 8009d9a:	4648      	mov	r0, r9
 8009d9c:	f001 fe02 	bl	800b9a4 <_Bfree>
 8009da0:	4641      	mov	r1, r8
 8009da2:	4648      	mov	r0, r9
 8009da4:	f001 fdfe 	bl	800b9a4 <_Bfree>
 8009da8:	4621      	mov	r1, r4
 8009daa:	4648      	mov	r0, r9
 8009dac:	f001 fdfa 	bl	800b9a4 <_Bfree>
 8009db0:	e619      	b.n	80099e6 <_strtod_l+0x63e>
 8009db2:	f1ba 0f00 	cmp.w	sl, #0
 8009db6:	d11a      	bne.n	8009dee <_strtod_l+0xa46>
 8009db8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009dbc:	b9eb      	cbnz	r3, 8009dfa <_strtod_l+0xa52>
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	4b3f      	ldr	r3, [pc, #252]	; (8009ec0 <_strtod_l+0xb18>)
 8009dc2:	4630      	mov	r0, r6
 8009dc4:	4639      	mov	r1, r7
 8009dc6:	f7f6 fe89 	bl	8000adc <__aeabi_dcmplt>
 8009dca:	b9c8      	cbnz	r0, 8009e00 <_strtod_l+0xa58>
 8009dcc:	4630      	mov	r0, r6
 8009dce:	4639      	mov	r1, r7
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	4b3e      	ldr	r3, [pc, #248]	; (8009ecc <_strtod_l+0xb24>)
 8009dd4:	f7f6 fc10 	bl	80005f8 <__aeabi_dmul>
 8009dd8:	4606      	mov	r6, r0
 8009dda:	460f      	mov	r7, r1
 8009ddc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009de0:	9618      	str	r6, [sp, #96]	; 0x60
 8009de2:	9319      	str	r3, [sp, #100]	; 0x64
 8009de4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8009de8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009dec:	e79c      	b.n	8009d28 <_strtod_l+0x980>
 8009dee:	f1ba 0f01 	cmp.w	sl, #1
 8009df2:	d102      	bne.n	8009dfa <_strtod_l+0xa52>
 8009df4:	2d00      	cmp	r5, #0
 8009df6:	f43f ad8e 	beq.w	8009916 <_strtod_l+0x56e>
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	4b34      	ldr	r3, [pc, #208]	; (8009ed0 <_strtod_l+0xb28>)
 8009dfe:	e78f      	b.n	8009d20 <_strtod_l+0x978>
 8009e00:	2600      	movs	r6, #0
 8009e02:	4f32      	ldr	r7, [pc, #200]	; (8009ecc <_strtod_l+0xb24>)
 8009e04:	e7ea      	b.n	8009ddc <_strtod_l+0xa34>
 8009e06:	4b31      	ldr	r3, [pc, #196]	; (8009ecc <_strtod_l+0xb24>)
 8009e08:	4630      	mov	r0, r6
 8009e0a:	4639      	mov	r1, r7
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	f7f6 fbf3 	bl	80005f8 <__aeabi_dmul>
 8009e12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e14:	4606      	mov	r6, r0
 8009e16:	460f      	mov	r7, r1
 8009e18:	b933      	cbnz	r3, 8009e28 <_strtod_l+0xa80>
 8009e1a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009e1e:	9010      	str	r0, [sp, #64]	; 0x40
 8009e20:	9311      	str	r3, [sp, #68]	; 0x44
 8009e22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009e26:	e7df      	b.n	8009de8 <_strtod_l+0xa40>
 8009e28:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8009e2c:	e7f9      	b.n	8009e22 <_strtod_l+0xa7a>
 8009e2e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009e32:	9b04      	ldr	r3, [sp, #16]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d1ab      	bne.n	8009d90 <_strtod_l+0x9e8>
 8009e38:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009e3c:	0d1b      	lsrs	r3, r3, #20
 8009e3e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009e40:	051b      	lsls	r3, r3, #20
 8009e42:	429a      	cmp	r2, r3
 8009e44:	465d      	mov	r5, fp
 8009e46:	d1a3      	bne.n	8009d90 <_strtod_l+0x9e8>
 8009e48:	4639      	mov	r1, r7
 8009e4a:	4630      	mov	r0, r6
 8009e4c:	f7f6 fe84 	bl	8000b58 <__aeabi_d2iz>
 8009e50:	f7f6 fb68 	bl	8000524 <__aeabi_i2d>
 8009e54:	460b      	mov	r3, r1
 8009e56:	4602      	mov	r2, r0
 8009e58:	4639      	mov	r1, r7
 8009e5a:	4630      	mov	r0, r6
 8009e5c:	f7f6 fa14 	bl	8000288 <__aeabi_dsub>
 8009e60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e62:	4606      	mov	r6, r0
 8009e64:	460f      	mov	r7, r1
 8009e66:	b933      	cbnz	r3, 8009e76 <_strtod_l+0xace>
 8009e68:	f1ba 0f00 	cmp.w	sl, #0
 8009e6c:	d103      	bne.n	8009e76 <_strtod_l+0xace>
 8009e6e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8009e72:	2d00      	cmp	r5, #0
 8009e74:	d06d      	beq.n	8009f52 <_strtod_l+0xbaa>
 8009e76:	a30a      	add	r3, pc, #40	; (adr r3, 8009ea0 <_strtod_l+0xaf8>)
 8009e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7c:	4630      	mov	r0, r6
 8009e7e:	4639      	mov	r1, r7
 8009e80:	f7f6 fe2c 	bl	8000adc <__aeabi_dcmplt>
 8009e84:	2800      	cmp	r0, #0
 8009e86:	f47f acb8 	bne.w	80097fa <_strtod_l+0x452>
 8009e8a:	a307      	add	r3, pc, #28	; (adr r3, 8009ea8 <_strtod_l+0xb00>)
 8009e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e90:	4630      	mov	r0, r6
 8009e92:	4639      	mov	r1, r7
 8009e94:	f7f6 fe40 	bl	8000b18 <__aeabi_dcmpgt>
 8009e98:	2800      	cmp	r0, #0
 8009e9a:	f43f af79 	beq.w	8009d90 <_strtod_l+0x9e8>
 8009e9e:	e4ac      	b.n	80097fa <_strtod_l+0x452>
 8009ea0:	94a03595 	.word	0x94a03595
 8009ea4:	3fdfffff 	.word	0x3fdfffff
 8009ea8:	35afe535 	.word	0x35afe535
 8009eac:	3fe00000 	.word	0x3fe00000
 8009eb0:	000fffff 	.word	0x000fffff
 8009eb4:	7ff00000 	.word	0x7ff00000
 8009eb8:	7fefffff 	.word	0x7fefffff
 8009ebc:	39500000 	.word	0x39500000
 8009ec0:	3ff00000 	.word	0x3ff00000
 8009ec4:	7fe00000 	.word	0x7fe00000
 8009ec8:	7c9fffff 	.word	0x7c9fffff
 8009ecc:	3fe00000 	.word	0x3fe00000
 8009ed0:	bff00000 	.word	0xbff00000
 8009ed4:	9b04      	ldr	r3, [sp, #16]
 8009ed6:	b333      	cbz	r3, 8009f26 <_strtod_l+0xb7e>
 8009ed8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009eda:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009ede:	d822      	bhi.n	8009f26 <_strtod_l+0xb7e>
 8009ee0:	a327      	add	r3, pc, #156	; (adr r3, 8009f80 <_strtod_l+0xbd8>)
 8009ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee6:	4630      	mov	r0, r6
 8009ee8:	4639      	mov	r1, r7
 8009eea:	f7f6 fe01 	bl	8000af0 <__aeabi_dcmple>
 8009eee:	b1a0      	cbz	r0, 8009f1a <_strtod_l+0xb72>
 8009ef0:	4639      	mov	r1, r7
 8009ef2:	4630      	mov	r0, r6
 8009ef4:	f7f6 fe58 	bl	8000ba8 <__aeabi_d2uiz>
 8009ef8:	2800      	cmp	r0, #0
 8009efa:	bf08      	it	eq
 8009efc:	2001      	moveq	r0, #1
 8009efe:	f7f6 fb01 	bl	8000504 <__aeabi_ui2d>
 8009f02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f04:	4606      	mov	r6, r0
 8009f06:	460f      	mov	r7, r1
 8009f08:	bb03      	cbnz	r3, 8009f4c <_strtod_l+0xba4>
 8009f0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009f0e:	9012      	str	r0, [sp, #72]	; 0x48
 8009f10:	9313      	str	r3, [sp, #76]	; 0x4c
 8009f12:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8009f16:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009f1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f1c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009f1e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009f22:	1a9b      	subs	r3, r3, r2
 8009f24:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f26:	ed9d 0b08 	vldr	d0, [sp, #32]
 8009f2a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8009f2e:	f001 ffd1 	bl	800bed4 <__ulp>
 8009f32:	4650      	mov	r0, sl
 8009f34:	ec53 2b10 	vmov	r2, r3, d0
 8009f38:	4659      	mov	r1, fp
 8009f3a:	f7f6 fb5d 	bl	80005f8 <__aeabi_dmul>
 8009f3e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009f42:	f7f6 f9a3 	bl	800028c <__adddf3>
 8009f46:	4682      	mov	sl, r0
 8009f48:	468b      	mov	fp, r1
 8009f4a:	e772      	b.n	8009e32 <_strtod_l+0xa8a>
 8009f4c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8009f50:	e7df      	b.n	8009f12 <_strtod_l+0xb6a>
 8009f52:	a30d      	add	r3, pc, #52	; (adr r3, 8009f88 <_strtod_l+0xbe0>)
 8009f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f58:	f7f6 fdc0 	bl	8000adc <__aeabi_dcmplt>
 8009f5c:	e79c      	b.n	8009e98 <_strtod_l+0xaf0>
 8009f5e:	2300      	movs	r3, #0
 8009f60:	930d      	str	r3, [sp, #52]	; 0x34
 8009f62:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009f64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009f66:	6013      	str	r3, [r2, #0]
 8009f68:	f7ff ba61 	b.w	800942e <_strtod_l+0x86>
 8009f6c:	2b65      	cmp	r3, #101	; 0x65
 8009f6e:	f04f 0200 	mov.w	r2, #0
 8009f72:	f43f ab4e 	beq.w	8009612 <_strtod_l+0x26a>
 8009f76:	2101      	movs	r1, #1
 8009f78:	4614      	mov	r4, r2
 8009f7a:	9104      	str	r1, [sp, #16]
 8009f7c:	f7ff bacb 	b.w	8009516 <_strtod_l+0x16e>
 8009f80:	ffc00000 	.word	0xffc00000
 8009f84:	41dfffff 	.word	0x41dfffff
 8009f88:	94a03595 	.word	0x94a03595
 8009f8c:	3fcfffff 	.word	0x3fcfffff

08009f90 <_strtod_r>:
 8009f90:	4b05      	ldr	r3, [pc, #20]	; (8009fa8 <_strtod_r+0x18>)
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	b410      	push	{r4}
 8009f96:	6a1b      	ldr	r3, [r3, #32]
 8009f98:	4c04      	ldr	r4, [pc, #16]	; (8009fac <_strtod_r+0x1c>)
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	bf08      	it	eq
 8009f9e:	4623      	moveq	r3, r4
 8009fa0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009fa4:	f7ff ba00 	b.w	80093a8 <_strtod_l>
 8009fa8:	20000028 	.word	0x20000028
 8009fac:	2000008c 	.word	0x2000008c

08009fb0 <_strtol_l.isra.0>:
 8009fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fb4:	4680      	mov	r8, r0
 8009fb6:	4689      	mov	r9, r1
 8009fb8:	4692      	mov	sl, r2
 8009fba:	461e      	mov	r6, r3
 8009fbc:	460f      	mov	r7, r1
 8009fbe:	463d      	mov	r5, r7
 8009fc0:	9808      	ldr	r0, [sp, #32]
 8009fc2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009fc6:	f001 fc27 	bl	800b818 <__locale_ctype_ptr_l>
 8009fca:	4420      	add	r0, r4
 8009fcc:	7843      	ldrb	r3, [r0, #1]
 8009fce:	f013 0308 	ands.w	r3, r3, #8
 8009fd2:	d132      	bne.n	800a03a <_strtol_l.isra.0+0x8a>
 8009fd4:	2c2d      	cmp	r4, #45	; 0x2d
 8009fd6:	d132      	bne.n	800a03e <_strtol_l.isra.0+0x8e>
 8009fd8:	787c      	ldrb	r4, [r7, #1]
 8009fda:	1cbd      	adds	r5, r7, #2
 8009fdc:	2201      	movs	r2, #1
 8009fde:	2e00      	cmp	r6, #0
 8009fe0:	d05d      	beq.n	800a09e <_strtol_l.isra.0+0xee>
 8009fe2:	2e10      	cmp	r6, #16
 8009fe4:	d109      	bne.n	8009ffa <_strtol_l.isra.0+0x4a>
 8009fe6:	2c30      	cmp	r4, #48	; 0x30
 8009fe8:	d107      	bne.n	8009ffa <_strtol_l.isra.0+0x4a>
 8009fea:	782b      	ldrb	r3, [r5, #0]
 8009fec:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009ff0:	2b58      	cmp	r3, #88	; 0x58
 8009ff2:	d14f      	bne.n	800a094 <_strtol_l.isra.0+0xe4>
 8009ff4:	786c      	ldrb	r4, [r5, #1]
 8009ff6:	2610      	movs	r6, #16
 8009ff8:	3502      	adds	r5, #2
 8009ffa:	2a00      	cmp	r2, #0
 8009ffc:	bf14      	ite	ne
 8009ffe:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800a002:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800a006:	2700      	movs	r7, #0
 800a008:	fbb1 fcf6 	udiv	ip, r1, r6
 800a00c:	4638      	mov	r0, r7
 800a00e:	fb06 1e1c 	mls	lr, r6, ip, r1
 800a012:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800a016:	2b09      	cmp	r3, #9
 800a018:	d817      	bhi.n	800a04a <_strtol_l.isra.0+0x9a>
 800a01a:	461c      	mov	r4, r3
 800a01c:	42a6      	cmp	r6, r4
 800a01e:	dd23      	ble.n	800a068 <_strtol_l.isra.0+0xb8>
 800a020:	1c7b      	adds	r3, r7, #1
 800a022:	d007      	beq.n	800a034 <_strtol_l.isra.0+0x84>
 800a024:	4584      	cmp	ip, r0
 800a026:	d31c      	bcc.n	800a062 <_strtol_l.isra.0+0xb2>
 800a028:	d101      	bne.n	800a02e <_strtol_l.isra.0+0x7e>
 800a02a:	45a6      	cmp	lr, r4
 800a02c:	db19      	blt.n	800a062 <_strtol_l.isra.0+0xb2>
 800a02e:	fb00 4006 	mla	r0, r0, r6, r4
 800a032:	2701      	movs	r7, #1
 800a034:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a038:	e7eb      	b.n	800a012 <_strtol_l.isra.0+0x62>
 800a03a:	462f      	mov	r7, r5
 800a03c:	e7bf      	b.n	8009fbe <_strtol_l.isra.0+0xe>
 800a03e:	2c2b      	cmp	r4, #43	; 0x2b
 800a040:	bf04      	itt	eq
 800a042:	1cbd      	addeq	r5, r7, #2
 800a044:	787c      	ldrbeq	r4, [r7, #1]
 800a046:	461a      	mov	r2, r3
 800a048:	e7c9      	b.n	8009fde <_strtol_l.isra.0+0x2e>
 800a04a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800a04e:	2b19      	cmp	r3, #25
 800a050:	d801      	bhi.n	800a056 <_strtol_l.isra.0+0xa6>
 800a052:	3c37      	subs	r4, #55	; 0x37
 800a054:	e7e2      	b.n	800a01c <_strtol_l.isra.0+0x6c>
 800a056:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800a05a:	2b19      	cmp	r3, #25
 800a05c:	d804      	bhi.n	800a068 <_strtol_l.isra.0+0xb8>
 800a05e:	3c57      	subs	r4, #87	; 0x57
 800a060:	e7dc      	b.n	800a01c <_strtol_l.isra.0+0x6c>
 800a062:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a066:	e7e5      	b.n	800a034 <_strtol_l.isra.0+0x84>
 800a068:	1c7b      	adds	r3, r7, #1
 800a06a:	d108      	bne.n	800a07e <_strtol_l.isra.0+0xce>
 800a06c:	2322      	movs	r3, #34	; 0x22
 800a06e:	f8c8 3000 	str.w	r3, [r8]
 800a072:	4608      	mov	r0, r1
 800a074:	f1ba 0f00 	cmp.w	sl, #0
 800a078:	d107      	bne.n	800a08a <_strtol_l.isra.0+0xda>
 800a07a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a07e:	b102      	cbz	r2, 800a082 <_strtol_l.isra.0+0xd2>
 800a080:	4240      	negs	r0, r0
 800a082:	f1ba 0f00 	cmp.w	sl, #0
 800a086:	d0f8      	beq.n	800a07a <_strtol_l.isra.0+0xca>
 800a088:	b10f      	cbz	r7, 800a08e <_strtol_l.isra.0+0xde>
 800a08a:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800a08e:	f8ca 9000 	str.w	r9, [sl]
 800a092:	e7f2      	b.n	800a07a <_strtol_l.isra.0+0xca>
 800a094:	2430      	movs	r4, #48	; 0x30
 800a096:	2e00      	cmp	r6, #0
 800a098:	d1af      	bne.n	8009ffa <_strtol_l.isra.0+0x4a>
 800a09a:	2608      	movs	r6, #8
 800a09c:	e7ad      	b.n	8009ffa <_strtol_l.isra.0+0x4a>
 800a09e:	2c30      	cmp	r4, #48	; 0x30
 800a0a0:	d0a3      	beq.n	8009fea <_strtol_l.isra.0+0x3a>
 800a0a2:	260a      	movs	r6, #10
 800a0a4:	e7a9      	b.n	8009ffa <_strtol_l.isra.0+0x4a>
	...

0800a0a8 <_strtol_r>:
 800a0a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a0aa:	4c06      	ldr	r4, [pc, #24]	; (800a0c4 <_strtol_r+0x1c>)
 800a0ac:	4d06      	ldr	r5, [pc, #24]	; (800a0c8 <_strtol_r+0x20>)
 800a0ae:	6824      	ldr	r4, [r4, #0]
 800a0b0:	6a24      	ldr	r4, [r4, #32]
 800a0b2:	2c00      	cmp	r4, #0
 800a0b4:	bf08      	it	eq
 800a0b6:	462c      	moveq	r4, r5
 800a0b8:	9400      	str	r4, [sp, #0]
 800a0ba:	f7ff ff79 	bl	8009fb0 <_strtol_l.isra.0>
 800a0be:	b003      	add	sp, #12
 800a0c0:	bd30      	pop	{r4, r5, pc}
 800a0c2:	bf00      	nop
 800a0c4:	20000028 	.word	0x20000028
 800a0c8:	2000008c 	.word	0x2000008c

0800a0cc <__swbuf_r>:
 800a0cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ce:	460e      	mov	r6, r1
 800a0d0:	4614      	mov	r4, r2
 800a0d2:	4605      	mov	r5, r0
 800a0d4:	b118      	cbz	r0, 800a0de <__swbuf_r+0x12>
 800a0d6:	6983      	ldr	r3, [r0, #24]
 800a0d8:	b90b      	cbnz	r3, 800a0de <__swbuf_r+0x12>
 800a0da:	f000 ffed 	bl	800b0b8 <__sinit>
 800a0de:	4b21      	ldr	r3, [pc, #132]	; (800a164 <__swbuf_r+0x98>)
 800a0e0:	429c      	cmp	r4, r3
 800a0e2:	d12a      	bne.n	800a13a <__swbuf_r+0x6e>
 800a0e4:	686c      	ldr	r4, [r5, #4]
 800a0e6:	69a3      	ldr	r3, [r4, #24]
 800a0e8:	60a3      	str	r3, [r4, #8]
 800a0ea:	89a3      	ldrh	r3, [r4, #12]
 800a0ec:	071a      	lsls	r2, r3, #28
 800a0ee:	d52e      	bpl.n	800a14e <__swbuf_r+0x82>
 800a0f0:	6923      	ldr	r3, [r4, #16]
 800a0f2:	b363      	cbz	r3, 800a14e <__swbuf_r+0x82>
 800a0f4:	6923      	ldr	r3, [r4, #16]
 800a0f6:	6820      	ldr	r0, [r4, #0]
 800a0f8:	1ac0      	subs	r0, r0, r3
 800a0fa:	6963      	ldr	r3, [r4, #20]
 800a0fc:	b2f6      	uxtb	r6, r6
 800a0fe:	4283      	cmp	r3, r0
 800a100:	4637      	mov	r7, r6
 800a102:	dc04      	bgt.n	800a10e <__swbuf_r+0x42>
 800a104:	4621      	mov	r1, r4
 800a106:	4628      	mov	r0, r5
 800a108:	f000 ff6c 	bl	800afe4 <_fflush_r>
 800a10c:	bb28      	cbnz	r0, 800a15a <__swbuf_r+0x8e>
 800a10e:	68a3      	ldr	r3, [r4, #8]
 800a110:	3b01      	subs	r3, #1
 800a112:	60a3      	str	r3, [r4, #8]
 800a114:	6823      	ldr	r3, [r4, #0]
 800a116:	1c5a      	adds	r2, r3, #1
 800a118:	6022      	str	r2, [r4, #0]
 800a11a:	701e      	strb	r6, [r3, #0]
 800a11c:	6963      	ldr	r3, [r4, #20]
 800a11e:	3001      	adds	r0, #1
 800a120:	4283      	cmp	r3, r0
 800a122:	d004      	beq.n	800a12e <__swbuf_r+0x62>
 800a124:	89a3      	ldrh	r3, [r4, #12]
 800a126:	07db      	lsls	r3, r3, #31
 800a128:	d519      	bpl.n	800a15e <__swbuf_r+0x92>
 800a12a:	2e0a      	cmp	r6, #10
 800a12c:	d117      	bne.n	800a15e <__swbuf_r+0x92>
 800a12e:	4621      	mov	r1, r4
 800a130:	4628      	mov	r0, r5
 800a132:	f000 ff57 	bl	800afe4 <_fflush_r>
 800a136:	b190      	cbz	r0, 800a15e <__swbuf_r+0x92>
 800a138:	e00f      	b.n	800a15a <__swbuf_r+0x8e>
 800a13a:	4b0b      	ldr	r3, [pc, #44]	; (800a168 <__swbuf_r+0x9c>)
 800a13c:	429c      	cmp	r4, r3
 800a13e:	d101      	bne.n	800a144 <__swbuf_r+0x78>
 800a140:	68ac      	ldr	r4, [r5, #8]
 800a142:	e7d0      	b.n	800a0e6 <__swbuf_r+0x1a>
 800a144:	4b09      	ldr	r3, [pc, #36]	; (800a16c <__swbuf_r+0xa0>)
 800a146:	429c      	cmp	r4, r3
 800a148:	bf08      	it	eq
 800a14a:	68ec      	ldreq	r4, [r5, #12]
 800a14c:	e7cb      	b.n	800a0e6 <__swbuf_r+0x1a>
 800a14e:	4621      	mov	r1, r4
 800a150:	4628      	mov	r0, r5
 800a152:	f000 f80d 	bl	800a170 <__swsetup_r>
 800a156:	2800      	cmp	r0, #0
 800a158:	d0cc      	beq.n	800a0f4 <__swbuf_r+0x28>
 800a15a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a15e:	4638      	mov	r0, r7
 800a160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a162:	bf00      	nop
 800a164:	0800e380 	.word	0x0800e380
 800a168:	0800e3a0 	.word	0x0800e3a0
 800a16c:	0800e360 	.word	0x0800e360

0800a170 <__swsetup_r>:
 800a170:	4b32      	ldr	r3, [pc, #200]	; (800a23c <__swsetup_r+0xcc>)
 800a172:	b570      	push	{r4, r5, r6, lr}
 800a174:	681d      	ldr	r5, [r3, #0]
 800a176:	4606      	mov	r6, r0
 800a178:	460c      	mov	r4, r1
 800a17a:	b125      	cbz	r5, 800a186 <__swsetup_r+0x16>
 800a17c:	69ab      	ldr	r3, [r5, #24]
 800a17e:	b913      	cbnz	r3, 800a186 <__swsetup_r+0x16>
 800a180:	4628      	mov	r0, r5
 800a182:	f000 ff99 	bl	800b0b8 <__sinit>
 800a186:	4b2e      	ldr	r3, [pc, #184]	; (800a240 <__swsetup_r+0xd0>)
 800a188:	429c      	cmp	r4, r3
 800a18a:	d10f      	bne.n	800a1ac <__swsetup_r+0x3c>
 800a18c:	686c      	ldr	r4, [r5, #4]
 800a18e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a192:	b29a      	uxth	r2, r3
 800a194:	0715      	lsls	r5, r2, #28
 800a196:	d42c      	bmi.n	800a1f2 <__swsetup_r+0x82>
 800a198:	06d0      	lsls	r0, r2, #27
 800a19a:	d411      	bmi.n	800a1c0 <__swsetup_r+0x50>
 800a19c:	2209      	movs	r2, #9
 800a19e:	6032      	str	r2, [r6, #0]
 800a1a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1a4:	81a3      	strh	r3, [r4, #12]
 800a1a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a1aa:	e03e      	b.n	800a22a <__swsetup_r+0xba>
 800a1ac:	4b25      	ldr	r3, [pc, #148]	; (800a244 <__swsetup_r+0xd4>)
 800a1ae:	429c      	cmp	r4, r3
 800a1b0:	d101      	bne.n	800a1b6 <__swsetup_r+0x46>
 800a1b2:	68ac      	ldr	r4, [r5, #8]
 800a1b4:	e7eb      	b.n	800a18e <__swsetup_r+0x1e>
 800a1b6:	4b24      	ldr	r3, [pc, #144]	; (800a248 <__swsetup_r+0xd8>)
 800a1b8:	429c      	cmp	r4, r3
 800a1ba:	bf08      	it	eq
 800a1bc:	68ec      	ldreq	r4, [r5, #12]
 800a1be:	e7e6      	b.n	800a18e <__swsetup_r+0x1e>
 800a1c0:	0751      	lsls	r1, r2, #29
 800a1c2:	d512      	bpl.n	800a1ea <__swsetup_r+0x7a>
 800a1c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a1c6:	b141      	cbz	r1, 800a1da <__swsetup_r+0x6a>
 800a1c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a1cc:	4299      	cmp	r1, r3
 800a1ce:	d002      	beq.n	800a1d6 <__swsetup_r+0x66>
 800a1d0:	4630      	mov	r0, r6
 800a1d2:	f001 ffc1 	bl	800c158 <_free_r>
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	6363      	str	r3, [r4, #52]	; 0x34
 800a1da:	89a3      	ldrh	r3, [r4, #12]
 800a1dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a1e0:	81a3      	strh	r3, [r4, #12]
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	6063      	str	r3, [r4, #4]
 800a1e6:	6923      	ldr	r3, [r4, #16]
 800a1e8:	6023      	str	r3, [r4, #0]
 800a1ea:	89a3      	ldrh	r3, [r4, #12]
 800a1ec:	f043 0308 	orr.w	r3, r3, #8
 800a1f0:	81a3      	strh	r3, [r4, #12]
 800a1f2:	6923      	ldr	r3, [r4, #16]
 800a1f4:	b94b      	cbnz	r3, 800a20a <__swsetup_r+0x9a>
 800a1f6:	89a3      	ldrh	r3, [r4, #12]
 800a1f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a1fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a200:	d003      	beq.n	800a20a <__swsetup_r+0x9a>
 800a202:	4621      	mov	r1, r4
 800a204:	4630      	mov	r0, r6
 800a206:	f001 fb3f 	bl	800b888 <__smakebuf_r>
 800a20a:	89a2      	ldrh	r2, [r4, #12]
 800a20c:	f012 0301 	ands.w	r3, r2, #1
 800a210:	d00c      	beq.n	800a22c <__swsetup_r+0xbc>
 800a212:	2300      	movs	r3, #0
 800a214:	60a3      	str	r3, [r4, #8]
 800a216:	6963      	ldr	r3, [r4, #20]
 800a218:	425b      	negs	r3, r3
 800a21a:	61a3      	str	r3, [r4, #24]
 800a21c:	6923      	ldr	r3, [r4, #16]
 800a21e:	b953      	cbnz	r3, 800a236 <__swsetup_r+0xc6>
 800a220:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a224:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a228:	d1ba      	bne.n	800a1a0 <__swsetup_r+0x30>
 800a22a:	bd70      	pop	{r4, r5, r6, pc}
 800a22c:	0792      	lsls	r2, r2, #30
 800a22e:	bf58      	it	pl
 800a230:	6963      	ldrpl	r3, [r4, #20]
 800a232:	60a3      	str	r3, [r4, #8]
 800a234:	e7f2      	b.n	800a21c <__swsetup_r+0xac>
 800a236:	2000      	movs	r0, #0
 800a238:	e7f7      	b.n	800a22a <__swsetup_r+0xba>
 800a23a:	bf00      	nop
 800a23c:	20000028 	.word	0x20000028
 800a240:	0800e380 	.word	0x0800e380
 800a244:	0800e3a0 	.word	0x0800e3a0
 800a248:	0800e360 	.word	0x0800e360

0800a24c <quorem>:
 800a24c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a250:	6903      	ldr	r3, [r0, #16]
 800a252:	690c      	ldr	r4, [r1, #16]
 800a254:	42a3      	cmp	r3, r4
 800a256:	4680      	mov	r8, r0
 800a258:	f2c0 8082 	blt.w	800a360 <quorem+0x114>
 800a25c:	3c01      	subs	r4, #1
 800a25e:	f101 0714 	add.w	r7, r1, #20
 800a262:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800a266:	f100 0614 	add.w	r6, r0, #20
 800a26a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a26e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a272:	eb06 030c 	add.w	r3, r6, ip
 800a276:	3501      	adds	r5, #1
 800a278:	eb07 090c 	add.w	r9, r7, ip
 800a27c:	9301      	str	r3, [sp, #4]
 800a27e:	fbb0 f5f5 	udiv	r5, r0, r5
 800a282:	b395      	cbz	r5, 800a2ea <quorem+0x9e>
 800a284:	f04f 0a00 	mov.w	sl, #0
 800a288:	4638      	mov	r0, r7
 800a28a:	46b6      	mov	lr, r6
 800a28c:	46d3      	mov	fp, sl
 800a28e:	f850 2b04 	ldr.w	r2, [r0], #4
 800a292:	b293      	uxth	r3, r2
 800a294:	fb05 a303 	mla	r3, r5, r3, sl
 800a298:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a29c:	b29b      	uxth	r3, r3
 800a29e:	ebab 0303 	sub.w	r3, fp, r3
 800a2a2:	0c12      	lsrs	r2, r2, #16
 800a2a4:	f8de b000 	ldr.w	fp, [lr]
 800a2a8:	fb05 a202 	mla	r2, r5, r2, sl
 800a2ac:	fa13 f38b 	uxtah	r3, r3, fp
 800a2b0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a2b4:	fa1f fb82 	uxth.w	fp, r2
 800a2b8:	f8de 2000 	ldr.w	r2, [lr]
 800a2bc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a2c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a2c4:	b29b      	uxth	r3, r3
 800a2c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2ca:	4581      	cmp	r9, r0
 800a2cc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a2d0:	f84e 3b04 	str.w	r3, [lr], #4
 800a2d4:	d2db      	bcs.n	800a28e <quorem+0x42>
 800a2d6:	f856 300c 	ldr.w	r3, [r6, ip]
 800a2da:	b933      	cbnz	r3, 800a2ea <quorem+0x9e>
 800a2dc:	9b01      	ldr	r3, [sp, #4]
 800a2de:	3b04      	subs	r3, #4
 800a2e0:	429e      	cmp	r6, r3
 800a2e2:	461a      	mov	r2, r3
 800a2e4:	d330      	bcc.n	800a348 <quorem+0xfc>
 800a2e6:	f8c8 4010 	str.w	r4, [r8, #16]
 800a2ea:	4640      	mov	r0, r8
 800a2ec:	f001 fd7a 	bl	800bde4 <__mcmp>
 800a2f0:	2800      	cmp	r0, #0
 800a2f2:	db25      	blt.n	800a340 <quorem+0xf4>
 800a2f4:	3501      	adds	r5, #1
 800a2f6:	4630      	mov	r0, r6
 800a2f8:	f04f 0c00 	mov.w	ip, #0
 800a2fc:	f857 2b04 	ldr.w	r2, [r7], #4
 800a300:	f8d0 e000 	ldr.w	lr, [r0]
 800a304:	b293      	uxth	r3, r2
 800a306:	ebac 0303 	sub.w	r3, ip, r3
 800a30a:	0c12      	lsrs	r2, r2, #16
 800a30c:	fa13 f38e 	uxtah	r3, r3, lr
 800a310:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a314:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a318:	b29b      	uxth	r3, r3
 800a31a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a31e:	45b9      	cmp	r9, r7
 800a320:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a324:	f840 3b04 	str.w	r3, [r0], #4
 800a328:	d2e8      	bcs.n	800a2fc <quorem+0xb0>
 800a32a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a32e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a332:	b92a      	cbnz	r2, 800a340 <quorem+0xf4>
 800a334:	3b04      	subs	r3, #4
 800a336:	429e      	cmp	r6, r3
 800a338:	461a      	mov	r2, r3
 800a33a:	d30b      	bcc.n	800a354 <quorem+0x108>
 800a33c:	f8c8 4010 	str.w	r4, [r8, #16]
 800a340:	4628      	mov	r0, r5
 800a342:	b003      	add	sp, #12
 800a344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a348:	6812      	ldr	r2, [r2, #0]
 800a34a:	3b04      	subs	r3, #4
 800a34c:	2a00      	cmp	r2, #0
 800a34e:	d1ca      	bne.n	800a2e6 <quorem+0x9a>
 800a350:	3c01      	subs	r4, #1
 800a352:	e7c5      	b.n	800a2e0 <quorem+0x94>
 800a354:	6812      	ldr	r2, [r2, #0]
 800a356:	3b04      	subs	r3, #4
 800a358:	2a00      	cmp	r2, #0
 800a35a:	d1ef      	bne.n	800a33c <quorem+0xf0>
 800a35c:	3c01      	subs	r4, #1
 800a35e:	e7ea      	b.n	800a336 <quorem+0xea>
 800a360:	2000      	movs	r0, #0
 800a362:	e7ee      	b.n	800a342 <quorem+0xf6>
 800a364:	0000      	movs	r0, r0
	...

0800a368 <_dtoa_r>:
 800a368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a36c:	ec57 6b10 	vmov	r6, r7, d0
 800a370:	b097      	sub	sp, #92	; 0x5c
 800a372:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a374:	9106      	str	r1, [sp, #24]
 800a376:	4604      	mov	r4, r0
 800a378:	920b      	str	r2, [sp, #44]	; 0x2c
 800a37a:	9312      	str	r3, [sp, #72]	; 0x48
 800a37c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a380:	e9cd 6700 	strd	r6, r7, [sp]
 800a384:	b93d      	cbnz	r5, 800a396 <_dtoa_r+0x2e>
 800a386:	2010      	movs	r0, #16
 800a388:	f001 fabe 	bl	800b908 <malloc>
 800a38c:	6260      	str	r0, [r4, #36]	; 0x24
 800a38e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a392:	6005      	str	r5, [r0, #0]
 800a394:	60c5      	str	r5, [r0, #12]
 800a396:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a398:	6819      	ldr	r1, [r3, #0]
 800a39a:	b151      	cbz	r1, 800a3b2 <_dtoa_r+0x4a>
 800a39c:	685a      	ldr	r2, [r3, #4]
 800a39e:	604a      	str	r2, [r1, #4]
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	4093      	lsls	r3, r2
 800a3a4:	608b      	str	r3, [r1, #8]
 800a3a6:	4620      	mov	r0, r4
 800a3a8:	f001 fafc 	bl	800b9a4 <_Bfree>
 800a3ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	601a      	str	r2, [r3, #0]
 800a3b2:	1e3b      	subs	r3, r7, #0
 800a3b4:	bfbb      	ittet	lt
 800a3b6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a3ba:	9301      	strlt	r3, [sp, #4]
 800a3bc:	2300      	movge	r3, #0
 800a3be:	2201      	movlt	r2, #1
 800a3c0:	bfac      	ite	ge
 800a3c2:	f8c8 3000 	strge.w	r3, [r8]
 800a3c6:	f8c8 2000 	strlt.w	r2, [r8]
 800a3ca:	4baf      	ldr	r3, [pc, #700]	; (800a688 <_dtoa_r+0x320>)
 800a3cc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a3d0:	ea33 0308 	bics.w	r3, r3, r8
 800a3d4:	d114      	bne.n	800a400 <_dtoa_r+0x98>
 800a3d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a3d8:	f242 730f 	movw	r3, #9999	; 0x270f
 800a3dc:	6013      	str	r3, [r2, #0]
 800a3de:	9b00      	ldr	r3, [sp, #0]
 800a3e0:	b923      	cbnz	r3, 800a3ec <_dtoa_r+0x84>
 800a3e2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a3e6:	2800      	cmp	r0, #0
 800a3e8:	f000 8542 	beq.w	800ae70 <_dtoa_r+0xb08>
 800a3ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3ee:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800a69c <_dtoa_r+0x334>
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	f000 8544 	beq.w	800ae80 <_dtoa_r+0xb18>
 800a3f8:	f10b 0303 	add.w	r3, fp, #3
 800a3fc:	f000 bd3e 	b.w	800ae7c <_dtoa_r+0xb14>
 800a400:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a404:	2200      	movs	r2, #0
 800a406:	2300      	movs	r3, #0
 800a408:	4630      	mov	r0, r6
 800a40a:	4639      	mov	r1, r7
 800a40c:	f7f6 fb5c 	bl	8000ac8 <__aeabi_dcmpeq>
 800a410:	4681      	mov	r9, r0
 800a412:	b168      	cbz	r0, 800a430 <_dtoa_r+0xc8>
 800a414:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a416:	2301      	movs	r3, #1
 800a418:	6013      	str	r3, [r2, #0]
 800a41a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	f000 8524 	beq.w	800ae6a <_dtoa_r+0xb02>
 800a422:	4b9a      	ldr	r3, [pc, #616]	; (800a68c <_dtoa_r+0x324>)
 800a424:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a426:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800a42a:	6013      	str	r3, [r2, #0]
 800a42c:	f000 bd28 	b.w	800ae80 <_dtoa_r+0xb18>
 800a430:	aa14      	add	r2, sp, #80	; 0x50
 800a432:	a915      	add	r1, sp, #84	; 0x54
 800a434:	ec47 6b10 	vmov	d0, r6, r7
 800a438:	4620      	mov	r0, r4
 800a43a:	f001 fdc1 	bl	800bfc0 <__d2b>
 800a43e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a442:	9004      	str	r0, [sp, #16]
 800a444:	2d00      	cmp	r5, #0
 800a446:	d07c      	beq.n	800a542 <_dtoa_r+0x1da>
 800a448:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a44c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800a450:	46b2      	mov	sl, r6
 800a452:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800a456:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a45a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800a45e:	2200      	movs	r2, #0
 800a460:	4b8b      	ldr	r3, [pc, #556]	; (800a690 <_dtoa_r+0x328>)
 800a462:	4650      	mov	r0, sl
 800a464:	4659      	mov	r1, fp
 800a466:	f7f5 ff0f 	bl	8000288 <__aeabi_dsub>
 800a46a:	a381      	add	r3, pc, #516	; (adr r3, 800a670 <_dtoa_r+0x308>)
 800a46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a470:	f7f6 f8c2 	bl	80005f8 <__aeabi_dmul>
 800a474:	a380      	add	r3, pc, #512	; (adr r3, 800a678 <_dtoa_r+0x310>)
 800a476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47a:	f7f5 ff07 	bl	800028c <__adddf3>
 800a47e:	4606      	mov	r6, r0
 800a480:	4628      	mov	r0, r5
 800a482:	460f      	mov	r7, r1
 800a484:	f7f6 f84e 	bl	8000524 <__aeabi_i2d>
 800a488:	a37d      	add	r3, pc, #500	; (adr r3, 800a680 <_dtoa_r+0x318>)
 800a48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a48e:	f7f6 f8b3 	bl	80005f8 <__aeabi_dmul>
 800a492:	4602      	mov	r2, r0
 800a494:	460b      	mov	r3, r1
 800a496:	4630      	mov	r0, r6
 800a498:	4639      	mov	r1, r7
 800a49a:	f7f5 fef7 	bl	800028c <__adddf3>
 800a49e:	4606      	mov	r6, r0
 800a4a0:	460f      	mov	r7, r1
 800a4a2:	f7f6 fb59 	bl	8000b58 <__aeabi_d2iz>
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	4682      	mov	sl, r0
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	4630      	mov	r0, r6
 800a4ae:	4639      	mov	r1, r7
 800a4b0:	f7f6 fb14 	bl	8000adc <__aeabi_dcmplt>
 800a4b4:	b148      	cbz	r0, 800a4ca <_dtoa_r+0x162>
 800a4b6:	4650      	mov	r0, sl
 800a4b8:	f7f6 f834 	bl	8000524 <__aeabi_i2d>
 800a4bc:	4632      	mov	r2, r6
 800a4be:	463b      	mov	r3, r7
 800a4c0:	f7f6 fb02 	bl	8000ac8 <__aeabi_dcmpeq>
 800a4c4:	b908      	cbnz	r0, 800a4ca <_dtoa_r+0x162>
 800a4c6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a4ca:	f1ba 0f16 	cmp.w	sl, #22
 800a4ce:	d859      	bhi.n	800a584 <_dtoa_r+0x21c>
 800a4d0:	4970      	ldr	r1, [pc, #448]	; (800a694 <_dtoa_r+0x32c>)
 800a4d2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a4d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a4da:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4de:	f7f6 fb1b 	bl	8000b18 <__aeabi_dcmpgt>
 800a4e2:	2800      	cmp	r0, #0
 800a4e4:	d050      	beq.n	800a588 <_dtoa_r+0x220>
 800a4e6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	930f      	str	r3, [sp, #60]	; 0x3c
 800a4ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a4f0:	1b5d      	subs	r5, r3, r5
 800a4f2:	f1b5 0801 	subs.w	r8, r5, #1
 800a4f6:	bf49      	itett	mi
 800a4f8:	f1c5 0301 	rsbmi	r3, r5, #1
 800a4fc:	2300      	movpl	r3, #0
 800a4fe:	9305      	strmi	r3, [sp, #20]
 800a500:	f04f 0800 	movmi.w	r8, #0
 800a504:	bf58      	it	pl
 800a506:	9305      	strpl	r3, [sp, #20]
 800a508:	f1ba 0f00 	cmp.w	sl, #0
 800a50c:	db3e      	blt.n	800a58c <_dtoa_r+0x224>
 800a50e:	2300      	movs	r3, #0
 800a510:	44d0      	add	r8, sl
 800a512:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800a516:	9307      	str	r3, [sp, #28]
 800a518:	9b06      	ldr	r3, [sp, #24]
 800a51a:	2b09      	cmp	r3, #9
 800a51c:	f200 8090 	bhi.w	800a640 <_dtoa_r+0x2d8>
 800a520:	2b05      	cmp	r3, #5
 800a522:	bfc4      	itt	gt
 800a524:	3b04      	subgt	r3, #4
 800a526:	9306      	strgt	r3, [sp, #24]
 800a528:	9b06      	ldr	r3, [sp, #24]
 800a52a:	f1a3 0302 	sub.w	r3, r3, #2
 800a52e:	bfcc      	ite	gt
 800a530:	2500      	movgt	r5, #0
 800a532:	2501      	movle	r5, #1
 800a534:	2b03      	cmp	r3, #3
 800a536:	f200 808f 	bhi.w	800a658 <_dtoa_r+0x2f0>
 800a53a:	e8df f003 	tbb	[pc, r3]
 800a53e:	7f7d      	.short	0x7f7d
 800a540:	7131      	.short	0x7131
 800a542:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800a546:	441d      	add	r5, r3
 800a548:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800a54c:	2820      	cmp	r0, #32
 800a54e:	dd13      	ble.n	800a578 <_dtoa_r+0x210>
 800a550:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800a554:	9b00      	ldr	r3, [sp, #0]
 800a556:	fa08 f800 	lsl.w	r8, r8, r0
 800a55a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a55e:	fa23 f000 	lsr.w	r0, r3, r0
 800a562:	ea48 0000 	orr.w	r0, r8, r0
 800a566:	f7f5 ffcd 	bl	8000504 <__aeabi_ui2d>
 800a56a:	2301      	movs	r3, #1
 800a56c:	4682      	mov	sl, r0
 800a56e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800a572:	3d01      	subs	r5, #1
 800a574:	9313      	str	r3, [sp, #76]	; 0x4c
 800a576:	e772      	b.n	800a45e <_dtoa_r+0xf6>
 800a578:	9b00      	ldr	r3, [sp, #0]
 800a57a:	f1c0 0020 	rsb	r0, r0, #32
 800a57e:	fa03 f000 	lsl.w	r0, r3, r0
 800a582:	e7f0      	b.n	800a566 <_dtoa_r+0x1fe>
 800a584:	2301      	movs	r3, #1
 800a586:	e7b1      	b.n	800a4ec <_dtoa_r+0x184>
 800a588:	900f      	str	r0, [sp, #60]	; 0x3c
 800a58a:	e7b0      	b.n	800a4ee <_dtoa_r+0x186>
 800a58c:	9b05      	ldr	r3, [sp, #20]
 800a58e:	eba3 030a 	sub.w	r3, r3, sl
 800a592:	9305      	str	r3, [sp, #20]
 800a594:	f1ca 0300 	rsb	r3, sl, #0
 800a598:	9307      	str	r3, [sp, #28]
 800a59a:	2300      	movs	r3, #0
 800a59c:	930e      	str	r3, [sp, #56]	; 0x38
 800a59e:	e7bb      	b.n	800a518 <_dtoa_r+0x1b0>
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	930a      	str	r3, [sp, #40]	; 0x28
 800a5a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	dd59      	ble.n	800a65e <_dtoa_r+0x2f6>
 800a5aa:	9302      	str	r3, [sp, #8]
 800a5ac:	4699      	mov	r9, r3
 800a5ae:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	6072      	str	r2, [r6, #4]
 800a5b4:	2204      	movs	r2, #4
 800a5b6:	f102 0014 	add.w	r0, r2, #20
 800a5ba:	4298      	cmp	r0, r3
 800a5bc:	6871      	ldr	r1, [r6, #4]
 800a5be:	d953      	bls.n	800a668 <_dtoa_r+0x300>
 800a5c0:	4620      	mov	r0, r4
 800a5c2:	f001 f9bb 	bl	800b93c <_Balloc>
 800a5c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a5c8:	6030      	str	r0, [r6, #0]
 800a5ca:	f1b9 0f0e 	cmp.w	r9, #14
 800a5ce:	f8d3 b000 	ldr.w	fp, [r3]
 800a5d2:	f200 80e6 	bhi.w	800a7a2 <_dtoa_r+0x43a>
 800a5d6:	2d00      	cmp	r5, #0
 800a5d8:	f000 80e3 	beq.w	800a7a2 <_dtoa_r+0x43a>
 800a5dc:	ed9d 7b00 	vldr	d7, [sp]
 800a5e0:	f1ba 0f00 	cmp.w	sl, #0
 800a5e4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800a5e8:	dd74      	ble.n	800a6d4 <_dtoa_r+0x36c>
 800a5ea:	4a2a      	ldr	r2, [pc, #168]	; (800a694 <_dtoa_r+0x32c>)
 800a5ec:	f00a 030f 	and.w	r3, sl, #15
 800a5f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a5f4:	ed93 7b00 	vldr	d7, [r3]
 800a5f8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800a5fc:	06f0      	lsls	r0, r6, #27
 800a5fe:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a602:	d565      	bpl.n	800a6d0 <_dtoa_r+0x368>
 800a604:	4b24      	ldr	r3, [pc, #144]	; (800a698 <_dtoa_r+0x330>)
 800a606:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a60a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a60e:	f7f6 f91d 	bl	800084c <__aeabi_ddiv>
 800a612:	e9cd 0100 	strd	r0, r1, [sp]
 800a616:	f006 060f 	and.w	r6, r6, #15
 800a61a:	2503      	movs	r5, #3
 800a61c:	4f1e      	ldr	r7, [pc, #120]	; (800a698 <_dtoa_r+0x330>)
 800a61e:	e04c      	b.n	800a6ba <_dtoa_r+0x352>
 800a620:	2301      	movs	r3, #1
 800a622:	930a      	str	r3, [sp, #40]	; 0x28
 800a624:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a626:	4453      	add	r3, sl
 800a628:	f103 0901 	add.w	r9, r3, #1
 800a62c:	9302      	str	r3, [sp, #8]
 800a62e:	464b      	mov	r3, r9
 800a630:	2b01      	cmp	r3, #1
 800a632:	bfb8      	it	lt
 800a634:	2301      	movlt	r3, #1
 800a636:	e7ba      	b.n	800a5ae <_dtoa_r+0x246>
 800a638:	2300      	movs	r3, #0
 800a63a:	e7b2      	b.n	800a5a2 <_dtoa_r+0x23a>
 800a63c:	2300      	movs	r3, #0
 800a63e:	e7f0      	b.n	800a622 <_dtoa_r+0x2ba>
 800a640:	2501      	movs	r5, #1
 800a642:	2300      	movs	r3, #0
 800a644:	9306      	str	r3, [sp, #24]
 800a646:	950a      	str	r5, [sp, #40]	; 0x28
 800a648:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a64c:	9302      	str	r3, [sp, #8]
 800a64e:	4699      	mov	r9, r3
 800a650:	2200      	movs	r2, #0
 800a652:	2312      	movs	r3, #18
 800a654:	920b      	str	r2, [sp, #44]	; 0x2c
 800a656:	e7aa      	b.n	800a5ae <_dtoa_r+0x246>
 800a658:	2301      	movs	r3, #1
 800a65a:	930a      	str	r3, [sp, #40]	; 0x28
 800a65c:	e7f4      	b.n	800a648 <_dtoa_r+0x2e0>
 800a65e:	2301      	movs	r3, #1
 800a660:	9302      	str	r3, [sp, #8]
 800a662:	4699      	mov	r9, r3
 800a664:	461a      	mov	r2, r3
 800a666:	e7f5      	b.n	800a654 <_dtoa_r+0x2ec>
 800a668:	3101      	adds	r1, #1
 800a66a:	6071      	str	r1, [r6, #4]
 800a66c:	0052      	lsls	r2, r2, #1
 800a66e:	e7a2      	b.n	800a5b6 <_dtoa_r+0x24e>
 800a670:	636f4361 	.word	0x636f4361
 800a674:	3fd287a7 	.word	0x3fd287a7
 800a678:	8b60c8b3 	.word	0x8b60c8b3
 800a67c:	3fc68a28 	.word	0x3fc68a28
 800a680:	509f79fb 	.word	0x509f79fb
 800a684:	3fd34413 	.word	0x3fd34413
 800a688:	7ff00000 	.word	0x7ff00000
 800a68c:	0800e2d5 	.word	0x0800e2d5
 800a690:	3ff80000 	.word	0x3ff80000
 800a694:	0800e3f8 	.word	0x0800e3f8
 800a698:	0800e3d0 	.word	0x0800e3d0
 800a69c:	0800e359 	.word	0x0800e359
 800a6a0:	07f1      	lsls	r1, r6, #31
 800a6a2:	d508      	bpl.n	800a6b6 <_dtoa_r+0x34e>
 800a6a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a6a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a6ac:	f7f5 ffa4 	bl	80005f8 <__aeabi_dmul>
 800a6b0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a6b4:	3501      	adds	r5, #1
 800a6b6:	1076      	asrs	r6, r6, #1
 800a6b8:	3708      	adds	r7, #8
 800a6ba:	2e00      	cmp	r6, #0
 800a6bc:	d1f0      	bne.n	800a6a0 <_dtoa_r+0x338>
 800a6be:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a6c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a6c6:	f7f6 f8c1 	bl	800084c <__aeabi_ddiv>
 800a6ca:	e9cd 0100 	strd	r0, r1, [sp]
 800a6ce:	e01a      	b.n	800a706 <_dtoa_r+0x39e>
 800a6d0:	2502      	movs	r5, #2
 800a6d2:	e7a3      	b.n	800a61c <_dtoa_r+0x2b4>
 800a6d4:	f000 80a0 	beq.w	800a818 <_dtoa_r+0x4b0>
 800a6d8:	f1ca 0600 	rsb	r6, sl, #0
 800a6dc:	4b9f      	ldr	r3, [pc, #636]	; (800a95c <_dtoa_r+0x5f4>)
 800a6de:	4fa0      	ldr	r7, [pc, #640]	; (800a960 <_dtoa_r+0x5f8>)
 800a6e0:	f006 020f 	and.w	r2, r6, #15
 800a6e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a6f0:	f7f5 ff82 	bl	80005f8 <__aeabi_dmul>
 800a6f4:	e9cd 0100 	strd	r0, r1, [sp]
 800a6f8:	1136      	asrs	r6, r6, #4
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	2502      	movs	r5, #2
 800a6fe:	2e00      	cmp	r6, #0
 800a700:	d17f      	bne.n	800a802 <_dtoa_r+0x49a>
 800a702:	2b00      	cmp	r3, #0
 800a704:	d1e1      	bne.n	800a6ca <_dtoa_r+0x362>
 800a706:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a708:	2b00      	cmp	r3, #0
 800a70a:	f000 8087 	beq.w	800a81c <_dtoa_r+0x4b4>
 800a70e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a712:	2200      	movs	r2, #0
 800a714:	4b93      	ldr	r3, [pc, #588]	; (800a964 <_dtoa_r+0x5fc>)
 800a716:	4630      	mov	r0, r6
 800a718:	4639      	mov	r1, r7
 800a71a:	f7f6 f9df 	bl	8000adc <__aeabi_dcmplt>
 800a71e:	2800      	cmp	r0, #0
 800a720:	d07c      	beq.n	800a81c <_dtoa_r+0x4b4>
 800a722:	f1b9 0f00 	cmp.w	r9, #0
 800a726:	d079      	beq.n	800a81c <_dtoa_r+0x4b4>
 800a728:	9b02      	ldr	r3, [sp, #8]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	dd35      	ble.n	800a79a <_dtoa_r+0x432>
 800a72e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800a732:	9308      	str	r3, [sp, #32]
 800a734:	4639      	mov	r1, r7
 800a736:	2200      	movs	r2, #0
 800a738:	4b8b      	ldr	r3, [pc, #556]	; (800a968 <_dtoa_r+0x600>)
 800a73a:	4630      	mov	r0, r6
 800a73c:	f7f5 ff5c 	bl	80005f8 <__aeabi_dmul>
 800a740:	e9cd 0100 	strd	r0, r1, [sp]
 800a744:	9f02      	ldr	r7, [sp, #8]
 800a746:	3501      	adds	r5, #1
 800a748:	4628      	mov	r0, r5
 800a74a:	f7f5 feeb 	bl	8000524 <__aeabi_i2d>
 800a74e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a752:	f7f5 ff51 	bl	80005f8 <__aeabi_dmul>
 800a756:	2200      	movs	r2, #0
 800a758:	4b84      	ldr	r3, [pc, #528]	; (800a96c <_dtoa_r+0x604>)
 800a75a:	f7f5 fd97 	bl	800028c <__adddf3>
 800a75e:	4605      	mov	r5, r0
 800a760:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a764:	2f00      	cmp	r7, #0
 800a766:	d15d      	bne.n	800a824 <_dtoa_r+0x4bc>
 800a768:	2200      	movs	r2, #0
 800a76a:	4b81      	ldr	r3, [pc, #516]	; (800a970 <_dtoa_r+0x608>)
 800a76c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a770:	f7f5 fd8a 	bl	8000288 <__aeabi_dsub>
 800a774:	462a      	mov	r2, r5
 800a776:	4633      	mov	r3, r6
 800a778:	e9cd 0100 	strd	r0, r1, [sp]
 800a77c:	f7f6 f9cc 	bl	8000b18 <__aeabi_dcmpgt>
 800a780:	2800      	cmp	r0, #0
 800a782:	f040 8288 	bne.w	800ac96 <_dtoa_r+0x92e>
 800a786:	462a      	mov	r2, r5
 800a788:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a78c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a790:	f7f6 f9a4 	bl	8000adc <__aeabi_dcmplt>
 800a794:	2800      	cmp	r0, #0
 800a796:	f040 827c 	bne.w	800ac92 <_dtoa_r+0x92a>
 800a79a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a79e:	e9cd 2300 	strd	r2, r3, [sp]
 800a7a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	f2c0 8150 	blt.w	800aa4a <_dtoa_r+0x6e2>
 800a7aa:	f1ba 0f0e 	cmp.w	sl, #14
 800a7ae:	f300 814c 	bgt.w	800aa4a <_dtoa_r+0x6e2>
 800a7b2:	4b6a      	ldr	r3, [pc, #424]	; (800a95c <_dtoa_r+0x5f4>)
 800a7b4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a7b8:	ed93 7b00 	vldr	d7, [r3]
 800a7bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a7c4:	f280 80d8 	bge.w	800a978 <_dtoa_r+0x610>
 800a7c8:	f1b9 0f00 	cmp.w	r9, #0
 800a7cc:	f300 80d4 	bgt.w	800a978 <_dtoa_r+0x610>
 800a7d0:	f040 825e 	bne.w	800ac90 <_dtoa_r+0x928>
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	4b66      	ldr	r3, [pc, #408]	; (800a970 <_dtoa_r+0x608>)
 800a7d8:	ec51 0b17 	vmov	r0, r1, d7
 800a7dc:	f7f5 ff0c 	bl	80005f8 <__aeabi_dmul>
 800a7e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7e4:	f7f6 f98e 	bl	8000b04 <__aeabi_dcmpge>
 800a7e8:	464f      	mov	r7, r9
 800a7ea:	464e      	mov	r6, r9
 800a7ec:	2800      	cmp	r0, #0
 800a7ee:	f040 8234 	bne.w	800ac5a <_dtoa_r+0x8f2>
 800a7f2:	2331      	movs	r3, #49	; 0x31
 800a7f4:	f10b 0501 	add.w	r5, fp, #1
 800a7f8:	f88b 3000 	strb.w	r3, [fp]
 800a7fc:	f10a 0a01 	add.w	sl, sl, #1
 800a800:	e22f      	b.n	800ac62 <_dtoa_r+0x8fa>
 800a802:	07f2      	lsls	r2, r6, #31
 800a804:	d505      	bpl.n	800a812 <_dtoa_r+0x4aa>
 800a806:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a80a:	f7f5 fef5 	bl	80005f8 <__aeabi_dmul>
 800a80e:	3501      	adds	r5, #1
 800a810:	2301      	movs	r3, #1
 800a812:	1076      	asrs	r6, r6, #1
 800a814:	3708      	adds	r7, #8
 800a816:	e772      	b.n	800a6fe <_dtoa_r+0x396>
 800a818:	2502      	movs	r5, #2
 800a81a:	e774      	b.n	800a706 <_dtoa_r+0x39e>
 800a81c:	f8cd a020 	str.w	sl, [sp, #32]
 800a820:	464f      	mov	r7, r9
 800a822:	e791      	b.n	800a748 <_dtoa_r+0x3e0>
 800a824:	4b4d      	ldr	r3, [pc, #308]	; (800a95c <_dtoa_r+0x5f4>)
 800a826:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a82a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a82e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a830:	2b00      	cmp	r3, #0
 800a832:	d047      	beq.n	800a8c4 <_dtoa_r+0x55c>
 800a834:	4602      	mov	r2, r0
 800a836:	460b      	mov	r3, r1
 800a838:	2000      	movs	r0, #0
 800a83a:	494e      	ldr	r1, [pc, #312]	; (800a974 <_dtoa_r+0x60c>)
 800a83c:	f7f6 f806 	bl	800084c <__aeabi_ddiv>
 800a840:	462a      	mov	r2, r5
 800a842:	4633      	mov	r3, r6
 800a844:	f7f5 fd20 	bl	8000288 <__aeabi_dsub>
 800a848:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a84c:	465d      	mov	r5, fp
 800a84e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a852:	f7f6 f981 	bl	8000b58 <__aeabi_d2iz>
 800a856:	4606      	mov	r6, r0
 800a858:	f7f5 fe64 	bl	8000524 <__aeabi_i2d>
 800a85c:	4602      	mov	r2, r0
 800a85e:	460b      	mov	r3, r1
 800a860:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a864:	f7f5 fd10 	bl	8000288 <__aeabi_dsub>
 800a868:	3630      	adds	r6, #48	; 0x30
 800a86a:	f805 6b01 	strb.w	r6, [r5], #1
 800a86e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a872:	e9cd 0100 	strd	r0, r1, [sp]
 800a876:	f7f6 f931 	bl	8000adc <__aeabi_dcmplt>
 800a87a:	2800      	cmp	r0, #0
 800a87c:	d163      	bne.n	800a946 <_dtoa_r+0x5de>
 800a87e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a882:	2000      	movs	r0, #0
 800a884:	4937      	ldr	r1, [pc, #220]	; (800a964 <_dtoa_r+0x5fc>)
 800a886:	f7f5 fcff 	bl	8000288 <__aeabi_dsub>
 800a88a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a88e:	f7f6 f925 	bl	8000adc <__aeabi_dcmplt>
 800a892:	2800      	cmp	r0, #0
 800a894:	f040 80b7 	bne.w	800aa06 <_dtoa_r+0x69e>
 800a898:	eba5 030b 	sub.w	r3, r5, fp
 800a89c:	429f      	cmp	r7, r3
 800a89e:	f77f af7c 	ble.w	800a79a <_dtoa_r+0x432>
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	4b30      	ldr	r3, [pc, #192]	; (800a968 <_dtoa_r+0x600>)
 800a8a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a8aa:	f7f5 fea5 	bl	80005f8 <__aeabi_dmul>
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a8b4:	4b2c      	ldr	r3, [pc, #176]	; (800a968 <_dtoa_r+0x600>)
 800a8b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a8ba:	f7f5 fe9d 	bl	80005f8 <__aeabi_dmul>
 800a8be:	e9cd 0100 	strd	r0, r1, [sp]
 800a8c2:	e7c4      	b.n	800a84e <_dtoa_r+0x4e6>
 800a8c4:	462a      	mov	r2, r5
 800a8c6:	4633      	mov	r3, r6
 800a8c8:	f7f5 fe96 	bl	80005f8 <__aeabi_dmul>
 800a8cc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a8d0:	eb0b 0507 	add.w	r5, fp, r7
 800a8d4:	465e      	mov	r6, fp
 800a8d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a8da:	f7f6 f93d 	bl	8000b58 <__aeabi_d2iz>
 800a8de:	4607      	mov	r7, r0
 800a8e0:	f7f5 fe20 	bl	8000524 <__aeabi_i2d>
 800a8e4:	3730      	adds	r7, #48	; 0x30
 800a8e6:	4602      	mov	r2, r0
 800a8e8:	460b      	mov	r3, r1
 800a8ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a8ee:	f7f5 fccb 	bl	8000288 <__aeabi_dsub>
 800a8f2:	f806 7b01 	strb.w	r7, [r6], #1
 800a8f6:	42ae      	cmp	r6, r5
 800a8f8:	e9cd 0100 	strd	r0, r1, [sp]
 800a8fc:	f04f 0200 	mov.w	r2, #0
 800a900:	d126      	bne.n	800a950 <_dtoa_r+0x5e8>
 800a902:	4b1c      	ldr	r3, [pc, #112]	; (800a974 <_dtoa_r+0x60c>)
 800a904:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a908:	f7f5 fcc0 	bl	800028c <__adddf3>
 800a90c:	4602      	mov	r2, r0
 800a90e:	460b      	mov	r3, r1
 800a910:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a914:	f7f6 f900 	bl	8000b18 <__aeabi_dcmpgt>
 800a918:	2800      	cmp	r0, #0
 800a91a:	d174      	bne.n	800aa06 <_dtoa_r+0x69e>
 800a91c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a920:	2000      	movs	r0, #0
 800a922:	4914      	ldr	r1, [pc, #80]	; (800a974 <_dtoa_r+0x60c>)
 800a924:	f7f5 fcb0 	bl	8000288 <__aeabi_dsub>
 800a928:	4602      	mov	r2, r0
 800a92a:	460b      	mov	r3, r1
 800a92c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a930:	f7f6 f8d4 	bl	8000adc <__aeabi_dcmplt>
 800a934:	2800      	cmp	r0, #0
 800a936:	f43f af30 	beq.w	800a79a <_dtoa_r+0x432>
 800a93a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a93e:	2b30      	cmp	r3, #48	; 0x30
 800a940:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800a944:	d002      	beq.n	800a94c <_dtoa_r+0x5e4>
 800a946:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a94a:	e04a      	b.n	800a9e2 <_dtoa_r+0x67a>
 800a94c:	4615      	mov	r5, r2
 800a94e:	e7f4      	b.n	800a93a <_dtoa_r+0x5d2>
 800a950:	4b05      	ldr	r3, [pc, #20]	; (800a968 <_dtoa_r+0x600>)
 800a952:	f7f5 fe51 	bl	80005f8 <__aeabi_dmul>
 800a956:	e9cd 0100 	strd	r0, r1, [sp]
 800a95a:	e7bc      	b.n	800a8d6 <_dtoa_r+0x56e>
 800a95c:	0800e3f8 	.word	0x0800e3f8
 800a960:	0800e3d0 	.word	0x0800e3d0
 800a964:	3ff00000 	.word	0x3ff00000
 800a968:	40240000 	.word	0x40240000
 800a96c:	401c0000 	.word	0x401c0000
 800a970:	40140000 	.word	0x40140000
 800a974:	3fe00000 	.word	0x3fe00000
 800a978:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a97c:	465d      	mov	r5, fp
 800a97e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a982:	4630      	mov	r0, r6
 800a984:	4639      	mov	r1, r7
 800a986:	f7f5 ff61 	bl	800084c <__aeabi_ddiv>
 800a98a:	f7f6 f8e5 	bl	8000b58 <__aeabi_d2iz>
 800a98e:	4680      	mov	r8, r0
 800a990:	f7f5 fdc8 	bl	8000524 <__aeabi_i2d>
 800a994:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a998:	f7f5 fe2e 	bl	80005f8 <__aeabi_dmul>
 800a99c:	4602      	mov	r2, r0
 800a99e:	460b      	mov	r3, r1
 800a9a0:	4630      	mov	r0, r6
 800a9a2:	4639      	mov	r1, r7
 800a9a4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800a9a8:	f7f5 fc6e 	bl	8000288 <__aeabi_dsub>
 800a9ac:	f805 6b01 	strb.w	r6, [r5], #1
 800a9b0:	eba5 060b 	sub.w	r6, r5, fp
 800a9b4:	45b1      	cmp	r9, r6
 800a9b6:	4602      	mov	r2, r0
 800a9b8:	460b      	mov	r3, r1
 800a9ba:	d139      	bne.n	800aa30 <_dtoa_r+0x6c8>
 800a9bc:	f7f5 fc66 	bl	800028c <__adddf3>
 800a9c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a9c4:	4606      	mov	r6, r0
 800a9c6:	460f      	mov	r7, r1
 800a9c8:	f7f6 f8a6 	bl	8000b18 <__aeabi_dcmpgt>
 800a9cc:	b9c8      	cbnz	r0, 800aa02 <_dtoa_r+0x69a>
 800a9ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a9d2:	4630      	mov	r0, r6
 800a9d4:	4639      	mov	r1, r7
 800a9d6:	f7f6 f877 	bl	8000ac8 <__aeabi_dcmpeq>
 800a9da:	b110      	cbz	r0, 800a9e2 <_dtoa_r+0x67a>
 800a9dc:	f018 0f01 	tst.w	r8, #1
 800a9e0:	d10f      	bne.n	800aa02 <_dtoa_r+0x69a>
 800a9e2:	9904      	ldr	r1, [sp, #16]
 800a9e4:	4620      	mov	r0, r4
 800a9e6:	f000 ffdd 	bl	800b9a4 <_Bfree>
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a9ee:	702b      	strb	r3, [r5, #0]
 800a9f0:	f10a 0301 	add.w	r3, sl, #1
 800a9f4:	6013      	str	r3, [r2, #0]
 800a9f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	f000 8241 	beq.w	800ae80 <_dtoa_r+0xb18>
 800a9fe:	601d      	str	r5, [r3, #0]
 800aa00:	e23e      	b.n	800ae80 <_dtoa_r+0xb18>
 800aa02:	f8cd a020 	str.w	sl, [sp, #32]
 800aa06:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800aa0a:	2a39      	cmp	r2, #57	; 0x39
 800aa0c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800aa10:	d108      	bne.n	800aa24 <_dtoa_r+0x6bc>
 800aa12:	459b      	cmp	fp, r3
 800aa14:	d10a      	bne.n	800aa2c <_dtoa_r+0x6c4>
 800aa16:	9b08      	ldr	r3, [sp, #32]
 800aa18:	3301      	adds	r3, #1
 800aa1a:	9308      	str	r3, [sp, #32]
 800aa1c:	2330      	movs	r3, #48	; 0x30
 800aa1e:	f88b 3000 	strb.w	r3, [fp]
 800aa22:	465b      	mov	r3, fp
 800aa24:	781a      	ldrb	r2, [r3, #0]
 800aa26:	3201      	adds	r2, #1
 800aa28:	701a      	strb	r2, [r3, #0]
 800aa2a:	e78c      	b.n	800a946 <_dtoa_r+0x5de>
 800aa2c:	461d      	mov	r5, r3
 800aa2e:	e7ea      	b.n	800aa06 <_dtoa_r+0x69e>
 800aa30:	2200      	movs	r2, #0
 800aa32:	4b9b      	ldr	r3, [pc, #620]	; (800aca0 <_dtoa_r+0x938>)
 800aa34:	f7f5 fde0 	bl	80005f8 <__aeabi_dmul>
 800aa38:	2200      	movs	r2, #0
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	4606      	mov	r6, r0
 800aa3e:	460f      	mov	r7, r1
 800aa40:	f7f6 f842 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa44:	2800      	cmp	r0, #0
 800aa46:	d09a      	beq.n	800a97e <_dtoa_r+0x616>
 800aa48:	e7cb      	b.n	800a9e2 <_dtoa_r+0x67a>
 800aa4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa4c:	2a00      	cmp	r2, #0
 800aa4e:	f000 808b 	beq.w	800ab68 <_dtoa_r+0x800>
 800aa52:	9a06      	ldr	r2, [sp, #24]
 800aa54:	2a01      	cmp	r2, #1
 800aa56:	dc6e      	bgt.n	800ab36 <_dtoa_r+0x7ce>
 800aa58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800aa5a:	2a00      	cmp	r2, #0
 800aa5c:	d067      	beq.n	800ab2e <_dtoa_r+0x7c6>
 800aa5e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800aa62:	9f07      	ldr	r7, [sp, #28]
 800aa64:	9d05      	ldr	r5, [sp, #20]
 800aa66:	9a05      	ldr	r2, [sp, #20]
 800aa68:	2101      	movs	r1, #1
 800aa6a:	441a      	add	r2, r3
 800aa6c:	4620      	mov	r0, r4
 800aa6e:	9205      	str	r2, [sp, #20]
 800aa70:	4498      	add	r8, r3
 800aa72:	f001 f875 	bl	800bb60 <__i2b>
 800aa76:	4606      	mov	r6, r0
 800aa78:	2d00      	cmp	r5, #0
 800aa7a:	dd0c      	ble.n	800aa96 <_dtoa_r+0x72e>
 800aa7c:	f1b8 0f00 	cmp.w	r8, #0
 800aa80:	dd09      	ble.n	800aa96 <_dtoa_r+0x72e>
 800aa82:	4545      	cmp	r5, r8
 800aa84:	9a05      	ldr	r2, [sp, #20]
 800aa86:	462b      	mov	r3, r5
 800aa88:	bfa8      	it	ge
 800aa8a:	4643      	movge	r3, r8
 800aa8c:	1ad2      	subs	r2, r2, r3
 800aa8e:	9205      	str	r2, [sp, #20]
 800aa90:	1aed      	subs	r5, r5, r3
 800aa92:	eba8 0803 	sub.w	r8, r8, r3
 800aa96:	9b07      	ldr	r3, [sp, #28]
 800aa98:	b1eb      	cbz	r3, 800aad6 <_dtoa_r+0x76e>
 800aa9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d067      	beq.n	800ab70 <_dtoa_r+0x808>
 800aaa0:	b18f      	cbz	r7, 800aac6 <_dtoa_r+0x75e>
 800aaa2:	4631      	mov	r1, r6
 800aaa4:	463a      	mov	r2, r7
 800aaa6:	4620      	mov	r0, r4
 800aaa8:	f001 f8fa 	bl	800bca0 <__pow5mult>
 800aaac:	9a04      	ldr	r2, [sp, #16]
 800aaae:	4601      	mov	r1, r0
 800aab0:	4606      	mov	r6, r0
 800aab2:	4620      	mov	r0, r4
 800aab4:	f001 f85d 	bl	800bb72 <__multiply>
 800aab8:	9904      	ldr	r1, [sp, #16]
 800aaba:	9008      	str	r0, [sp, #32]
 800aabc:	4620      	mov	r0, r4
 800aabe:	f000 ff71 	bl	800b9a4 <_Bfree>
 800aac2:	9b08      	ldr	r3, [sp, #32]
 800aac4:	9304      	str	r3, [sp, #16]
 800aac6:	9b07      	ldr	r3, [sp, #28]
 800aac8:	1bda      	subs	r2, r3, r7
 800aaca:	d004      	beq.n	800aad6 <_dtoa_r+0x76e>
 800aacc:	9904      	ldr	r1, [sp, #16]
 800aace:	4620      	mov	r0, r4
 800aad0:	f001 f8e6 	bl	800bca0 <__pow5mult>
 800aad4:	9004      	str	r0, [sp, #16]
 800aad6:	2101      	movs	r1, #1
 800aad8:	4620      	mov	r0, r4
 800aada:	f001 f841 	bl	800bb60 <__i2b>
 800aade:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aae0:	4607      	mov	r7, r0
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	f000 81d0 	beq.w	800ae88 <_dtoa_r+0xb20>
 800aae8:	461a      	mov	r2, r3
 800aaea:	4601      	mov	r1, r0
 800aaec:	4620      	mov	r0, r4
 800aaee:	f001 f8d7 	bl	800bca0 <__pow5mult>
 800aaf2:	9b06      	ldr	r3, [sp, #24]
 800aaf4:	2b01      	cmp	r3, #1
 800aaf6:	4607      	mov	r7, r0
 800aaf8:	dc40      	bgt.n	800ab7c <_dtoa_r+0x814>
 800aafa:	9b00      	ldr	r3, [sp, #0]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d139      	bne.n	800ab74 <_dtoa_r+0x80c>
 800ab00:	9b01      	ldr	r3, [sp, #4]
 800ab02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d136      	bne.n	800ab78 <_dtoa_r+0x810>
 800ab0a:	9b01      	ldr	r3, [sp, #4]
 800ab0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ab10:	0d1b      	lsrs	r3, r3, #20
 800ab12:	051b      	lsls	r3, r3, #20
 800ab14:	b12b      	cbz	r3, 800ab22 <_dtoa_r+0x7ba>
 800ab16:	9b05      	ldr	r3, [sp, #20]
 800ab18:	3301      	adds	r3, #1
 800ab1a:	9305      	str	r3, [sp, #20]
 800ab1c:	f108 0801 	add.w	r8, r8, #1
 800ab20:	2301      	movs	r3, #1
 800ab22:	9307      	str	r3, [sp, #28]
 800ab24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d12a      	bne.n	800ab80 <_dtoa_r+0x818>
 800ab2a:	2001      	movs	r0, #1
 800ab2c:	e030      	b.n	800ab90 <_dtoa_r+0x828>
 800ab2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ab30:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ab34:	e795      	b.n	800aa62 <_dtoa_r+0x6fa>
 800ab36:	9b07      	ldr	r3, [sp, #28]
 800ab38:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800ab3c:	42bb      	cmp	r3, r7
 800ab3e:	bfbf      	itttt	lt
 800ab40:	9b07      	ldrlt	r3, [sp, #28]
 800ab42:	9707      	strlt	r7, [sp, #28]
 800ab44:	1afa      	sublt	r2, r7, r3
 800ab46:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800ab48:	bfbb      	ittet	lt
 800ab4a:	189b      	addlt	r3, r3, r2
 800ab4c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800ab4e:	1bdf      	subge	r7, r3, r7
 800ab50:	2700      	movlt	r7, #0
 800ab52:	f1b9 0f00 	cmp.w	r9, #0
 800ab56:	bfb5      	itete	lt
 800ab58:	9b05      	ldrlt	r3, [sp, #20]
 800ab5a:	9d05      	ldrge	r5, [sp, #20]
 800ab5c:	eba3 0509 	sublt.w	r5, r3, r9
 800ab60:	464b      	movge	r3, r9
 800ab62:	bfb8      	it	lt
 800ab64:	2300      	movlt	r3, #0
 800ab66:	e77e      	b.n	800aa66 <_dtoa_r+0x6fe>
 800ab68:	9f07      	ldr	r7, [sp, #28]
 800ab6a:	9d05      	ldr	r5, [sp, #20]
 800ab6c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800ab6e:	e783      	b.n	800aa78 <_dtoa_r+0x710>
 800ab70:	9a07      	ldr	r2, [sp, #28]
 800ab72:	e7ab      	b.n	800aacc <_dtoa_r+0x764>
 800ab74:	2300      	movs	r3, #0
 800ab76:	e7d4      	b.n	800ab22 <_dtoa_r+0x7ba>
 800ab78:	9b00      	ldr	r3, [sp, #0]
 800ab7a:	e7d2      	b.n	800ab22 <_dtoa_r+0x7ba>
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	9307      	str	r3, [sp, #28]
 800ab80:	693b      	ldr	r3, [r7, #16]
 800ab82:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800ab86:	6918      	ldr	r0, [r3, #16]
 800ab88:	f000 ff9c 	bl	800bac4 <__hi0bits>
 800ab8c:	f1c0 0020 	rsb	r0, r0, #32
 800ab90:	4440      	add	r0, r8
 800ab92:	f010 001f 	ands.w	r0, r0, #31
 800ab96:	d047      	beq.n	800ac28 <_dtoa_r+0x8c0>
 800ab98:	f1c0 0320 	rsb	r3, r0, #32
 800ab9c:	2b04      	cmp	r3, #4
 800ab9e:	dd3b      	ble.n	800ac18 <_dtoa_r+0x8b0>
 800aba0:	9b05      	ldr	r3, [sp, #20]
 800aba2:	f1c0 001c 	rsb	r0, r0, #28
 800aba6:	4403      	add	r3, r0
 800aba8:	9305      	str	r3, [sp, #20]
 800abaa:	4405      	add	r5, r0
 800abac:	4480      	add	r8, r0
 800abae:	9b05      	ldr	r3, [sp, #20]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	dd05      	ble.n	800abc0 <_dtoa_r+0x858>
 800abb4:	461a      	mov	r2, r3
 800abb6:	9904      	ldr	r1, [sp, #16]
 800abb8:	4620      	mov	r0, r4
 800abba:	f001 f8bf 	bl	800bd3c <__lshift>
 800abbe:	9004      	str	r0, [sp, #16]
 800abc0:	f1b8 0f00 	cmp.w	r8, #0
 800abc4:	dd05      	ble.n	800abd2 <_dtoa_r+0x86a>
 800abc6:	4639      	mov	r1, r7
 800abc8:	4642      	mov	r2, r8
 800abca:	4620      	mov	r0, r4
 800abcc:	f001 f8b6 	bl	800bd3c <__lshift>
 800abd0:	4607      	mov	r7, r0
 800abd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800abd4:	b353      	cbz	r3, 800ac2c <_dtoa_r+0x8c4>
 800abd6:	4639      	mov	r1, r7
 800abd8:	9804      	ldr	r0, [sp, #16]
 800abda:	f001 f903 	bl	800bde4 <__mcmp>
 800abde:	2800      	cmp	r0, #0
 800abe0:	da24      	bge.n	800ac2c <_dtoa_r+0x8c4>
 800abe2:	2300      	movs	r3, #0
 800abe4:	220a      	movs	r2, #10
 800abe6:	9904      	ldr	r1, [sp, #16]
 800abe8:	4620      	mov	r0, r4
 800abea:	f000 fef2 	bl	800b9d2 <__multadd>
 800abee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abf0:	9004      	str	r0, [sp, #16]
 800abf2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	f000 814d 	beq.w	800ae96 <_dtoa_r+0xb2e>
 800abfc:	2300      	movs	r3, #0
 800abfe:	4631      	mov	r1, r6
 800ac00:	220a      	movs	r2, #10
 800ac02:	4620      	mov	r0, r4
 800ac04:	f000 fee5 	bl	800b9d2 <__multadd>
 800ac08:	9b02      	ldr	r3, [sp, #8]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	4606      	mov	r6, r0
 800ac0e:	dc4f      	bgt.n	800acb0 <_dtoa_r+0x948>
 800ac10:	9b06      	ldr	r3, [sp, #24]
 800ac12:	2b02      	cmp	r3, #2
 800ac14:	dd4c      	ble.n	800acb0 <_dtoa_r+0x948>
 800ac16:	e011      	b.n	800ac3c <_dtoa_r+0x8d4>
 800ac18:	d0c9      	beq.n	800abae <_dtoa_r+0x846>
 800ac1a:	9a05      	ldr	r2, [sp, #20]
 800ac1c:	331c      	adds	r3, #28
 800ac1e:	441a      	add	r2, r3
 800ac20:	9205      	str	r2, [sp, #20]
 800ac22:	441d      	add	r5, r3
 800ac24:	4498      	add	r8, r3
 800ac26:	e7c2      	b.n	800abae <_dtoa_r+0x846>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	e7f6      	b.n	800ac1a <_dtoa_r+0x8b2>
 800ac2c:	f1b9 0f00 	cmp.w	r9, #0
 800ac30:	dc38      	bgt.n	800aca4 <_dtoa_r+0x93c>
 800ac32:	9b06      	ldr	r3, [sp, #24]
 800ac34:	2b02      	cmp	r3, #2
 800ac36:	dd35      	ble.n	800aca4 <_dtoa_r+0x93c>
 800ac38:	f8cd 9008 	str.w	r9, [sp, #8]
 800ac3c:	9b02      	ldr	r3, [sp, #8]
 800ac3e:	b963      	cbnz	r3, 800ac5a <_dtoa_r+0x8f2>
 800ac40:	4639      	mov	r1, r7
 800ac42:	2205      	movs	r2, #5
 800ac44:	4620      	mov	r0, r4
 800ac46:	f000 fec4 	bl	800b9d2 <__multadd>
 800ac4a:	4601      	mov	r1, r0
 800ac4c:	4607      	mov	r7, r0
 800ac4e:	9804      	ldr	r0, [sp, #16]
 800ac50:	f001 f8c8 	bl	800bde4 <__mcmp>
 800ac54:	2800      	cmp	r0, #0
 800ac56:	f73f adcc 	bgt.w	800a7f2 <_dtoa_r+0x48a>
 800ac5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac5c:	465d      	mov	r5, fp
 800ac5e:	ea6f 0a03 	mvn.w	sl, r3
 800ac62:	f04f 0900 	mov.w	r9, #0
 800ac66:	4639      	mov	r1, r7
 800ac68:	4620      	mov	r0, r4
 800ac6a:	f000 fe9b 	bl	800b9a4 <_Bfree>
 800ac6e:	2e00      	cmp	r6, #0
 800ac70:	f43f aeb7 	beq.w	800a9e2 <_dtoa_r+0x67a>
 800ac74:	f1b9 0f00 	cmp.w	r9, #0
 800ac78:	d005      	beq.n	800ac86 <_dtoa_r+0x91e>
 800ac7a:	45b1      	cmp	r9, r6
 800ac7c:	d003      	beq.n	800ac86 <_dtoa_r+0x91e>
 800ac7e:	4649      	mov	r1, r9
 800ac80:	4620      	mov	r0, r4
 800ac82:	f000 fe8f 	bl	800b9a4 <_Bfree>
 800ac86:	4631      	mov	r1, r6
 800ac88:	4620      	mov	r0, r4
 800ac8a:	f000 fe8b 	bl	800b9a4 <_Bfree>
 800ac8e:	e6a8      	b.n	800a9e2 <_dtoa_r+0x67a>
 800ac90:	2700      	movs	r7, #0
 800ac92:	463e      	mov	r6, r7
 800ac94:	e7e1      	b.n	800ac5a <_dtoa_r+0x8f2>
 800ac96:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ac9a:	463e      	mov	r6, r7
 800ac9c:	e5a9      	b.n	800a7f2 <_dtoa_r+0x48a>
 800ac9e:	bf00      	nop
 800aca0:	40240000 	.word	0x40240000
 800aca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aca6:	f8cd 9008 	str.w	r9, [sp, #8]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	f000 80fa 	beq.w	800aea4 <_dtoa_r+0xb3c>
 800acb0:	2d00      	cmp	r5, #0
 800acb2:	dd05      	ble.n	800acc0 <_dtoa_r+0x958>
 800acb4:	4631      	mov	r1, r6
 800acb6:	462a      	mov	r2, r5
 800acb8:	4620      	mov	r0, r4
 800acba:	f001 f83f 	bl	800bd3c <__lshift>
 800acbe:	4606      	mov	r6, r0
 800acc0:	9b07      	ldr	r3, [sp, #28]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d04c      	beq.n	800ad60 <_dtoa_r+0x9f8>
 800acc6:	6871      	ldr	r1, [r6, #4]
 800acc8:	4620      	mov	r0, r4
 800acca:	f000 fe37 	bl	800b93c <_Balloc>
 800acce:	6932      	ldr	r2, [r6, #16]
 800acd0:	3202      	adds	r2, #2
 800acd2:	4605      	mov	r5, r0
 800acd4:	0092      	lsls	r2, r2, #2
 800acd6:	f106 010c 	add.w	r1, r6, #12
 800acda:	300c      	adds	r0, #12
 800acdc:	f7fd fb9c 	bl	8008418 <memcpy>
 800ace0:	2201      	movs	r2, #1
 800ace2:	4629      	mov	r1, r5
 800ace4:	4620      	mov	r0, r4
 800ace6:	f001 f829 	bl	800bd3c <__lshift>
 800acea:	9b00      	ldr	r3, [sp, #0]
 800acec:	f8cd b014 	str.w	fp, [sp, #20]
 800acf0:	f003 0301 	and.w	r3, r3, #1
 800acf4:	46b1      	mov	r9, r6
 800acf6:	9307      	str	r3, [sp, #28]
 800acf8:	4606      	mov	r6, r0
 800acfa:	4639      	mov	r1, r7
 800acfc:	9804      	ldr	r0, [sp, #16]
 800acfe:	f7ff faa5 	bl	800a24c <quorem>
 800ad02:	4649      	mov	r1, r9
 800ad04:	4605      	mov	r5, r0
 800ad06:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ad0a:	9804      	ldr	r0, [sp, #16]
 800ad0c:	f001 f86a 	bl	800bde4 <__mcmp>
 800ad10:	4632      	mov	r2, r6
 800ad12:	9000      	str	r0, [sp, #0]
 800ad14:	4639      	mov	r1, r7
 800ad16:	4620      	mov	r0, r4
 800ad18:	f001 f87e 	bl	800be18 <__mdiff>
 800ad1c:	68c3      	ldr	r3, [r0, #12]
 800ad1e:	4602      	mov	r2, r0
 800ad20:	bb03      	cbnz	r3, 800ad64 <_dtoa_r+0x9fc>
 800ad22:	4601      	mov	r1, r0
 800ad24:	9008      	str	r0, [sp, #32]
 800ad26:	9804      	ldr	r0, [sp, #16]
 800ad28:	f001 f85c 	bl	800bde4 <__mcmp>
 800ad2c:	9a08      	ldr	r2, [sp, #32]
 800ad2e:	4603      	mov	r3, r0
 800ad30:	4611      	mov	r1, r2
 800ad32:	4620      	mov	r0, r4
 800ad34:	9308      	str	r3, [sp, #32]
 800ad36:	f000 fe35 	bl	800b9a4 <_Bfree>
 800ad3a:	9b08      	ldr	r3, [sp, #32]
 800ad3c:	b9a3      	cbnz	r3, 800ad68 <_dtoa_r+0xa00>
 800ad3e:	9a06      	ldr	r2, [sp, #24]
 800ad40:	b992      	cbnz	r2, 800ad68 <_dtoa_r+0xa00>
 800ad42:	9a07      	ldr	r2, [sp, #28]
 800ad44:	b982      	cbnz	r2, 800ad68 <_dtoa_r+0xa00>
 800ad46:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ad4a:	d029      	beq.n	800ada0 <_dtoa_r+0xa38>
 800ad4c:	9b00      	ldr	r3, [sp, #0]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	dd01      	ble.n	800ad56 <_dtoa_r+0x9ee>
 800ad52:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800ad56:	9b05      	ldr	r3, [sp, #20]
 800ad58:	1c5d      	adds	r5, r3, #1
 800ad5a:	f883 8000 	strb.w	r8, [r3]
 800ad5e:	e782      	b.n	800ac66 <_dtoa_r+0x8fe>
 800ad60:	4630      	mov	r0, r6
 800ad62:	e7c2      	b.n	800acea <_dtoa_r+0x982>
 800ad64:	2301      	movs	r3, #1
 800ad66:	e7e3      	b.n	800ad30 <_dtoa_r+0x9c8>
 800ad68:	9a00      	ldr	r2, [sp, #0]
 800ad6a:	2a00      	cmp	r2, #0
 800ad6c:	db04      	blt.n	800ad78 <_dtoa_r+0xa10>
 800ad6e:	d125      	bne.n	800adbc <_dtoa_r+0xa54>
 800ad70:	9a06      	ldr	r2, [sp, #24]
 800ad72:	bb1a      	cbnz	r2, 800adbc <_dtoa_r+0xa54>
 800ad74:	9a07      	ldr	r2, [sp, #28]
 800ad76:	bb0a      	cbnz	r2, 800adbc <_dtoa_r+0xa54>
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	ddec      	ble.n	800ad56 <_dtoa_r+0x9ee>
 800ad7c:	2201      	movs	r2, #1
 800ad7e:	9904      	ldr	r1, [sp, #16]
 800ad80:	4620      	mov	r0, r4
 800ad82:	f000 ffdb 	bl	800bd3c <__lshift>
 800ad86:	4639      	mov	r1, r7
 800ad88:	9004      	str	r0, [sp, #16]
 800ad8a:	f001 f82b 	bl	800bde4 <__mcmp>
 800ad8e:	2800      	cmp	r0, #0
 800ad90:	dc03      	bgt.n	800ad9a <_dtoa_r+0xa32>
 800ad92:	d1e0      	bne.n	800ad56 <_dtoa_r+0x9ee>
 800ad94:	f018 0f01 	tst.w	r8, #1
 800ad98:	d0dd      	beq.n	800ad56 <_dtoa_r+0x9ee>
 800ad9a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ad9e:	d1d8      	bne.n	800ad52 <_dtoa_r+0x9ea>
 800ada0:	9b05      	ldr	r3, [sp, #20]
 800ada2:	9a05      	ldr	r2, [sp, #20]
 800ada4:	1c5d      	adds	r5, r3, #1
 800ada6:	2339      	movs	r3, #57	; 0x39
 800ada8:	7013      	strb	r3, [r2, #0]
 800adaa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800adae:	2b39      	cmp	r3, #57	; 0x39
 800adb0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800adb4:	d04f      	beq.n	800ae56 <_dtoa_r+0xaee>
 800adb6:	3301      	adds	r3, #1
 800adb8:	7013      	strb	r3, [r2, #0]
 800adba:	e754      	b.n	800ac66 <_dtoa_r+0x8fe>
 800adbc:	9a05      	ldr	r2, [sp, #20]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	f102 0501 	add.w	r5, r2, #1
 800adc4:	dd06      	ble.n	800add4 <_dtoa_r+0xa6c>
 800adc6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800adca:	d0e9      	beq.n	800ada0 <_dtoa_r+0xa38>
 800adcc:	f108 0801 	add.w	r8, r8, #1
 800add0:	9b05      	ldr	r3, [sp, #20]
 800add2:	e7c2      	b.n	800ad5a <_dtoa_r+0x9f2>
 800add4:	9a02      	ldr	r2, [sp, #8]
 800add6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800adda:	eba5 030b 	sub.w	r3, r5, fp
 800adde:	4293      	cmp	r3, r2
 800ade0:	d021      	beq.n	800ae26 <_dtoa_r+0xabe>
 800ade2:	2300      	movs	r3, #0
 800ade4:	220a      	movs	r2, #10
 800ade6:	9904      	ldr	r1, [sp, #16]
 800ade8:	4620      	mov	r0, r4
 800adea:	f000 fdf2 	bl	800b9d2 <__multadd>
 800adee:	45b1      	cmp	r9, r6
 800adf0:	9004      	str	r0, [sp, #16]
 800adf2:	f04f 0300 	mov.w	r3, #0
 800adf6:	f04f 020a 	mov.w	r2, #10
 800adfa:	4649      	mov	r1, r9
 800adfc:	4620      	mov	r0, r4
 800adfe:	d105      	bne.n	800ae0c <_dtoa_r+0xaa4>
 800ae00:	f000 fde7 	bl	800b9d2 <__multadd>
 800ae04:	4681      	mov	r9, r0
 800ae06:	4606      	mov	r6, r0
 800ae08:	9505      	str	r5, [sp, #20]
 800ae0a:	e776      	b.n	800acfa <_dtoa_r+0x992>
 800ae0c:	f000 fde1 	bl	800b9d2 <__multadd>
 800ae10:	4631      	mov	r1, r6
 800ae12:	4681      	mov	r9, r0
 800ae14:	2300      	movs	r3, #0
 800ae16:	220a      	movs	r2, #10
 800ae18:	4620      	mov	r0, r4
 800ae1a:	f000 fdda 	bl	800b9d2 <__multadd>
 800ae1e:	4606      	mov	r6, r0
 800ae20:	e7f2      	b.n	800ae08 <_dtoa_r+0xaa0>
 800ae22:	f04f 0900 	mov.w	r9, #0
 800ae26:	2201      	movs	r2, #1
 800ae28:	9904      	ldr	r1, [sp, #16]
 800ae2a:	4620      	mov	r0, r4
 800ae2c:	f000 ff86 	bl	800bd3c <__lshift>
 800ae30:	4639      	mov	r1, r7
 800ae32:	9004      	str	r0, [sp, #16]
 800ae34:	f000 ffd6 	bl	800bde4 <__mcmp>
 800ae38:	2800      	cmp	r0, #0
 800ae3a:	dcb6      	bgt.n	800adaa <_dtoa_r+0xa42>
 800ae3c:	d102      	bne.n	800ae44 <_dtoa_r+0xadc>
 800ae3e:	f018 0f01 	tst.w	r8, #1
 800ae42:	d1b2      	bne.n	800adaa <_dtoa_r+0xa42>
 800ae44:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ae48:	2b30      	cmp	r3, #48	; 0x30
 800ae4a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800ae4e:	f47f af0a 	bne.w	800ac66 <_dtoa_r+0x8fe>
 800ae52:	4615      	mov	r5, r2
 800ae54:	e7f6      	b.n	800ae44 <_dtoa_r+0xadc>
 800ae56:	4593      	cmp	fp, r2
 800ae58:	d105      	bne.n	800ae66 <_dtoa_r+0xafe>
 800ae5a:	2331      	movs	r3, #49	; 0x31
 800ae5c:	f10a 0a01 	add.w	sl, sl, #1
 800ae60:	f88b 3000 	strb.w	r3, [fp]
 800ae64:	e6ff      	b.n	800ac66 <_dtoa_r+0x8fe>
 800ae66:	4615      	mov	r5, r2
 800ae68:	e79f      	b.n	800adaa <_dtoa_r+0xa42>
 800ae6a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800aed0 <_dtoa_r+0xb68>
 800ae6e:	e007      	b.n	800ae80 <_dtoa_r+0xb18>
 800ae70:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae72:	f8df b060 	ldr.w	fp, [pc, #96]	; 800aed4 <_dtoa_r+0xb6c>
 800ae76:	b11b      	cbz	r3, 800ae80 <_dtoa_r+0xb18>
 800ae78:	f10b 0308 	add.w	r3, fp, #8
 800ae7c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ae7e:	6013      	str	r3, [r2, #0]
 800ae80:	4658      	mov	r0, fp
 800ae82:	b017      	add	sp, #92	; 0x5c
 800ae84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae88:	9b06      	ldr	r3, [sp, #24]
 800ae8a:	2b01      	cmp	r3, #1
 800ae8c:	f77f ae35 	ble.w	800aafa <_dtoa_r+0x792>
 800ae90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae92:	9307      	str	r3, [sp, #28]
 800ae94:	e649      	b.n	800ab2a <_dtoa_r+0x7c2>
 800ae96:	9b02      	ldr	r3, [sp, #8]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	dc03      	bgt.n	800aea4 <_dtoa_r+0xb3c>
 800ae9c:	9b06      	ldr	r3, [sp, #24]
 800ae9e:	2b02      	cmp	r3, #2
 800aea0:	f73f aecc 	bgt.w	800ac3c <_dtoa_r+0x8d4>
 800aea4:	465d      	mov	r5, fp
 800aea6:	4639      	mov	r1, r7
 800aea8:	9804      	ldr	r0, [sp, #16]
 800aeaa:	f7ff f9cf 	bl	800a24c <quorem>
 800aeae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800aeb2:	f805 8b01 	strb.w	r8, [r5], #1
 800aeb6:	9a02      	ldr	r2, [sp, #8]
 800aeb8:	eba5 030b 	sub.w	r3, r5, fp
 800aebc:	429a      	cmp	r2, r3
 800aebe:	ddb0      	ble.n	800ae22 <_dtoa_r+0xaba>
 800aec0:	2300      	movs	r3, #0
 800aec2:	220a      	movs	r2, #10
 800aec4:	9904      	ldr	r1, [sp, #16]
 800aec6:	4620      	mov	r0, r4
 800aec8:	f000 fd83 	bl	800b9d2 <__multadd>
 800aecc:	9004      	str	r0, [sp, #16]
 800aece:	e7ea      	b.n	800aea6 <_dtoa_r+0xb3e>
 800aed0:	0800e2d4 	.word	0x0800e2d4
 800aed4:	0800e350 	.word	0x0800e350

0800aed8 <__sflush_r>:
 800aed8:	898a      	ldrh	r2, [r1, #12]
 800aeda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aede:	4605      	mov	r5, r0
 800aee0:	0710      	lsls	r0, r2, #28
 800aee2:	460c      	mov	r4, r1
 800aee4:	d458      	bmi.n	800af98 <__sflush_r+0xc0>
 800aee6:	684b      	ldr	r3, [r1, #4]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	dc05      	bgt.n	800aef8 <__sflush_r+0x20>
 800aeec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	dc02      	bgt.n	800aef8 <__sflush_r+0x20>
 800aef2:	2000      	movs	r0, #0
 800aef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aef8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aefa:	2e00      	cmp	r6, #0
 800aefc:	d0f9      	beq.n	800aef2 <__sflush_r+0x1a>
 800aefe:	2300      	movs	r3, #0
 800af00:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800af04:	682f      	ldr	r7, [r5, #0]
 800af06:	6a21      	ldr	r1, [r4, #32]
 800af08:	602b      	str	r3, [r5, #0]
 800af0a:	d032      	beq.n	800af72 <__sflush_r+0x9a>
 800af0c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800af0e:	89a3      	ldrh	r3, [r4, #12]
 800af10:	075a      	lsls	r2, r3, #29
 800af12:	d505      	bpl.n	800af20 <__sflush_r+0x48>
 800af14:	6863      	ldr	r3, [r4, #4]
 800af16:	1ac0      	subs	r0, r0, r3
 800af18:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800af1a:	b10b      	cbz	r3, 800af20 <__sflush_r+0x48>
 800af1c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800af1e:	1ac0      	subs	r0, r0, r3
 800af20:	2300      	movs	r3, #0
 800af22:	4602      	mov	r2, r0
 800af24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800af26:	6a21      	ldr	r1, [r4, #32]
 800af28:	4628      	mov	r0, r5
 800af2a:	47b0      	blx	r6
 800af2c:	1c43      	adds	r3, r0, #1
 800af2e:	89a3      	ldrh	r3, [r4, #12]
 800af30:	d106      	bne.n	800af40 <__sflush_r+0x68>
 800af32:	6829      	ldr	r1, [r5, #0]
 800af34:	291d      	cmp	r1, #29
 800af36:	d848      	bhi.n	800afca <__sflush_r+0xf2>
 800af38:	4a29      	ldr	r2, [pc, #164]	; (800afe0 <__sflush_r+0x108>)
 800af3a:	40ca      	lsrs	r2, r1
 800af3c:	07d6      	lsls	r6, r2, #31
 800af3e:	d544      	bpl.n	800afca <__sflush_r+0xf2>
 800af40:	2200      	movs	r2, #0
 800af42:	6062      	str	r2, [r4, #4]
 800af44:	04d9      	lsls	r1, r3, #19
 800af46:	6922      	ldr	r2, [r4, #16]
 800af48:	6022      	str	r2, [r4, #0]
 800af4a:	d504      	bpl.n	800af56 <__sflush_r+0x7e>
 800af4c:	1c42      	adds	r2, r0, #1
 800af4e:	d101      	bne.n	800af54 <__sflush_r+0x7c>
 800af50:	682b      	ldr	r3, [r5, #0]
 800af52:	b903      	cbnz	r3, 800af56 <__sflush_r+0x7e>
 800af54:	6560      	str	r0, [r4, #84]	; 0x54
 800af56:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800af58:	602f      	str	r7, [r5, #0]
 800af5a:	2900      	cmp	r1, #0
 800af5c:	d0c9      	beq.n	800aef2 <__sflush_r+0x1a>
 800af5e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af62:	4299      	cmp	r1, r3
 800af64:	d002      	beq.n	800af6c <__sflush_r+0x94>
 800af66:	4628      	mov	r0, r5
 800af68:	f001 f8f6 	bl	800c158 <_free_r>
 800af6c:	2000      	movs	r0, #0
 800af6e:	6360      	str	r0, [r4, #52]	; 0x34
 800af70:	e7c0      	b.n	800aef4 <__sflush_r+0x1c>
 800af72:	2301      	movs	r3, #1
 800af74:	4628      	mov	r0, r5
 800af76:	47b0      	blx	r6
 800af78:	1c41      	adds	r1, r0, #1
 800af7a:	d1c8      	bne.n	800af0e <__sflush_r+0x36>
 800af7c:	682b      	ldr	r3, [r5, #0]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d0c5      	beq.n	800af0e <__sflush_r+0x36>
 800af82:	2b1d      	cmp	r3, #29
 800af84:	d001      	beq.n	800af8a <__sflush_r+0xb2>
 800af86:	2b16      	cmp	r3, #22
 800af88:	d101      	bne.n	800af8e <__sflush_r+0xb6>
 800af8a:	602f      	str	r7, [r5, #0]
 800af8c:	e7b1      	b.n	800aef2 <__sflush_r+0x1a>
 800af8e:	89a3      	ldrh	r3, [r4, #12]
 800af90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af94:	81a3      	strh	r3, [r4, #12]
 800af96:	e7ad      	b.n	800aef4 <__sflush_r+0x1c>
 800af98:	690f      	ldr	r7, [r1, #16]
 800af9a:	2f00      	cmp	r7, #0
 800af9c:	d0a9      	beq.n	800aef2 <__sflush_r+0x1a>
 800af9e:	0793      	lsls	r3, r2, #30
 800afa0:	680e      	ldr	r6, [r1, #0]
 800afa2:	bf08      	it	eq
 800afa4:	694b      	ldreq	r3, [r1, #20]
 800afa6:	600f      	str	r7, [r1, #0]
 800afa8:	bf18      	it	ne
 800afaa:	2300      	movne	r3, #0
 800afac:	eba6 0807 	sub.w	r8, r6, r7
 800afb0:	608b      	str	r3, [r1, #8]
 800afb2:	f1b8 0f00 	cmp.w	r8, #0
 800afb6:	dd9c      	ble.n	800aef2 <__sflush_r+0x1a>
 800afb8:	4643      	mov	r3, r8
 800afba:	463a      	mov	r2, r7
 800afbc:	6a21      	ldr	r1, [r4, #32]
 800afbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800afc0:	4628      	mov	r0, r5
 800afc2:	47b0      	blx	r6
 800afc4:	2800      	cmp	r0, #0
 800afc6:	dc06      	bgt.n	800afd6 <__sflush_r+0xfe>
 800afc8:	89a3      	ldrh	r3, [r4, #12]
 800afca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800afce:	81a3      	strh	r3, [r4, #12]
 800afd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800afd4:	e78e      	b.n	800aef4 <__sflush_r+0x1c>
 800afd6:	4407      	add	r7, r0
 800afd8:	eba8 0800 	sub.w	r8, r8, r0
 800afdc:	e7e9      	b.n	800afb2 <__sflush_r+0xda>
 800afde:	bf00      	nop
 800afe0:	20400001 	.word	0x20400001

0800afe4 <_fflush_r>:
 800afe4:	b538      	push	{r3, r4, r5, lr}
 800afe6:	690b      	ldr	r3, [r1, #16]
 800afe8:	4605      	mov	r5, r0
 800afea:	460c      	mov	r4, r1
 800afec:	b1db      	cbz	r3, 800b026 <_fflush_r+0x42>
 800afee:	b118      	cbz	r0, 800aff8 <_fflush_r+0x14>
 800aff0:	6983      	ldr	r3, [r0, #24]
 800aff2:	b90b      	cbnz	r3, 800aff8 <_fflush_r+0x14>
 800aff4:	f000 f860 	bl	800b0b8 <__sinit>
 800aff8:	4b0c      	ldr	r3, [pc, #48]	; (800b02c <_fflush_r+0x48>)
 800affa:	429c      	cmp	r4, r3
 800affc:	d109      	bne.n	800b012 <_fflush_r+0x2e>
 800affe:	686c      	ldr	r4, [r5, #4]
 800b000:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b004:	b17b      	cbz	r3, 800b026 <_fflush_r+0x42>
 800b006:	4621      	mov	r1, r4
 800b008:	4628      	mov	r0, r5
 800b00a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b00e:	f7ff bf63 	b.w	800aed8 <__sflush_r>
 800b012:	4b07      	ldr	r3, [pc, #28]	; (800b030 <_fflush_r+0x4c>)
 800b014:	429c      	cmp	r4, r3
 800b016:	d101      	bne.n	800b01c <_fflush_r+0x38>
 800b018:	68ac      	ldr	r4, [r5, #8]
 800b01a:	e7f1      	b.n	800b000 <_fflush_r+0x1c>
 800b01c:	4b05      	ldr	r3, [pc, #20]	; (800b034 <_fflush_r+0x50>)
 800b01e:	429c      	cmp	r4, r3
 800b020:	bf08      	it	eq
 800b022:	68ec      	ldreq	r4, [r5, #12]
 800b024:	e7ec      	b.n	800b000 <_fflush_r+0x1c>
 800b026:	2000      	movs	r0, #0
 800b028:	bd38      	pop	{r3, r4, r5, pc}
 800b02a:	bf00      	nop
 800b02c:	0800e380 	.word	0x0800e380
 800b030:	0800e3a0 	.word	0x0800e3a0
 800b034:	0800e360 	.word	0x0800e360

0800b038 <std>:
 800b038:	2300      	movs	r3, #0
 800b03a:	b510      	push	{r4, lr}
 800b03c:	4604      	mov	r4, r0
 800b03e:	e9c0 3300 	strd	r3, r3, [r0]
 800b042:	6083      	str	r3, [r0, #8]
 800b044:	8181      	strh	r1, [r0, #12]
 800b046:	6643      	str	r3, [r0, #100]	; 0x64
 800b048:	81c2      	strh	r2, [r0, #14]
 800b04a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b04e:	6183      	str	r3, [r0, #24]
 800b050:	4619      	mov	r1, r3
 800b052:	2208      	movs	r2, #8
 800b054:	305c      	adds	r0, #92	; 0x5c
 800b056:	f7fd f9ea 	bl	800842e <memset>
 800b05a:	4b05      	ldr	r3, [pc, #20]	; (800b070 <std+0x38>)
 800b05c:	6263      	str	r3, [r4, #36]	; 0x24
 800b05e:	4b05      	ldr	r3, [pc, #20]	; (800b074 <std+0x3c>)
 800b060:	62a3      	str	r3, [r4, #40]	; 0x28
 800b062:	4b05      	ldr	r3, [pc, #20]	; (800b078 <std+0x40>)
 800b064:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b066:	4b05      	ldr	r3, [pc, #20]	; (800b07c <std+0x44>)
 800b068:	6224      	str	r4, [r4, #32]
 800b06a:	6323      	str	r3, [r4, #48]	; 0x30
 800b06c:	bd10      	pop	{r4, pc}
 800b06e:	bf00      	nop
 800b070:	0800c7ed 	.word	0x0800c7ed
 800b074:	0800c80f 	.word	0x0800c80f
 800b078:	0800c847 	.word	0x0800c847
 800b07c:	0800c86b 	.word	0x0800c86b

0800b080 <_cleanup_r>:
 800b080:	4901      	ldr	r1, [pc, #4]	; (800b088 <_cleanup_r+0x8>)
 800b082:	f000 b885 	b.w	800b190 <_fwalk_reent>
 800b086:	bf00      	nop
 800b088:	0800afe5 	.word	0x0800afe5

0800b08c <__sfmoreglue>:
 800b08c:	b570      	push	{r4, r5, r6, lr}
 800b08e:	1e4a      	subs	r2, r1, #1
 800b090:	2568      	movs	r5, #104	; 0x68
 800b092:	4355      	muls	r5, r2
 800b094:	460e      	mov	r6, r1
 800b096:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b09a:	f001 f8ab 	bl	800c1f4 <_malloc_r>
 800b09e:	4604      	mov	r4, r0
 800b0a0:	b140      	cbz	r0, 800b0b4 <__sfmoreglue+0x28>
 800b0a2:	2100      	movs	r1, #0
 800b0a4:	e9c0 1600 	strd	r1, r6, [r0]
 800b0a8:	300c      	adds	r0, #12
 800b0aa:	60a0      	str	r0, [r4, #8]
 800b0ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b0b0:	f7fd f9bd 	bl	800842e <memset>
 800b0b4:	4620      	mov	r0, r4
 800b0b6:	bd70      	pop	{r4, r5, r6, pc}

0800b0b8 <__sinit>:
 800b0b8:	6983      	ldr	r3, [r0, #24]
 800b0ba:	b510      	push	{r4, lr}
 800b0bc:	4604      	mov	r4, r0
 800b0be:	bb33      	cbnz	r3, 800b10e <__sinit+0x56>
 800b0c0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800b0c4:	6503      	str	r3, [r0, #80]	; 0x50
 800b0c6:	4b12      	ldr	r3, [pc, #72]	; (800b110 <__sinit+0x58>)
 800b0c8:	4a12      	ldr	r2, [pc, #72]	; (800b114 <__sinit+0x5c>)
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	6282      	str	r2, [r0, #40]	; 0x28
 800b0ce:	4298      	cmp	r0, r3
 800b0d0:	bf04      	itt	eq
 800b0d2:	2301      	moveq	r3, #1
 800b0d4:	6183      	streq	r3, [r0, #24]
 800b0d6:	f000 f81f 	bl	800b118 <__sfp>
 800b0da:	6060      	str	r0, [r4, #4]
 800b0dc:	4620      	mov	r0, r4
 800b0de:	f000 f81b 	bl	800b118 <__sfp>
 800b0e2:	60a0      	str	r0, [r4, #8]
 800b0e4:	4620      	mov	r0, r4
 800b0e6:	f000 f817 	bl	800b118 <__sfp>
 800b0ea:	2200      	movs	r2, #0
 800b0ec:	60e0      	str	r0, [r4, #12]
 800b0ee:	2104      	movs	r1, #4
 800b0f0:	6860      	ldr	r0, [r4, #4]
 800b0f2:	f7ff ffa1 	bl	800b038 <std>
 800b0f6:	2201      	movs	r2, #1
 800b0f8:	2109      	movs	r1, #9
 800b0fa:	68a0      	ldr	r0, [r4, #8]
 800b0fc:	f7ff ff9c 	bl	800b038 <std>
 800b100:	2202      	movs	r2, #2
 800b102:	2112      	movs	r1, #18
 800b104:	68e0      	ldr	r0, [r4, #12]
 800b106:	f7ff ff97 	bl	800b038 <std>
 800b10a:	2301      	movs	r3, #1
 800b10c:	61a3      	str	r3, [r4, #24]
 800b10e:	bd10      	pop	{r4, pc}
 800b110:	0800e2c0 	.word	0x0800e2c0
 800b114:	0800b081 	.word	0x0800b081

0800b118 <__sfp>:
 800b118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b11a:	4b1b      	ldr	r3, [pc, #108]	; (800b188 <__sfp+0x70>)
 800b11c:	681e      	ldr	r6, [r3, #0]
 800b11e:	69b3      	ldr	r3, [r6, #24]
 800b120:	4607      	mov	r7, r0
 800b122:	b913      	cbnz	r3, 800b12a <__sfp+0x12>
 800b124:	4630      	mov	r0, r6
 800b126:	f7ff ffc7 	bl	800b0b8 <__sinit>
 800b12a:	3648      	adds	r6, #72	; 0x48
 800b12c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b130:	3b01      	subs	r3, #1
 800b132:	d503      	bpl.n	800b13c <__sfp+0x24>
 800b134:	6833      	ldr	r3, [r6, #0]
 800b136:	b133      	cbz	r3, 800b146 <__sfp+0x2e>
 800b138:	6836      	ldr	r6, [r6, #0]
 800b13a:	e7f7      	b.n	800b12c <__sfp+0x14>
 800b13c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b140:	b16d      	cbz	r5, 800b15e <__sfp+0x46>
 800b142:	3468      	adds	r4, #104	; 0x68
 800b144:	e7f4      	b.n	800b130 <__sfp+0x18>
 800b146:	2104      	movs	r1, #4
 800b148:	4638      	mov	r0, r7
 800b14a:	f7ff ff9f 	bl	800b08c <__sfmoreglue>
 800b14e:	6030      	str	r0, [r6, #0]
 800b150:	2800      	cmp	r0, #0
 800b152:	d1f1      	bne.n	800b138 <__sfp+0x20>
 800b154:	230c      	movs	r3, #12
 800b156:	603b      	str	r3, [r7, #0]
 800b158:	4604      	mov	r4, r0
 800b15a:	4620      	mov	r0, r4
 800b15c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b15e:	4b0b      	ldr	r3, [pc, #44]	; (800b18c <__sfp+0x74>)
 800b160:	6665      	str	r5, [r4, #100]	; 0x64
 800b162:	e9c4 5500 	strd	r5, r5, [r4]
 800b166:	60a5      	str	r5, [r4, #8]
 800b168:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800b16c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800b170:	2208      	movs	r2, #8
 800b172:	4629      	mov	r1, r5
 800b174:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b178:	f7fd f959 	bl	800842e <memset>
 800b17c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b180:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b184:	e7e9      	b.n	800b15a <__sfp+0x42>
 800b186:	bf00      	nop
 800b188:	0800e2c0 	.word	0x0800e2c0
 800b18c:	ffff0001 	.word	0xffff0001

0800b190 <_fwalk_reent>:
 800b190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b194:	4680      	mov	r8, r0
 800b196:	4689      	mov	r9, r1
 800b198:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b19c:	2600      	movs	r6, #0
 800b19e:	b914      	cbnz	r4, 800b1a6 <_fwalk_reent+0x16>
 800b1a0:	4630      	mov	r0, r6
 800b1a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1a6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800b1aa:	3f01      	subs	r7, #1
 800b1ac:	d501      	bpl.n	800b1b2 <_fwalk_reent+0x22>
 800b1ae:	6824      	ldr	r4, [r4, #0]
 800b1b0:	e7f5      	b.n	800b19e <_fwalk_reent+0xe>
 800b1b2:	89ab      	ldrh	r3, [r5, #12]
 800b1b4:	2b01      	cmp	r3, #1
 800b1b6:	d907      	bls.n	800b1c8 <_fwalk_reent+0x38>
 800b1b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b1bc:	3301      	adds	r3, #1
 800b1be:	d003      	beq.n	800b1c8 <_fwalk_reent+0x38>
 800b1c0:	4629      	mov	r1, r5
 800b1c2:	4640      	mov	r0, r8
 800b1c4:	47c8      	blx	r9
 800b1c6:	4306      	orrs	r6, r0
 800b1c8:	3568      	adds	r5, #104	; 0x68
 800b1ca:	e7ee      	b.n	800b1aa <_fwalk_reent+0x1a>

0800b1cc <rshift>:
 800b1cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1ce:	6906      	ldr	r6, [r0, #16]
 800b1d0:	114b      	asrs	r3, r1, #5
 800b1d2:	429e      	cmp	r6, r3
 800b1d4:	f100 0414 	add.w	r4, r0, #20
 800b1d8:	dd30      	ble.n	800b23c <rshift+0x70>
 800b1da:	f011 011f 	ands.w	r1, r1, #31
 800b1de:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800b1e2:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800b1e6:	d108      	bne.n	800b1fa <rshift+0x2e>
 800b1e8:	4621      	mov	r1, r4
 800b1ea:	42b2      	cmp	r2, r6
 800b1ec:	460b      	mov	r3, r1
 800b1ee:	d211      	bcs.n	800b214 <rshift+0x48>
 800b1f0:	f852 3b04 	ldr.w	r3, [r2], #4
 800b1f4:	f841 3b04 	str.w	r3, [r1], #4
 800b1f8:	e7f7      	b.n	800b1ea <rshift+0x1e>
 800b1fa:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800b1fe:	f1c1 0c20 	rsb	ip, r1, #32
 800b202:	40cd      	lsrs	r5, r1
 800b204:	3204      	adds	r2, #4
 800b206:	4623      	mov	r3, r4
 800b208:	42b2      	cmp	r2, r6
 800b20a:	4617      	mov	r7, r2
 800b20c:	d30c      	bcc.n	800b228 <rshift+0x5c>
 800b20e:	601d      	str	r5, [r3, #0]
 800b210:	b105      	cbz	r5, 800b214 <rshift+0x48>
 800b212:	3304      	adds	r3, #4
 800b214:	1b1a      	subs	r2, r3, r4
 800b216:	42a3      	cmp	r3, r4
 800b218:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b21c:	bf08      	it	eq
 800b21e:	2300      	moveq	r3, #0
 800b220:	6102      	str	r2, [r0, #16]
 800b222:	bf08      	it	eq
 800b224:	6143      	streq	r3, [r0, #20]
 800b226:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b228:	683f      	ldr	r7, [r7, #0]
 800b22a:	fa07 f70c 	lsl.w	r7, r7, ip
 800b22e:	433d      	orrs	r5, r7
 800b230:	f843 5b04 	str.w	r5, [r3], #4
 800b234:	f852 5b04 	ldr.w	r5, [r2], #4
 800b238:	40cd      	lsrs	r5, r1
 800b23a:	e7e5      	b.n	800b208 <rshift+0x3c>
 800b23c:	4623      	mov	r3, r4
 800b23e:	e7e9      	b.n	800b214 <rshift+0x48>

0800b240 <__hexdig_fun>:
 800b240:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b244:	2b09      	cmp	r3, #9
 800b246:	d802      	bhi.n	800b24e <__hexdig_fun+0xe>
 800b248:	3820      	subs	r0, #32
 800b24a:	b2c0      	uxtb	r0, r0
 800b24c:	4770      	bx	lr
 800b24e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b252:	2b05      	cmp	r3, #5
 800b254:	d801      	bhi.n	800b25a <__hexdig_fun+0x1a>
 800b256:	3847      	subs	r0, #71	; 0x47
 800b258:	e7f7      	b.n	800b24a <__hexdig_fun+0xa>
 800b25a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b25e:	2b05      	cmp	r3, #5
 800b260:	d801      	bhi.n	800b266 <__hexdig_fun+0x26>
 800b262:	3827      	subs	r0, #39	; 0x27
 800b264:	e7f1      	b.n	800b24a <__hexdig_fun+0xa>
 800b266:	2000      	movs	r0, #0
 800b268:	4770      	bx	lr

0800b26a <__gethex>:
 800b26a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b26e:	b08b      	sub	sp, #44	; 0x2c
 800b270:	468a      	mov	sl, r1
 800b272:	9002      	str	r0, [sp, #8]
 800b274:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b276:	9306      	str	r3, [sp, #24]
 800b278:	4690      	mov	r8, r2
 800b27a:	f000 fad0 	bl	800b81e <__localeconv_l>
 800b27e:	6803      	ldr	r3, [r0, #0]
 800b280:	9303      	str	r3, [sp, #12]
 800b282:	4618      	mov	r0, r3
 800b284:	f7f4 ffa4 	bl	80001d0 <strlen>
 800b288:	9b03      	ldr	r3, [sp, #12]
 800b28a:	9001      	str	r0, [sp, #4]
 800b28c:	4403      	add	r3, r0
 800b28e:	f04f 0b00 	mov.w	fp, #0
 800b292:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b296:	9307      	str	r3, [sp, #28]
 800b298:	f8da 3000 	ldr.w	r3, [sl]
 800b29c:	3302      	adds	r3, #2
 800b29e:	461f      	mov	r7, r3
 800b2a0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b2a4:	2830      	cmp	r0, #48	; 0x30
 800b2a6:	d06c      	beq.n	800b382 <__gethex+0x118>
 800b2a8:	f7ff ffca 	bl	800b240 <__hexdig_fun>
 800b2ac:	4604      	mov	r4, r0
 800b2ae:	2800      	cmp	r0, #0
 800b2b0:	d16a      	bne.n	800b388 <__gethex+0x11e>
 800b2b2:	9a01      	ldr	r2, [sp, #4]
 800b2b4:	9903      	ldr	r1, [sp, #12]
 800b2b6:	4638      	mov	r0, r7
 800b2b8:	f001 fadb 	bl	800c872 <strncmp>
 800b2bc:	2800      	cmp	r0, #0
 800b2be:	d166      	bne.n	800b38e <__gethex+0x124>
 800b2c0:	9b01      	ldr	r3, [sp, #4]
 800b2c2:	5cf8      	ldrb	r0, [r7, r3]
 800b2c4:	18fe      	adds	r6, r7, r3
 800b2c6:	f7ff ffbb 	bl	800b240 <__hexdig_fun>
 800b2ca:	2800      	cmp	r0, #0
 800b2cc:	d062      	beq.n	800b394 <__gethex+0x12a>
 800b2ce:	4633      	mov	r3, r6
 800b2d0:	7818      	ldrb	r0, [r3, #0]
 800b2d2:	2830      	cmp	r0, #48	; 0x30
 800b2d4:	461f      	mov	r7, r3
 800b2d6:	f103 0301 	add.w	r3, r3, #1
 800b2da:	d0f9      	beq.n	800b2d0 <__gethex+0x66>
 800b2dc:	f7ff ffb0 	bl	800b240 <__hexdig_fun>
 800b2e0:	fab0 f580 	clz	r5, r0
 800b2e4:	096d      	lsrs	r5, r5, #5
 800b2e6:	4634      	mov	r4, r6
 800b2e8:	f04f 0b01 	mov.w	fp, #1
 800b2ec:	463a      	mov	r2, r7
 800b2ee:	4616      	mov	r6, r2
 800b2f0:	3201      	adds	r2, #1
 800b2f2:	7830      	ldrb	r0, [r6, #0]
 800b2f4:	f7ff ffa4 	bl	800b240 <__hexdig_fun>
 800b2f8:	2800      	cmp	r0, #0
 800b2fa:	d1f8      	bne.n	800b2ee <__gethex+0x84>
 800b2fc:	9a01      	ldr	r2, [sp, #4]
 800b2fe:	9903      	ldr	r1, [sp, #12]
 800b300:	4630      	mov	r0, r6
 800b302:	f001 fab6 	bl	800c872 <strncmp>
 800b306:	b950      	cbnz	r0, 800b31e <__gethex+0xb4>
 800b308:	b954      	cbnz	r4, 800b320 <__gethex+0xb6>
 800b30a:	9b01      	ldr	r3, [sp, #4]
 800b30c:	18f4      	adds	r4, r6, r3
 800b30e:	4622      	mov	r2, r4
 800b310:	4616      	mov	r6, r2
 800b312:	3201      	adds	r2, #1
 800b314:	7830      	ldrb	r0, [r6, #0]
 800b316:	f7ff ff93 	bl	800b240 <__hexdig_fun>
 800b31a:	2800      	cmp	r0, #0
 800b31c:	d1f8      	bne.n	800b310 <__gethex+0xa6>
 800b31e:	b10c      	cbz	r4, 800b324 <__gethex+0xba>
 800b320:	1ba4      	subs	r4, r4, r6
 800b322:	00a4      	lsls	r4, r4, #2
 800b324:	7833      	ldrb	r3, [r6, #0]
 800b326:	2b50      	cmp	r3, #80	; 0x50
 800b328:	d001      	beq.n	800b32e <__gethex+0xc4>
 800b32a:	2b70      	cmp	r3, #112	; 0x70
 800b32c:	d140      	bne.n	800b3b0 <__gethex+0x146>
 800b32e:	7873      	ldrb	r3, [r6, #1]
 800b330:	2b2b      	cmp	r3, #43	; 0x2b
 800b332:	d031      	beq.n	800b398 <__gethex+0x12e>
 800b334:	2b2d      	cmp	r3, #45	; 0x2d
 800b336:	d033      	beq.n	800b3a0 <__gethex+0x136>
 800b338:	1c71      	adds	r1, r6, #1
 800b33a:	f04f 0900 	mov.w	r9, #0
 800b33e:	7808      	ldrb	r0, [r1, #0]
 800b340:	f7ff ff7e 	bl	800b240 <__hexdig_fun>
 800b344:	1e43      	subs	r3, r0, #1
 800b346:	b2db      	uxtb	r3, r3
 800b348:	2b18      	cmp	r3, #24
 800b34a:	d831      	bhi.n	800b3b0 <__gethex+0x146>
 800b34c:	f1a0 0210 	sub.w	r2, r0, #16
 800b350:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b354:	f7ff ff74 	bl	800b240 <__hexdig_fun>
 800b358:	1e43      	subs	r3, r0, #1
 800b35a:	b2db      	uxtb	r3, r3
 800b35c:	2b18      	cmp	r3, #24
 800b35e:	d922      	bls.n	800b3a6 <__gethex+0x13c>
 800b360:	f1b9 0f00 	cmp.w	r9, #0
 800b364:	d000      	beq.n	800b368 <__gethex+0xfe>
 800b366:	4252      	negs	r2, r2
 800b368:	4414      	add	r4, r2
 800b36a:	f8ca 1000 	str.w	r1, [sl]
 800b36e:	b30d      	cbz	r5, 800b3b4 <__gethex+0x14a>
 800b370:	f1bb 0f00 	cmp.w	fp, #0
 800b374:	bf0c      	ite	eq
 800b376:	2706      	moveq	r7, #6
 800b378:	2700      	movne	r7, #0
 800b37a:	4638      	mov	r0, r7
 800b37c:	b00b      	add	sp, #44	; 0x2c
 800b37e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b382:	f10b 0b01 	add.w	fp, fp, #1
 800b386:	e78a      	b.n	800b29e <__gethex+0x34>
 800b388:	2500      	movs	r5, #0
 800b38a:	462c      	mov	r4, r5
 800b38c:	e7ae      	b.n	800b2ec <__gethex+0x82>
 800b38e:	463e      	mov	r6, r7
 800b390:	2501      	movs	r5, #1
 800b392:	e7c7      	b.n	800b324 <__gethex+0xba>
 800b394:	4604      	mov	r4, r0
 800b396:	e7fb      	b.n	800b390 <__gethex+0x126>
 800b398:	f04f 0900 	mov.w	r9, #0
 800b39c:	1cb1      	adds	r1, r6, #2
 800b39e:	e7ce      	b.n	800b33e <__gethex+0xd4>
 800b3a0:	f04f 0901 	mov.w	r9, #1
 800b3a4:	e7fa      	b.n	800b39c <__gethex+0x132>
 800b3a6:	230a      	movs	r3, #10
 800b3a8:	fb03 0202 	mla	r2, r3, r2, r0
 800b3ac:	3a10      	subs	r2, #16
 800b3ae:	e7cf      	b.n	800b350 <__gethex+0xe6>
 800b3b0:	4631      	mov	r1, r6
 800b3b2:	e7da      	b.n	800b36a <__gethex+0x100>
 800b3b4:	1bf3      	subs	r3, r6, r7
 800b3b6:	3b01      	subs	r3, #1
 800b3b8:	4629      	mov	r1, r5
 800b3ba:	2b07      	cmp	r3, #7
 800b3bc:	dc49      	bgt.n	800b452 <__gethex+0x1e8>
 800b3be:	9802      	ldr	r0, [sp, #8]
 800b3c0:	f000 fabc 	bl	800b93c <_Balloc>
 800b3c4:	9b01      	ldr	r3, [sp, #4]
 800b3c6:	f100 0914 	add.w	r9, r0, #20
 800b3ca:	f04f 0b00 	mov.w	fp, #0
 800b3ce:	f1c3 0301 	rsb	r3, r3, #1
 800b3d2:	4605      	mov	r5, r0
 800b3d4:	f8cd 9010 	str.w	r9, [sp, #16]
 800b3d8:	46da      	mov	sl, fp
 800b3da:	9308      	str	r3, [sp, #32]
 800b3dc:	42b7      	cmp	r7, r6
 800b3de:	d33b      	bcc.n	800b458 <__gethex+0x1ee>
 800b3e0:	9804      	ldr	r0, [sp, #16]
 800b3e2:	f840 ab04 	str.w	sl, [r0], #4
 800b3e6:	eba0 0009 	sub.w	r0, r0, r9
 800b3ea:	1080      	asrs	r0, r0, #2
 800b3ec:	6128      	str	r0, [r5, #16]
 800b3ee:	0147      	lsls	r7, r0, #5
 800b3f0:	4650      	mov	r0, sl
 800b3f2:	f000 fb67 	bl	800bac4 <__hi0bits>
 800b3f6:	f8d8 6000 	ldr.w	r6, [r8]
 800b3fa:	1a3f      	subs	r7, r7, r0
 800b3fc:	42b7      	cmp	r7, r6
 800b3fe:	dd64      	ble.n	800b4ca <__gethex+0x260>
 800b400:	1bbf      	subs	r7, r7, r6
 800b402:	4639      	mov	r1, r7
 800b404:	4628      	mov	r0, r5
 800b406:	f000 fe77 	bl	800c0f8 <__any_on>
 800b40a:	4682      	mov	sl, r0
 800b40c:	b178      	cbz	r0, 800b42e <__gethex+0x1c4>
 800b40e:	1e7b      	subs	r3, r7, #1
 800b410:	1159      	asrs	r1, r3, #5
 800b412:	f003 021f 	and.w	r2, r3, #31
 800b416:	f04f 0a01 	mov.w	sl, #1
 800b41a:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b41e:	fa0a f202 	lsl.w	r2, sl, r2
 800b422:	420a      	tst	r2, r1
 800b424:	d003      	beq.n	800b42e <__gethex+0x1c4>
 800b426:	4553      	cmp	r3, sl
 800b428:	dc46      	bgt.n	800b4b8 <__gethex+0x24e>
 800b42a:	f04f 0a02 	mov.w	sl, #2
 800b42e:	4639      	mov	r1, r7
 800b430:	4628      	mov	r0, r5
 800b432:	f7ff fecb 	bl	800b1cc <rshift>
 800b436:	443c      	add	r4, r7
 800b438:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b43c:	42a3      	cmp	r3, r4
 800b43e:	da52      	bge.n	800b4e6 <__gethex+0x27c>
 800b440:	4629      	mov	r1, r5
 800b442:	9802      	ldr	r0, [sp, #8]
 800b444:	f000 faae 	bl	800b9a4 <_Bfree>
 800b448:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b44a:	2300      	movs	r3, #0
 800b44c:	6013      	str	r3, [r2, #0]
 800b44e:	27a3      	movs	r7, #163	; 0xa3
 800b450:	e793      	b.n	800b37a <__gethex+0x110>
 800b452:	3101      	adds	r1, #1
 800b454:	105b      	asrs	r3, r3, #1
 800b456:	e7b0      	b.n	800b3ba <__gethex+0x150>
 800b458:	1e73      	subs	r3, r6, #1
 800b45a:	9305      	str	r3, [sp, #20]
 800b45c:	9a07      	ldr	r2, [sp, #28]
 800b45e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b462:	4293      	cmp	r3, r2
 800b464:	d018      	beq.n	800b498 <__gethex+0x22e>
 800b466:	f1bb 0f20 	cmp.w	fp, #32
 800b46a:	d107      	bne.n	800b47c <__gethex+0x212>
 800b46c:	9b04      	ldr	r3, [sp, #16]
 800b46e:	f8c3 a000 	str.w	sl, [r3]
 800b472:	3304      	adds	r3, #4
 800b474:	f04f 0a00 	mov.w	sl, #0
 800b478:	9304      	str	r3, [sp, #16]
 800b47a:	46d3      	mov	fp, sl
 800b47c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b480:	f7ff fede 	bl	800b240 <__hexdig_fun>
 800b484:	f000 000f 	and.w	r0, r0, #15
 800b488:	fa00 f00b 	lsl.w	r0, r0, fp
 800b48c:	ea4a 0a00 	orr.w	sl, sl, r0
 800b490:	f10b 0b04 	add.w	fp, fp, #4
 800b494:	9b05      	ldr	r3, [sp, #20]
 800b496:	e00d      	b.n	800b4b4 <__gethex+0x24a>
 800b498:	9b05      	ldr	r3, [sp, #20]
 800b49a:	9a08      	ldr	r2, [sp, #32]
 800b49c:	4413      	add	r3, r2
 800b49e:	42bb      	cmp	r3, r7
 800b4a0:	d3e1      	bcc.n	800b466 <__gethex+0x1fc>
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	9a01      	ldr	r2, [sp, #4]
 800b4a6:	9903      	ldr	r1, [sp, #12]
 800b4a8:	9309      	str	r3, [sp, #36]	; 0x24
 800b4aa:	f001 f9e2 	bl	800c872 <strncmp>
 800b4ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4b0:	2800      	cmp	r0, #0
 800b4b2:	d1d8      	bne.n	800b466 <__gethex+0x1fc>
 800b4b4:	461e      	mov	r6, r3
 800b4b6:	e791      	b.n	800b3dc <__gethex+0x172>
 800b4b8:	1eb9      	subs	r1, r7, #2
 800b4ba:	4628      	mov	r0, r5
 800b4bc:	f000 fe1c 	bl	800c0f8 <__any_on>
 800b4c0:	2800      	cmp	r0, #0
 800b4c2:	d0b2      	beq.n	800b42a <__gethex+0x1c0>
 800b4c4:	f04f 0a03 	mov.w	sl, #3
 800b4c8:	e7b1      	b.n	800b42e <__gethex+0x1c4>
 800b4ca:	da09      	bge.n	800b4e0 <__gethex+0x276>
 800b4cc:	1bf7      	subs	r7, r6, r7
 800b4ce:	4629      	mov	r1, r5
 800b4d0:	463a      	mov	r2, r7
 800b4d2:	9802      	ldr	r0, [sp, #8]
 800b4d4:	f000 fc32 	bl	800bd3c <__lshift>
 800b4d8:	1be4      	subs	r4, r4, r7
 800b4da:	4605      	mov	r5, r0
 800b4dc:	f100 0914 	add.w	r9, r0, #20
 800b4e0:	f04f 0a00 	mov.w	sl, #0
 800b4e4:	e7a8      	b.n	800b438 <__gethex+0x1ce>
 800b4e6:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b4ea:	42a0      	cmp	r0, r4
 800b4ec:	dd6a      	ble.n	800b5c4 <__gethex+0x35a>
 800b4ee:	1b04      	subs	r4, r0, r4
 800b4f0:	42a6      	cmp	r6, r4
 800b4f2:	dc2e      	bgt.n	800b552 <__gethex+0x2e8>
 800b4f4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b4f8:	2b02      	cmp	r3, #2
 800b4fa:	d022      	beq.n	800b542 <__gethex+0x2d8>
 800b4fc:	2b03      	cmp	r3, #3
 800b4fe:	d024      	beq.n	800b54a <__gethex+0x2e0>
 800b500:	2b01      	cmp	r3, #1
 800b502:	d115      	bne.n	800b530 <__gethex+0x2c6>
 800b504:	42a6      	cmp	r6, r4
 800b506:	d113      	bne.n	800b530 <__gethex+0x2c6>
 800b508:	2e01      	cmp	r6, #1
 800b50a:	dc0b      	bgt.n	800b524 <__gethex+0x2ba>
 800b50c:	9a06      	ldr	r2, [sp, #24]
 800b50e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b512:	6013      	str	r3, [r2, #0]
 800b514:	2301      	movs	r3, #1
 800b516:	612b      	str	r3, [r5, #16]
 800b518:	f8c9 3000 	str.w	r3, [r9]
 800b51c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b51e:	2762      	movs	r7, #98	; 0x62
 800b520:	601d      	str	r5, [r3, #0]
 800b522:	e72a      	b.n	800b37a <__gethex+0x110>
 800b524:	1e71      	subs	r1, r6, #1
 800b526:	4628      	mov	r0, r5
 800b528:	f000 fde6 	bl	800c0f8 <__any_on>
 800b52c:	2800      	cmp	r0, #0
 800b52e:	d1ed      	bne.n	800b50c <__gethex+0x2a2>
 800b530:	4629      	mov	r1, r5
 800b532:	9802      	ldr	r0, [sp, #8]
 800b534:	f000 fa36 	bl	800b9a4 <_Bfree>
 800b538:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b53a:	2300      	movs	r3, #0
 800b53c:	6013      	str	r3, [r2, #0]
 800b53e:	2750      	movs	r7, #80	; 0x50
 800b540:	e71b      	b.n	800b37a <__gethex+0x110>
 800b542:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b544:	2b00      	cmp	r3, #0
 800b546:	d0e1      	beq.n	800b50c <__gethex+0x2a2>
 800b548:	e7f2      	b.n	800b530 <__gethex+0x2c6>
 800b54a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d1dd      	bne.n	800b50c <__gethex+0x2a2>
 800b550:	e7ee      	b.n	800b530 <__gethex+0x2c6>
 800b552:	1e67      	subs	r7, r4, #1
 800b554:	f1ba 0f00 	cmp.w	sl, #0
 800b558:	d131      	bne.n	800b5be <__gethex+0x354>
 800b55a:	b127      	cbz	r7, 800b566 <__gethex+0x2fc>
 800b55c:	4639      	mov	r1, r7
 800b55e:	4628      	mov	r0, r5
 800b560:	f000 fdca 	bl	800c0f8 <__any_on>
 800b564:	4682      	mov	sl, r0
 800b566:	117a      	asrs	r2, r7, #5
 800b568:	2301      	movs	r3, #1
 800b56a:	f007 071f 	and.w	r7, r7, #31
 800b56e:	fa03 f707 	lsl.w	r7, r3, r7
 800b572:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800b576:	4621      	mov	r1, r4
 800b578:	421f      	tst	r7, r3
 800b57a:	4628      	mov	r0, r5
 800b57c:	bf18      	it	ne
 800b57e:	f04a 0a02 	orrne.w	sl, sl, #2
 800b582:	1b36      	subs	r6, r6, r4
 800b584:	f7ff fe22 	bl	800b1cc <rshift>
 800b588:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800b58c:	2702      	movs	r7, #2
 800b58e:	f1ba 0f00 	cmp.w	sl, #0
 800b592:	d048      	beq.n	800b626 <__gethex+0x3bc>
 800b594:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b598:	2b02      	cmp	r3, #2
 800b59a:	d015      	beq.n	800b5c8 <__gethex+0x35e>
 800b59c:	2b03      	cmp	r3, #3
 800b59e:	d017      	beq.n	800b5d0 <__gethex+0x366>
 800b5a0:	2b01      	cmp	r3, #1
 800b5a2:	d109      	bne.n	800b5b8 <__gethex+0x34e>
 800b5a4:	f01a 0f02 	tst.w	sl, #2
 800b5a8:	d006      	beq.n	800b5b8 <__gethex+0x34e>
 800b5aa:	f8d9 3000 	ldr.w	r3, [r9]
 800b5ae:	ea4a 0a03 	orr.w	sl, sl, r3
 800b5b2:	f01a 0f01 	tst.w	sl, #1
 800b5b6:	d10e      	bne.n	800b5d6 <__gethex+0x36c>
 800b5b8:	f047 0710 	orr.w	r7, r7, #16
 800b5bc:	e033      	b.n	800b626 <__gethex+0x3bc>
 800b5be:	f04f 0a01 	mov.w	sl, #1
 800b5c2:	e7d0      	b.n	800b566 <__gethex+0x2fc>
 800b5c4:	2701      	movs	r7, #1
 800b5c6:	e7e2      	b.n	800b58e <__gethex+0x324>
 800b5c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b5ca:	f1c3 0301 	rsb	r3, r3, #1
 800b5ce:	9315      	str	r3, [sp, #84]	; 0x54
 800b5d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d0f0      	beq.n	800b5b8 <__gethex+0x34e>
 800b5d6:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800b5da:	f105 0314 	add.w	r3, r5, #20
 800b5de:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800b5e2:	eb03 010a 	add.w	r1, r3, sl
 800b5e6:	f04f 0c00 	mov.w	ip, #0
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800b5f0:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800b5f4:	d01c      	beq.n	800b630 <__gethex+0x3c6>
 800b5f6:	3201      	adds	r2, #1
 800b5f8:	6002      	str	r2, [r0, #0]
 800b5fa:	2f02      	cmp	r7, #2
 800b5fc:	f105 0314 	add.w	r3, r5, #20
 800b600:	d138      	bne.n	800b674 <__gethex+0x40a>
 800b602:	f8d8 2000 	ldr.w	r2, [r8]
 800b606:	3a01      	subs	r2, #1
 800b608:	42b2      	cmp	r2, r6
 800b60a:	d10a      	bne.n	800b622 <__gethex+0x3b8>
 800b60c:	1171      	asrs	r1, r6, #5
 800b60e:	2201      	movs	r2, #1
 800b610:	f006 061f 	and.w	r6, r6, #31
 800b614:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b618:	fa02 f606 	lsl.w	r6, r2, r6
 800b61c:	421e      	tst	r6, r3
 800b61e:	bf18      	it	ne
 800b620:	4617      	movne	r7, r2
 800b622:	f047 0720 	orr.w	r7, r7, #32
 800b626:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b628:	601d      	str	r5, [r3, #0]
 800b62a:	9b06      	ldr	r3, [sp, #24]
 800b62c:	601c      	str	r4, [r3, #0]
 800b62e:	e6a4      	b.n	800b37a <__gethex+0x110>
 800b630:	4299      	cmp	r1, r3
 800b632:	f843 cc04 	str.w	ip, [r3, #-4]
 800b636:	d8d8      	bhi.n	800b5ea <__gethex+0x380>
 800b638:	68ab      	ldr	r3, [r5, #8]
 800b63a:	4599      	cmp	r9, r3
 800b63c:	db12      	blt.n	800b664 <__gethex+0x3fa>
 800b63e:	6869      	ldr	r1, [r5, #4]
 800b640:	9802      	ldr	r0, [sp, #8]
 800b642:	3101      	adds	r1, #1
 800b644:	f000 f97a 	bl	800b93c <_Balloc>
 800b648:	692a      	ldr	r2, [r5, #16]
 800b64a:	3202      	adds	r2, #2
 800b64c:	f105 010c 	add.w	r1, r5, #12
 800b650:	4683      	mov	fp, r0
 800b652:	0092      	lsls	r2, r2, #2
 800b654:	300c      	adds	r0, #12
 800b656:	f7fc fedf 	bl	8008418 <memcpy>
 800b65a:	4629      	mov	r1, r5
 800b65c:	9802      	ldr	r0, [sp, #8]
 800b65e:	f000 f9a1 	bl	800b9a4 <_Bfree>
 800b662:	465d      	mov	r5, fp
 800b664:	692b      	ldr	r3, [r5, #16]
 800b666:	1c5a      	adds	r2, r3, #1
 800b668:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800b66c:	612a      	str	r2, [r5, #16]
 800b66e:	2201      	movs	r2, #1
 800b670:	615a      	str	r2, [r3, #20]
 800b672:	e7c2      	b.n	800b5fa <__gethex+0x390>
 800b674:	692a      	ldr	r2, [r5, #16]
 800b676:	454a      	cmp	r2, r9
 800b678:	dd0b      	ble.n	800b692 <__gethex+0x428>
 800b67a:	2101      	movs	r1, #1
 800b67c:	4628      	mov	r0, r5
 800b67e:	f7ff fda5 	bl	800b1cc <rshift>
 800b682:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b686:	3401      	adds	r4, #1
 800b688:	42a3      	cmp	r3, r4
 800b68a:	f6ff aed9 	blt.w	800b440 <__gethex+0x1d6>
 800b68e:	2701      	movs	r7, #1
 800b690:	e7c7      	b.n	800b622 <__gethex+0x3b8>
 800b692:	f016 061f 	ands.w	r6, r6, #31
 800b696:	d0fa      	beq.n	800b68e <__gethex+0x424>
 800b698:	449a      	add	sl, r3
 800b69a:	f1c6 0620 	rsb	r6, r6, #32
 800b69e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800b6a2:	f000 fa0f 	bl	800bac4 <__hi0bits>
 800b6a6:	42b0      	cmp	r0, r6
 800b6a8:	dbe7      	blt.n	800b67a <__gethex+0x410>
 800b6aa:	e7f0      	b.n	800b68e <__gethex+0x424>

0800b6ac <L_shift>:
 800b6ac:	f1c2 0208 	rsb	r2, r2, #8
 800b6b0:	0092      	lsls	r2, r2, #2
 800b6b2:	b570      	push	{r4, r5, r6, lr}
 800b6b4:	f1c2 0620 	rsb	r6, r2, #32
 800b6b8:	6843      	ldr	r3, [r0, #4]
 800b6ba:	6804      	ldr	r4, [r0, #0]
 800b6bc:	fa03 f506 	lsl.w	r5, r3, r6
 800b6c0:	432c      	orrs	r4, r5
 800b6c2:	40d3      	lsrs	r3, r2
 800b6c4:	6004      	str	r4, [r0, #0]
 800b6c6:	f840 3f04 	str.w	r3, [r0, #4]!
 800b6ca:	4288      	cmp	r0, r1
 800b6cc:	d3f4      	bcc.n	800b6b8 <L_shift+0xc>
 800b6ce:	bd70      	pop	{r4, r5, r6, pc}

0800b6d0 <__match>:
 800b6d0:	b530      	push	{r4, r5, lr}
 800b6d2:	6803      	ldr	r3, [r0, #0]
 800b6d4:	3301      	adds	r3, #1
 800b6d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b6da:	b914      	cbnz	r4, 800b6e2 <__match+0x12>
 800b6dc:	6003      	str	r3, [r0, #0]
 800b6de:	2001      	movs	r0, #1
 800b6e0:	bd30      	pop	{r4, r5, pc}
 800b6e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6e6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b6ea:	2d19      	cmp	r5, #25
 800b6ec:	bf98      	it	ls
 800b6ee:	3220      	addls	r2, #32
 800b6f0:	42a2      	cmp	r2, r4
 800b6f2:	d0f0      	beq.n	800b6d6 <__match+0x6>
 800b6f4:	2000      	movs	r0, #0
 800b6f6:	e7f3      	b.n	800b6e0 <__match+0x10>

0800b6f8 <__hexnan>:
 800b6f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6fc:	680b      	ldr	r3, [r1, #0]
 800b6fe:	6801      	ldr	r1, [r0, #0]
 800b700:	115f      	asrs	r7, r3, #5
 800b702:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800b706:	f013 031f 	ands.w	r3, r3, #31
 800b70a:	b087      	sub	sp, #28
 800b70c:	bf18      	it	ne
 800b70e:	3704      	addne	r7, #4
 800b710:	2500      	movs	r5, #0
 800b712:	1f3e      	subs	r6, r7, #4
 800b714:	4682      	mov	sl, r0
 800b716:	4690      	mov	r8, r2
 800b718:	9301      	str	r3, [sp, #4]
 800b71a:	f847 5c04 	str.w	r5, [r7, #-4]
 800b71e:	46b1      	mov	r9, r6
 800b720:	4634      	mov	r4, r6
 800b722:	9502      	str	r5, [sp, #8]
 800b724:	46ab      	mov	fp, r5
 800b726:	784a      	ldrb	r2, [r1, #1]
 800b728:	1c4b      	adds	r3, r1, #1
 800b72a:	9303      	str	r3, [sp, #12]
 800b72c:	b342      	cbz	r2, 800b780 <__hexnan+0x88>
 800b72e:	4610      	mov	r0, r2
 800b730:	9105      	str	r1, [sp, #20]
 800b732:	9204      	str	r2, [sp, #16]
 800b734:	f7ff fd84 	bl	800b240 <__hexdig_fun>
 800b738:	2800      	cmp	r0, #0
 800b73a:	d143      	bne.n	800b7c4 <__hexnan+0xcc>
 800b73c:	9a04      	ldr	r2, [sp, #16]
 800b73e:	9905      	ldr	r1, [sp, #20]
 800b740:	2a20      	cmp	r2, #32
 800b742:	d818      	bhi.n	800b776 <__hexnan+0x7e>
 800b744:	9b02      	ldr	r3, [sp, #8]
 800b746:	459b      	cmp	fp, r3
 800b748:	dd13      	ble.n	800b772 <__hexnan+0x7a>
 800b74a:	454c      	cmp	r4, r9
 800b74c:	d206      	bcs.n	800b75c <__hexnan+0x64>
 800b74e:	2d07      	cmp	r5, #7
 800b750:	dc04      	bgt.n	800b75c <__hexnan+0x64>
 800b752:	462a      	mov	r2, r5
 800b754:	4649      	mov	r1, r9
 800b756:	4620      	mov	r0, r4
 800b758:	f7ff ffa8 	bl	800b6ac <L_shift>
 800b75c:	4544      	cmp	r4, r8
 800b75e:	d944      	bls.n	800b7ea <__hexnan+0xf2>
 800b760:	2300      	movs	r3, #0
 800b762:	f1a4 0904 	sub.w	r9, r4, #4
 800b766:	f844 3c04 	str.w	r3, [r4, #-4]
 800b76a:	f8cd b008 	str.w	fp, [sp, #8]
 800b76e:	464c      	mov	r4, r9
 800b770:	461d      	mov	r5, r3
 800b772:	9903      	ldr	r1, [sp, #12]
 800b774:	e7d7      	b.n	800b726 <__hexnan+0x2e>
 800b776:	2a29      	cmp	r2, #41	; 0x29
 800b778:	d14a      	bne.n	800b810 <__hexnan+0x118>
 800b77a:	3102      	adds	r1, #2
 800b77c:	f8ca 1000 	str.w	r1, [sl]
 800b780:	f1bb 0f00 	cmp.w	fp, #0
 800b784:	d044      	beq.n	800b810 <__hexnan+0x118>
 800b786:	454c      	cmp	r4, r9
 800b788:	d206      	bcs.n	800b798 <__hexnan+0xa0>
 800b78a:	2d07      	cmp	r5, #7
 800b78c:	dc04      	bgt.n	800b798 <__hexnan+0xa0>
 800b78e:	462a      	mov	r2, r5
 800b790:	4649      	mov	r1, r9
 800b792:	4620      	mov	r0, r4
 800b794:	f7ff ff8a 	bl	800b6ac <L_shift>
 800b798:	4544      	cmp	r4, r8
 800b79a:	d928      	bls.n	800b7ee <__hexnan+0xf6>
 800b79c:	4643      	mov	r3, r8
 800b79e:	f854 2b04 	ldr.w	r2, [r4], #4
 800b7a2:	f843 2b04 	str.w	r2, [r3], #4
 800b7a6:	42a6      	cmp	r6, r4
 800b7a8:	d2f9      	bcs.n	800b79e <__hexnan+0xa6>
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	f843 2b04 	str.w	r2, [r3], #4
 800b7b0:	429e      	cmp	r6, r3
 800b7b2:	d2fb      	bcs.n	800b7ac <__hexnan+0xb4>
 800b7b4:	6833      	ldr	r3, [r6, #0]
 800b7b6:	b91b      	cbnz	r3, 800b7c0 <__hexnan+0xc8>
 800b7b8:	4546      	cmp	r6, r8
 800b7ba:	d127      	bne.n	800b80c <__hexnan+0x114>
 800b7bc:	2301      	movs	r3, #1
 800b7be:	6033      	str	r3, [r6, #0]
 800b7c0:	2005      	movs	r0, #5
 800b7c2:	e026      	b.n	800b812 <__hexnan+0x11a>
 800b7c4:	3501      	adds	r5, #1
 800b7c6:	2d08      	cmp	r5, #8
 800b7c8:	f10b 0b01 	add.w	fp, fp, #1
 800b7cc:	dd06      	ble.n	800b7dc <__hexnan+0xe4>
 800b7ce:	4544      	cmp	r4, r8
 800b7d0:	d9cf      	bls.n	800b772 <__hexnan+0x7a>
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	f844 3c04 	str.w	r3, [r4, #-4]
 800b7d8:	2501      	movs	r5, #1
 800b7da:	3c04      	subs	r4, #4
 800b7dc:	6822      	ldr	r2, [r4, #0]
 800b7de:	f000 000f 	and.w	r0, r0, #15
 800b7e2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b7e6:	6020      	str	r0, [r4, #0]
 800b7e8:	e7c3      	b.n	800b772 <__hexnan+0x7a>
 800b7ea:	2508      	movs	r5, #8
 800b7ec:	e7c1      	b.n	800b772 <__hexnan+0x7a>
 800b7ee:	9b01      	ldr	r3, [sp, #4]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d0df      	beq.n	800b7b4 <__hexnan+0xbc>
 800b7f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b7f8:	f1c3 0320 	rsb	r3, r3, #32
 800b7fc:	fa22 f303 	lsr.w	r3, r2, r3
 800b800:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800b804:	401a      	ands	r2, r3
 800b806:	f847 2c04 	str.w	r2, [r7, #-4]
 800b80a:	e7d3      	b.n	800b7b4 <__hexnan+0xbc>
 800b80c:	3e04      	subs	r6, #4
 800b80e:	e7d1      	b.n	800b7b4 <__hexnan+0xbc>
 800b810:	2004      	movs	r0, #4
 800b812:	b007      	add	sp, #28
 800b814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b818 <__locale_ctype_ptr_l>:
 800b818:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800b81c:	4770      	bx	lr

0800b81e <__localeconv_l>:
 800b81e:	30f0      	adds	r0, #240	; 0xf0
 800b820:	4770      	bx	lr
	...

0800b824 <_localeconv_r>:
 800b824:	4b04      	ldr	r3, [pc, #16]	; (800b838 <_localeconv_r+0x14>)
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	6a18      	ldr	r0, [r3, #32]
 800b82a:	4b04      	ldr	r3, [pc, #16]	; (800b83c <_localeconv_r+0x18>)
 800b82c:	2800      	cmp	r0, #0
 800b82e:	bf08      	it	eq
 800b830:	4618      	moveq	r0, r3
 800b832:	30f0      	adds	r0, #240	; 0xf0
 800b834:	4770      	bx	lr
 800b836:	bf00      	nop
 800b838:	20000028 	.word	0x20000028
 800b83c:	2000008c 	.word	0x2000008c

0800b840 <__swhatbuf_r>:
 800b840:	b570      	push	{r4, r5, r6, lr}
 800b842:	460e      	mov	r6, r1
 800b844:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b848:	2900      	cmp	r1, #0
 800b84a:	b096      	sub	sp, #88	; 0x58
 800b84c:	4614      	mov	r4, r2
 800b84e:	461d      	mov	r5, r3
 800b850:	da07      	bge.n	800b862 <__swhatbuf_r+0x22>
 800b852:	2300      	movs	r3, #0
 800b854:	602b      	str	r3, [r5, #0]
 800b856:	89b3      	ldrh	r3, [r6, #12]
 800b858:	061a      	lsls	r2, r3, #24
 800b85a:	d410      	bmi.n	800b87e <__swhatbuf_r+0x3e>
 800b85c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b860:	e00e      	b.n	800b880 <__swhatbuf_r+0x40>
 800b862:	466a      	mov	r2, sp
 800b864:	f001 f846 	bl	800c8f4 <_fstat_r>
 800b868:	2800      	cmp	r0, #0
 800b86a:	dbf2      	blt.n	800b852 <__swhatbuf_r+0x12>
 800b86c:	9a01      	ldr	r2, [sp, #4]
 800b86e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b872:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b876:	425a      	negs	r2, r3
 800b878:	415a      	adcs	r2, r3
 800b87a:	602a      	str	r2, [r5, #0]
 800b87c:	e7ee      	b.n	800b85c <__swhatbuf_r+0x1c>
 800b87e:	2340      	movs	r3, #64	; 0x40
 800b880:	2000      	movs	r0, #0
 800b882:	6023      	str	r3, [r4, #0]
 800b884:	b016      	add	sp, #88	; 0x58
 800b886:	bd70      	pop	{r4, r5, r6, pc}

0800b888 <__smakebuf_r>:
 800b888:	898b      	ldrh	r3, [r1, #12]
 800b88a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b88c:	079d      	lsls	r5, r3, #30
 800b88e:	4606      	mov	r6, r0
 800b890:	460c      	mov	r4, r1
 800b892:	d507      	bpl.n	800b8a4 <__smakebuf_r+0x1c>
 800b894:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b898:	6023      	str	r3, [r4, #0]
 800b89a:	6123      	str	r3, [r4, #16]
 800b89c:	2301      	movs	r3, #1
 800b89e:	6163      	str	r3, [r4, #20]
 800b8a0:	b002      	add	sp, #8
 800b8a2:	bd70      	pop	{r4, r5, r6, pc}
 800b8a4:	ab01      	add	r3, sp, #4
 800b8a6:	466a      	mov	r2, sp
 800b8a8:	f7ff ffca 	bl	800b840 <__swhatbuf_r>
 800b8ac:	9900      	ldr	r1, [sp, #0]
 800b8ae:	4605      	mov	r5, r0
 800b8b0:	4630      	mov	r0, r6
 800b8b2:	f000 fc9f 	bl	800c1f4 <_malloc_r>
 800b8b6:	b948      	cbnz	r0, 800b8cc <__smakebuf_r+0x44>
 800b8b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8bc:	059a      	lsls	r2, r3, #22
 800b8be:	d4ef      	bmi.n	800b8a0 <__smakebuf_r+0x18>
 800b8c0:	f023 0303 	bic.w	r3, r3, #3
 800b8c4:	f043 0302 	orr.w	r3, r3, #2
 800b8c8:	81a3      	strh	r3, [r4, #12]
 800b8ca:	e7e3      	b.n	800b894 <__smakebuf_r+0xc>
 800b8cc:	4b0d      	ldr	r3, [pc, #52]	; (800b904 <__smakebuf_r+0x7c>)
 800b8ce:	62b3      	str	r3, [r6, #40]	; 0x28
 800b8d0:	89a3      	ldrh	r3, [r4, #12]
 800b8d2:	6020      	str	r0, [r4, #0]
 800b8d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b8d8:	81a3      	strh	r3, [r4, #12]
 800b8da:	9b00      	ldr	r3, [sp, #0]
 800b8dc:	6163      	str	r3, [r4, #20]
 800b8de:	9b01      	ldr	r3, [sp, #4]
 800b8e0:	6120      	str	r0, [r4, #16]
 800b8e2:	b15b      	cbz	r3, 800b8fc <__smakebuf_r+0x74>
 800b8e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8e8:	4630      	mov	r0, r6
 800b8ea:	f001 f815 	bl	800c918 <_isatty_r>
 800b8ee:	b128      	cbz	r0, 800b8fc <__smakebuf_r+0x74>
 800b8f0:	89a3      	ldrh	r3, [r4, #12]
 800b8f2:	f023 0303 	bic.w	r3, r3, #3
 800b8f6:	f043 0301 	orr.w	r3, r3, #1
 800b8fa:	81a3      	strh	r3, [r4, #12]
 800b8fc:	89a3      	ldrh	r3, [r4, #12]
 800b8fe:	431d      	orrs	r5, r3
 800b900:	81a5      	strh	r5, [r4, #12]
 800b902:	e7cd      	b.n	800b8a0 <__smakebuf_r+0x18>
 800b904:	0800b081 	.word	0x0800b081

0800b908 <malloc>:
 800b908:	4b02      	ldr	r3, [pc, #8]	; (800b914 <malloc+0xc>)
 800b90a:	4601      	mov	r1, r0
 800b90c:	6818      	ldr	r0, [r3, #0]
 800b90e:	f000 bc71 	b.w	800c1f4 <_malloc_r>
 800b912:	bf00      	nop
 800b914:	20000028 	.word	0x20000028

0800b918 <__ascii_mbtowc>:
 800b918:	b082      	sub	sp, #8
 800b91a:	b901      	cbnz	r1, 800b91e <__ascii_mbtowc+0x6>
 800b91c:	a901      	add	r1, sp, #4
 800b91e:	b142      	cbz	r2, 800b932 <__ascii_mbtowc+0x1a>
 800b920:	b14b      	cbz	r3, 800b936 <__ascii_mbtowc+0x1e>
 800b922:	7813      	ldrb	r3, [r2, #0]
 800b924:	600b      	str	r3, [r1, #0]
 800b926:	7812      	ldrb	r2, [r2, #0]
 800b928:	1c10      	adds	r0, r2, #0
 800b92a:	bf18      	it	ne
 800b92c:	2001      	movne	r0, #1
 800b92e:	b002      	add	sp, #8
 800b930:	4770      	bx	lr
 800b932:	4610      	mov	r0, r2
 800b934:	e7fb      	b.n	800b92e <__ascii_mbtowc+0x16>
 800b936:	f06f 0001 	mvn.w	r0, #1
 800b93a:	e7f8      	b.n	800b92e <__ascii_mbtowc+0x16>

0800b93c <_Balloc>:
 800b93c:	b570      	push	{r4, r5, r6, lr}
 800b93e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b940:	4604      	mov	r4, r0
 800b942:	460e      	mov	r6, r1
 800b944:	b93d      	cbnz	r5, 800b956 <_Balloc+0x1a>
 800b946:	2010      	movs	r0, #16
 800b948:	f7ff ffde 	bl	800b908 <malloc>
 800b94c:	6260      	str	r0, [r4, #36]	; 0x24
 800b94e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b952:	6005      	str	r5, [r0, #0]
 800b954:	60c5      	str	r5, [r0, #12]
 800b956:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b958:	68eb      	ldr	r3, [r5, #12]
 800b95a:	b183      	cbz	r3, 800b97e <_Balloc+0x42>
 800b95c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b95e:	68db      	ldr	r3, [r3, #12]
 800b960:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b964:	b9b8      	cbnz	r0, 800b996 <_Balloc+0x5a>
 800b966:	2101      	movs	r1, #1
 800b968:	fa01 f506 	lsl.w	r5, r1, r6
 800b96c:	1d6a      	adds	r2, r5, #5
 800b96e:	0092      	lsls	r2, r2, #2
 800b970:	4620      	mov	r0, r4
 800b972:	f000 fbe2 	bl	800c13a <_calloc_r>
 800b976:	b160      	cbz	r0, 800b992 <_Balloc+0x56>
 800b978:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800b97c:	e00e      	b.n	800b99c <_Balloc+0x60>
 800b97e:	2221      	movs	r2, #33	; 0x21
 800b980:	2104      	movs	r1, #4
 800b982:	4620      	mov	r0, r4
 800b984:	f000 fbd9 	bl	800c13a <_calloc_r>
 800b988:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b98a:	60e8      	str	r0, [r5, #12]
 800b98c:	68db      	ldr	r3, [r3, #12]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d1e4      	bne.n	800b95c <_Balloc+0x20>
 800b992:	2000      	movs	r0, #0
 800b994:	bd70      	pop	{r4, r5, r6, pc}
 800b996:	6802      	ldr	r2, [r0, #0]
 800b998:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b99c:	2300      	movs	r3, #0
 800b99e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b9a2:	e7f7      	b.n	800b994 <_Balloc+0x58>

0800b9a4 <_Bfree>:
 800b9a4:	b570      	push	{r4, r5, r6, lr}
 800b9a6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b9a8:	4606      	mov	r6, r0
 800b9aa:	460d      	mov	r5, r1
 800b9ac:	b93c      	cbnz	r4, 800b9be <_Bfree+0x1a>
 800b9ae:	2010      	movs	r0, #16
 800b9b0:	f7ff ffaa 	bl	800b908 <malloc>
 800b9b4:	6270      	str	r0, [r6, #36]	; 0x24
 800b9b6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b9ba:	6004      	str	r4, [r0, #0]
 800b9bc:	60c4      	str	r4, [r0, #12]
 800b9be:	b13d      	cbz	r5, 800b9d0 <_Bfree+0x2c>
 800b9c0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b9c2:	686a      	ldr	r2, [r5, #4]
 800b9c4:	68db      	ldr	r3, [r3, #12]
 800b9c6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b9ca:	6029      	str	r1, [r5, #0]
 800b9cc:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b9d0:	bd70      	pop	{r4, r5, r6, pc}

0800b9d2 <__multadd>:
 800b9d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9d6:	690d      	ldr	r5, [r1, #16]
 800b9d8:	461f      	mov	r7, r3
 800b9da:	4606      	mov	r6, r0
 800b9dc:	460c      	mov	r4, r1
 800b9de:	f101 0c14 	add.w	ip, r1, #20
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	f8dc 0000 	ldr.w	r0, [ip]
 800b9e8:	b281      	uxth	r1, r0
 800b9ea:	fb02 7101 	mla	r1, r2, r1, r7
 800b9ee:	0c0f      	lsrs	r7, r1, #16
 800b9f0:	0c00      	lsrs	r0, r0, #16
 800b9f2:	fb02 7000 	mla	r0, r2, r0, r7
 800b9f6:	b289      	uxth	r1, r1
 800b9f8:	3301      	adds	r3, #1
 800b9fa:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b9fe:	429d      	cmp	r5, r3
 800ba00:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800ba04:	f84c 1b04 	str.w	r1, [ip], #4
 800ba08:	dcec      	bgt.n	800b9e4 <__multadd+0x12>
 800ba0a:	b1d7      	cbz	r7, 800ba42 <__multadd+0x70>
 800ba0c:	68a3      	ldr	r3, [r4, #8]
 800ba0e:	42ab      	cmp	r3, r5
 800ba10:	dc12      	bgt.n	800ba38 <__multadd+0x66>
 800ba12:	6861      	ldr	r1, [r4, #4]
 800ba14:	4630      	mov	r0, r6
 800ba16:	3101      	adds	r1, #1
 800ba18:	f7ff ff90 	bl	800b93c <_Balloc>
 800ba1c:	6922      	ldr	r2, [r4, #16]
 800ba1e:	3202      	adds	r2, #2
 800ba20:	f104 010c 	add.w	r1, r4, #12
 800ba24:	4680      	mov	r8, r0
 800ba26:	0092      	lsls	r2, r2, #2
 800ba28:	300c      	adds	r0, #12
 800ba2a:	f7fc fcf5 	bl	8008418 <memcpy>
 800ba2e:	4621      	mov	r1, r4
 800ba30:	4630      	mov	r0, r6
 800ba32:	f7ff ffb7 	bl	800b9a4 <_Bfree>
 800ba36:	4644      	mov	r4, r8
 800ba38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ba3c:	3501      	adds	r5, #1
 800ba3e:	615f      	str	r7, [r3, #20]
 800ba40:	6125      	str	r5, [r4, #16]
 800ba42:	4620      	mov	r0, r4
 800ba44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ba48 <__s2b>:
 800ba48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba4c:	460c      	mov	r4, r1
 800ba4e:	4615      	mov	r5, r2
 800ba50:	461f      	mov	r7, r3
 800ba52:	2209      	movs	r2, #9
 800ba54:	3308      	adds	r3, #8
 800ba56:	4606      	mov	r6, r0
 800ba58:	fb93 f3f2 	sdiv	r3, r3, r2
 800ba5c:	2100      	movs	r1, #0
 800ba5e:	2201      	movs	r2, #1
 800ba60:	429a      	cmp	r2, r3
 800ba62:	db20      	blt.n	800baa6 <__s2b+0x5e>
 800ba64:	4630      	mov	r0, r6
 800ba66:	f7ff ff69 	bl	800b93c <_Balloc>
 800ba6a:	9b08      	ldr	r3, [sp, #32]
 800ba6c:	6143      	str	r3, [r0, #20]
 800ba6e:	2d09      	cmp	r5, #9
 800ba70:	f04f 0301 	mov.w	r3, #1
 800ba74:	6103      	str	r3, [r0, #16]
 800ba76:	dd19      	ble.n	800baac <__s2b+0x64>
 800ba78:	f104 0809 	add.w	r8, r4, #9
 800ba7c:	46c1      	mov	r9, r8
 800ba7e:	442c      	add	r4, r5
 800ba80:	f819 3b01 	ldrb.w	r3, [r9], #1
 800ba84:	4601      	mov	r1, r0
 800ba86:	3b30      	subs	r3, #48	; 0x30
 800ba88:	220a      	movs	r2, #10
 800ba8a:	4630      	mov	r0, r6
 800ba8c:	f7ff ffa1 	bl	800b9d2 <__multadd>
 800ba90:	45a1      	cmp	r9, r4
 800ba92:	d1f5      	bne.n	800ba80 <__s2b+0x38>
 800ba94:	eb08 0405 	add.w	r4, r8, r5
 800ba98:	3c08      	subs	r4, #8
 800ba9a:	1b2d      	subs	r5, r5, r4
 800ba9c:	1963      	adds	r3, r4, r5
 800ba9e:	42bb      	cmp	r3, r7
 800baa0:	db07      	blt.n	800bab2 <__s2b+0x6a>
 800baa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800baa6:	0052      	lsls	r2, r2, #1
 800baa8:	3101      	adds	r1, #1
 800baaa:	e7d9      	b.n	800ba60 <__s2b+0x18>
 800baac:	340a      	adds	r4, #10
 800baae:	2509      	movs	r5, #9
 800bab0:	e7f3      	b.n	800ba9a <__s2b+0x52>
 800bab2:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bab6:	4601      	mov	r1, r0
 800bab8:	3b30      	subs	r3, #48	; 0x30
 800baba:	220a      	movs	r2, #10
 800babc:	4630      	mov	r0, r6
 800babe:	f7ff ff88 	bl	800b9d2 <__multadd>
 800bac2:	e7eb      	b.n	800ba9c <__s2b+0x54>

0800bac4 <__hi0bits>:
 800bac4:	0c02      	lsrs	r2, r0, #16
 800bac6:	0412      	lsls	r2, r2, #16
 800bac8:	4603      	mov	r3, r0
 800baca:	b9b2      	cbnz	r2, 800bafa <__hi0bits+0x36>
 800bacc:	0403      	lsls	r3, r0, #16
 800bace:	2010      	movs	r0, #16
 800bad0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800bad4:	bf04      	itt	eq
 800bad6:	021b      	lsleq	r3, r3, #8
 800bad8:	3008      	addeq	r0, #8
 800bada:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800bade:	bf04      	itt	eq
 800bae0:	011b      	lsleq	r3, r3, #4
 800bae2:	3004      	addeq	r0, #4
 800bae4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800bae8:	bf04      	itt	eq
 800baea:	009b      	lsleq	r3, r3, #2
 800baec:	3002      	addeq	r0, #2
 800baee:	2b00      	cmp	r3, #0
 800baf0:	db06      	blt.n	800bb00 <__hi0bits+0x3c>
 800baf2:	005b      	lsls	r3, r3, #1
 800baf4:	d503      	bpl.n	800bafe <__hi0bits+0x3a>
 800baf6:	3001      	adds	r0, #1
 800baf8:	4770      	bx	lr
 800bafa:	2000      	movs	r0, #0
 800bafc:	e7e8      	b.n	800bad0 <__hi0bits+0xc>
 800bafe:	2020      	movs	r0, #32
 800bb00:	4770      	bx	lr

0800bb02 <__lo0bits>:
 800bb02:	6803      	ldr	r3, [r0, #0]
 800bb04:	f013 0207 	ands.w	r2, r3, #7
 800bb08:	4601      	mov	r1, r0
 800bb0a:	d00b      	beq.n	800bb24 <__lo0bits+0x22>
 800bb0c:	07da      	lsls	r2, r3, #31
 800bb0e:	d423      	bmi.n	800bb58 <__lo0bits+0x56>
 800bb10:	0798      	lsls	r0, r3, #30
 800bb12:	bf49      	itett	mi
 800bb14:	085b      	lsrmi	r3, r3, #1
 800bb16:	089b      	lsrpl	r3, r3, #2
 800bb18:	2001      	movmi	r0, #1
 800bb1a:	600b      	strmi	r3, [r1, #0]
 800bb1c:	bf5c      	itt	pl
 800bb1e:	600b      	strpl	r3, [r1, #0]
 800bb20:	2002      	movpl	r0, #2
 800bb22:	4770      	bx	lr
 800bb24:	b298      	uxth	r0, r3
 800bb26:	b9a8      	cbnz	r0, 800bb54 <__lo0bits+0x52>
 800bb28:	0c1b      	lsrs	r3, r3, #16
 800bb2a:	2010      	movs	r0, #16
 800bb2c:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bb30:	bf04      	itt	eq
 800bb32:	0a1b      	lsreq	r3, r3, #8
 800bb34:	3008      	addeq	r0, #8
 800bb36:	071a      	lsls	r2, r3, #28
 800bb38:	bf04      	itt	eq
 800bb3a:	091b      	lsreq	r3, r3, #4
 800bb3c:	3004      	addeq	r0, #4
 800bb3e:	079a      	lsls	r2, r3, #30
 800bb40:	bf04      	itt	eq
 800bb42:	089b      	lsreq	r3, r3, #2
 800bb44:	3002      	addeq	r0, #2
 800bb46:	07da      	lsls	r2, r3, #31
 800bb48:	d402      	bmi.n	800bb50 <__lo0bits+0x4e>
 800bb4a:	085b      	lsrs	r3, r3, #1
 800bb4c:	d006      	beq.n	800bb5c <__lo0bits+0x5a>
 800bb4e:	3001      	adds	r0, #1
 800bb50:	600b      	str	r3, [r1, #0]
 800bb52:	4770      	bx	lr
 800bb54:	4610      	mov	r0, r2
 800bb56:	e7e9      	b.n	800bb2c <__lo0bits+0x2a>
 800bb58:	2000      	movs	r0, #0
 800bb5a:	4770      	bx	lr
 800bb5c:	2020      	movs	r0, #32
 800bb5e:	4770      	bx	lr

0800bb60 <__i2b>:
 800bb60:	b510      	push	{r4, lr}
 800bb62:	460c      	mov	r4, r1
 800bb64:	2101      	movs	r1, #1
 800bb66:	f7ff fee9 	bl	800b93c <_Balloc>
 800bb6a:	2201      	movs	r2, #1
 800bb6c:	6144      	str	r4, [r0, #20]
 800bb6e:	6102      	str	r2, [r0, #16]
 800bb70:	bd10      	pop	{r4, pc}

0800bb72 <__multiply>:
 800bb72:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb76:	4614      	mov	r4, r2
 800bb78:	690a      	ldr	r2, [r1, #16]
 800bb7a:	6923      	ldr	r3, [r4, #16]
 800bb7c:	429a      	cmp	r2, r3
 800bb7e:	bfb8      	it	lt
 800bb80:	460b      	movlt	r3, r1
 800bb82:	4688      	mov	r8, r1
 800bb84:	bfbc      	itt	lt
 800bb86:	46a0      	movlt	r8, r4
 800bb88:	461c      	movlt	r4, r3
 800bb8a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bb8e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800bb92:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bb96:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bb9a:	eb07 0609 	add.w	r6, r7, r9
 800bb9e:	42b3      	cmp	r3, r6
 800bba0:	bfb8      	it	lt
 800bba2:	3101      	addlt	r1, #1
 800bba4:	f7ff feca 	bl	800b93c <_Balloc>
 800bba8:	f100 0514 	add.w	r5, r0, #20
 800bbac:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800bbb0:	462b      	mov	r3, r5
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	4573      	cmp	r3, lr
 800bbb6:	d316      	bcc.n	800bbe6 <__multiply+0x74>
 800bbb8:	f104 0214 	add.w	r2, r4, #20
 800bbbc:	f108 0114 	add.w	r1, r8, #20
 800bbc0:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800bbc4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800bbc8:	9300      	str	r3, [sp, #0]
 800bbca:	9b00      	ldr	r3, [sp, #0]
 800bbcc:	9201      	str	r2, [sp, #4]
 800bbce:	4293      	cmp	r3, r2
 800bbd0:	d80c      	bhi.n	800bbec <__multiply+0x7a>
 800bbd2:	2e00      	cmp	r6, #0
 800bbd4:	dd03      	ble.n	800bbde <__multiply+0x6c>
 800bbd6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d05d      	beq.n	800bc9a <__multiply+0x128>
 800bbde:	6106      	str	r6, [r0, #16]
 800bbe0:	b003      	add	sp, #12
 800bbe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbe6:	f843 2b04 	str.w	r2, [r3], #4
 800bbea:	e7e3      	b.n	800bbb4 <__multiply+0x42>
 800bbec:	f8b2 b000 	ldrh.w	fp, [r2]
 800bbf0:	f1bb 0f00 	cmp.w	fp, #0
 800bbf4:	d023      	beq.n	800bc3e <__multiply+0xcc>
 800bbf6:	4689      	mov	r9, r1
 800bbf8:	46ac      	mov	ip, r5
 800bbfa:	f04f 0800 	mov.w	r8, #0
 800bbfe:	f859 4b04 	ldr.w	r4, [r9], #4
 800bc02:	f8dc a000 	ldr.w	sl, [ip]
 800bc06:	b2a3      	uxth	r3, r4
 800bc08:	fa1f fa8a 	uxth.w	sl, sl
 800bc0c:	fb0b a303 	mla	r3, fp, r3, sl
 800bc10:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800bc14:	f8dc 4000 	ldr.w	r4, [ip]
 800bc18:	4443      	add	r3, r8
 800bc1a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800bc1e:	fb0b 840a 	mla	r4, fp, sl, r8
 800bc22:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800bc26:	46e2      	mov	sl, ip
 800bc28:	b29b      	uxth	r3, r3
 800bc2a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800bc2e:	454f      	cmp	r7, r9
 800bc30:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800bc34:	f84a 3b04 	str.w	r3, [sl], #4
 800bc38:	d82b      	bhi.n	800bc92 <__multiply+0x120>
 800bc3a:	f8cc 8004 	str.w	r8, [ip, #4]
 800bc3e:	9b01      	ldr	r3, [sp, #4]
 800bc40:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800bc44:	3204      	adds	r2, #4
 800bc46:	f1ba 0f00 	cmp.w	sl, #0
 800bc4a:	d020      	beq.n	800bc8e <__multiply+0x11c>
 800bc4c:	682b      	ldr	r3, [r5, #0]
 800bc4e:	4689      	mov	r9, r1
 800bc50:	46a8      	mov	r8, r5
 800bc52:	f04f 0b00 	mov.w	fp, #0
 800bc56:	f8b9 c000 	ldrh.w	ip, [r9]
 800bc5a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800bc5e:	fb0a 440c 	mla	r4, sl, ip, r4
 800bc62:	445c      	add	r4, fp
 800bc64:	46c4      	mov	ip, r8
 800bc66:	b29b      	uxth	r3, r3
 800bc68:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800bc6c:	f84c 3b04 	str.w	r3, [ip], #4
 800bc70:	f859 3b04 	ldr.w	r3, [r9], #4
 800bc74:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800bc78:	0c1b      	lsrs	r3, r3, #16
 800bc7a:	fb0a b303 	mla	r3, sl, r3, fp
 800bc7e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800bc82:	454f      	cmp	r7, r9
 800bc84:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800bc88:	d805      	bhi.n	800bc96 <__multiply+0x124>
 800bc8a:	f8c8 3004 	str.w	r3, [r8, #4]
 800bc8e:	3504      	adds	r5, #4
 800bc90:	e79b      	b.n	800bbca <__multiply+0x58>
 800bc92:	46d4      	mov	ip, sl
 800bc94:	e7b3      	b.n	800bbfe <__multiply+0x8c>
 800bc96:	46e0      	mov	r8, ip
 800bc98:	e7dd      	b.n	800bc56 <__multiply+0xe4>
 800bc9a:	3e01      	subs	r6, #1
 800bc9c:	e799      	b.n	800bbd2 <__multiply+0x60>
	...

0800bca0 <__pow5mult>:
 800bca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bca4:	4615      	mov	r5, r2
 800bca6:	f012 0203 	ands.w	r2, r2, #3
 800bcaa:	4606      	mov	r6, r0
 800bcac:	460f      	mov	r7, r1
 800bcae:	d007      	beq.n	800bcc0 <__pow5mult+0x20>
 800bcb0:	3a01      	subs	r2, #1
 800bcb2:	4c21      	ldr	r4, [pc, #132]	; (800bd38 <__pow5mult+0x98>)
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bcba:	f7ff fe8a 	bl	800b9d2 <__multadd>
 800bcbe:	4607      	mov	r7, r0
 800bcc0:	10ad      	asrs	r5, r5, #2
 800bcc2:	d035      	beq.n	800bd30 <__pow5mult+0x90>
 800bcc4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bcc6:	b93c      	cbnz	r4, 800bcd8 <__pow5mult+0x38>
 800bcc8:	2010      	movs	r0, #16
 800bcca:	f7ff fe1d 	bl	800b908 <malloc>
 800bcce:	6270      	str	r0, [r6, #36]	; 0x24
 800bcd0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bcd4:	6004      	str	r4, [r0, #0]
 800bcd6:	60c4      	str	r4, [r0, #12]
 800bcd8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bcdc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bce0:	b94c      	cbnz	r4, 800bcf6 <__pow5mult+0x56>
 800bce2:	f240 2171 	movw	r1, #625	; 0x271
 800bce6:	4630      	mov	r0, r6
 800bce8:	f7ff ff3a 	bl	800bb60 <__i2b>
 800bcec:	2300      	movs	r3, #0
 800bcee:	f8c8 0008 	str.w	r0, [r8, #8]
 800bcf2:	4604      	mov	r4, r0
 800bcf4:	6003      	str	r3, [r0, #0]
 800bcf6:	f04f 0800 	mov.w	r8, #0
 800bcfa:	07eb      	lsls	r3, r5, #31
 800bcfc:	d50a      	bpl.n	800bd14 <__pow5mult+0x74>
 800bcfe:	4639      	mov	r1, r7
 800bd00:	4622      	mov	r2, r4
 800bd02:	4630      	mov	r0, r6
 800bd04:	f7ff ff35 	bl	800bb72 <__multiply>
 800bd08:	4639      	mov	r1, r7
 800bd0a:	4681      	mov	r9, r0
 800bd0c:	4630      	mov	r0, r6
 800bd0e:	f7ff fe49 	bl	800b9a4 <_Bfree>
 800bd12:	464f      	mov	r7, r9
 800bd14:	106d      	asrs	r5, r5, #1
 800bd16:	d00b      	beq.n	800bd30 <__pow5mult+0x90>
 800bd18:	6820      	ldr	r0, [r4, #0]
 800bd1a:	b938      	cbnz	r0, 800bd2c <__pow5mult+0x8c>
 800bd1c:	4622      	mov	r2, r4
 800bd1e:	4621      	mov	r1, r4
 800bd20:	4630      	mov	r0, r6
 800bd22:	f7ff ff26 	bl	800bb72 <__multiply>
 800bd26:	6020      	str	r0, [r4, #0]
 800bd28:	f8c0 8000 	str.w	r8, [r0]
 800bd2c:	4604      	mov	r4, r0
 800bd2e:	e7e4      	b.n	800bcfa <__pow5mult+0x5a>
 800bd30:	4638      	mov	r0, r7
 800bd32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd36:	bf00      	nop
 800bd38:	0800e4c0 	.word	0x0800e4c0

0800bd3c <__lshift>:
 800bd3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd40:	460c      	mov	r4, r1
 800bd42:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bd46:	6923      	ldr	r3, [r4, #16]
 800bd48:	6849      	ldr	r1, [r1, #4]
 800bd4a:	eb0a 0903 	add.w	r9, sl, r3
 800bd4e:	68a3      	ldr	r3, [r4, #8]
 800bd50:	4607      	mov	r7, r0
 800bd52:	4616      	mov	r6, r2
 800bd54:	f109 0501 	add.w	r5, r9, #1
 800bd58:	42ab      	cmp	r3, r5
 800bd5a:	db32      	blt.n	800bdc2 <__lshift+0x86>
 800bd5c:	4638      	mov	r0, r7
 800bd5e:	f7ff fded 	bl	800b93c <_Balloc>
 800bd62:	2300      	movs	r3, #0
 800bd64:	4680      	mov	r8, r0
 800bd66:	f100 0114 	add.w	r1, r0, #20
 800bd6a:	461a      	mov	r2, r3
 800bd6c:	4553      	cmp	r3, sl
 800bd6e:	db2b      	blt.n	800bdc8 <__lshift+0x8c>
 800bd70:	6920      	ldr	r0, [r4, #16]
 800bd72:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bd76:	f104 0314 	add.w	r3, r4, #20
 800bd7a:	f016 021f 	ands.w	r2, r6, #31
 800bd7e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bd82:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bd86:	d025      	beq.n	800bdd4 <__lshift+0x98>
 800bd88:	f1c2 0e20 	rsb	lr, r2, #32
 800bd8c:	2000      	movs	r0, #0
 800bd8e:	681e      	ldr	r6, [r3, #0]
 800bd90:	468a      	mov	sl, r1
 800bd92:	4096      	lsls	r6, r2
 800bd94:	4330      	orrs	r0, r6
 800bd96:	f84a 0b04 	str.w	r0, [sl], #4
 800bd9a:	f853 0b04 	ldr.w	r0, [r3], #4
 800bd9e:	459c      	cmp	ip, r3
 800bda0:	fa20 f00e 	lsr.w	r0, r0, lr
 800bda4:	d814      	bhi.n	800bdd0 <__lshift+0x94>
 800bda6:	6048      	str	r0, [r1, #4]
 800bda8:	b108      	cbz	r0, 800bdae <__lshift+0x72>
 800bdaa:	f109 0502 	add.w	r5, r9, #2
 800bdae:	3d01      	subs	r5, #1
 800bdb0:	4638      	mov	r0, r7
 800bdb2:	f8c8 5010 	str.w	r5, [r8, #16]
 800bdb6:	4621      	mov	r1, r4
 800bdb8:	f7ff fdf4 	bl	800b9a4 <_Bfree>
 800bdbc:	4640      	mov	r0, r8
 800bdbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdc2:	3101      	adds	r1, #1
 800bdc4:	005b      	lsls	r3, r3, #1
 800bdc6:	e7c7      	b.n	800bd58 <__lshift+0x1c>
 800bdc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800bdcc:	3301      	adds	r3, #1
 800bdce:	e7cd      	b.n	800bd6c <__lshift+0x30>
 800bdd0:	4651      	mov	r1, sl
 800bdd2:	e7dc      	b.n	800bd8e <__lshift+0x52>
 800bdd4:	3904      	subs	r1, #4
 800bdd6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdda:	f841 2f04 	str.w	r2, [r1, #4]!
 800bdde:	459c      	cmp	ip, r3
 800bde0:	d8f9      	bhi.n	800bdd6 <__lshift+0x9a>
 800bde2:	e7e4      	b.n	800bdae <__lshift+0x72>

0800bde4 <__mcmp>:
 800bde4:	6903      	ldr	r3, [r0, #16]
 800bde6:	690a      	ldr	r2, [r1, #16]
 800bde8:	1a9b      	subs	r3, r3, r2
 800bdea:	b530      	push	{r4, r5, lr}
 800bdec:	d10c      	bne.n	800be08 <__mcmp+0x24>
 800bdee:	0092      	lsls	r2, r2, #2
 800bdf0:	3014      	adds	r0, #20
 800bdf2:	3114      	adds	r1, #20
 800bdf4:	1884      	adds	r4, r0, r2
 800bdf6:	4411      	add	r1, r2
 800bdf8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bdfc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800be00:	4295      	cmp	r5, r2
 800be02:	d003      	beq.n	800be0c <__mcmp+0x28>
 800be04:	d305      	bcc.n	800be12 <__mcmp+0x2e>
 800be06:	2301      	movs	r3, #1
 800be08:	4618      	mov	r0, r3
 800be0a:	bd30      	pop	{r4, r5, pc}
 800be0c:	42a0      	cmp	r0, r4
 800be0e:	d3f3      	bcc.n	800bdf8 <__mcmp+0x14>
 800be10:	e7fa      	b.n	800be08 <__mcmp+0x24>
 800be12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800be16:	e7f7      	b.n	800be08 <__mcmp+0x24>

0800be18 <__mdiff>:
 800be18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be1c:	460d      	mov	r5, r1
 800be1e:	4607      	mov	r7, r0
 800be20:	4611      	mov	r1, r2
 800be22:	4628      	mov	r0, r5
 800be24:	4614      	mov	r4, r2
 800be26:	f7ff ffdd 	bl	800bde4 <__mcmp>
 800be2a:	1e06      	subs	r6, r0, #0
 800be2c:	d108      	bne.n	800be40 <__mdiff+0x28>
 800be2e:	4631      	mov	r1, r6
 800be30:	4638      	mov	r0, r7
 800be32:	f7ff fd83 	bl	800b93c <_Balloc>
 800be36:	2301      	movs	r3, #1
 800be38:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800be3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be40:	bfa4      	itt	ge
 800be42:	4623      	movge	r3, r4
 800be44:	462c      	movge	r4, r5
 800be46:	4638      	mov	r0, r7
 800be48:	6861      	ldr	r1, [r4, #4]
 800be4a:	bfa6      	itte	ge
 800be4c:	461d      	movge	r5, r3
 800be4e:	2600      	movge	r6, #0
 800be50:	2601      	movlt	r6, #1
 800be52:	f7ff fd73 	bl	800b93c <_Balloc>
 800be56:	692b      	ldr	r3, [r5, #16]
 800be58:	60c6      	str	r6, [r0, #12]
 800be5a:	6926      	ldr	r6, [r4, #16]
 800be5c:	f105 0914 	add.w	r9, r5, #20
 800be60:	f104 0214 	add.w	r2, r4, #20
 800be64:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800be68:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800be6c:	f100 0514 	add.w	r5, r0, #20
 800be70:	f04f 0e00 	mov.w	lr, #0
 800be74:	f852 ab04 	ldr.w	sl, [r2], #4
 800be78:	f859 4b04 	ldr.w	r4, [r9], #4
 800be7c:	fa1e f18a 	uxtah	r1, lr, sl
 800be80:	b2a3      	uxth	r3, r4
 800be82:	1ac9      	subs	r1, r1, r3
 800be84:	0c23      	lsrs	r3, r4, #16
 800be86:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800be8a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800be8e:	b289      	uxth	r1, r1
 800be90:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800be94:	45c8      	cmp	r8, r9
 800be96:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800be9a:	4694      	mov	ip, r2
 800be9c:	f845 3b04 	str.w	r3, [r5], #4
 800bea0:	d8e8      	bhi.n	800be74 <__mdiff+0x5c>
 800bea2:	45bc      	cmp	ip, r7
 800bea4:	d304      	bcc.n	800beb0 <__mdiff+0x98>
 800bea6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800beaa:	b183      	cbz	r3, 800bece <__mdiff+0xb6>
 800beac:	6106      	str	r6, [r0, #16]
 800beae:	e7c5      	b.n	800be3c <__mdiff+0x24>
 800beb0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800beb4:	fa1e f381 	uxtah	r3, lr, r1
 800beb8:	141a      	asrs	r2, r3, #16
 800beba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bebe:	b29b      	uxth	r3, r3
 800bec0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bec4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800bec8:	f845 3b04 	str.w	r3, [r5], #4
 800becc:	e7e9      	b.n	800bea2 <__mdiff+0x8a>
 800bece:	3e01      	subs	r6, #1
 800bed0:	e7e9      	b.n	800bea6 <__mdiff+0x8e>
	...

0800bed4 <__ulp>:
 800bed4:	4b12      	ldr	r3, [pc, #72]	; (800bf20 <__ulp+0x4c>)
 800bed6:	ee10 2a90 	vmov	r2, s1
 800beda:	401a      	ands	r2, r3
 800bedc:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	dd04      	ble.n	800beee <__ulp+0x1a>
 800bee4:	2000      	movs	r0, #0
 800bee6:	4619      	mov	r1, r3
 800bee8:	ec41 0b10 	vmov	d0, r0, r1
 800beec:	4770      	bx	lr
 800beee:	425b      	negs	r3, r3
 800bef0:	151b      	asrs	r3, r3, #20
 800bef2:	2b13      	cmp	r3, #19
 800bef4:	f04f 0000 	mov.w	r0, #0
 800bef8:	f04f 0100 	mov.w	r1, #0
 800befc:	dc04      	bgt.n	800bf08 <__ulp+0x34>
 800befe:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800bf02:	fa42 f103 	asr.w	r1, r2, r3
 800bf06:	e7ef      	b.n	800bee8 <__ulp+0x14>
 800bf08:	3b14      	subs	r3, #20
 800bf0a:	2b1e      	cmp	r3, #30
 800bf0c:	f04f 0201 	mov.w	r2, #1
 800bf10:	bfda      	itte	le
 800bf12:	f1c3 031f 	rsble	r3, r3, #31
 800bf16:	fa02 f303 	lslle.w	r3, r2, r3
 800bf1a:	4613      	movgt	r3, r2
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	e7e3      	b.n	800bee8 <__ulp+0x14>
 800bf20:	7ff00000 	.word	0x7ff00000

0800bf24 <__b2d>:
 800bf24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf26:	6905      	ldr	r5, [r0, #16]
 800bf28:	f100 0714 	add.w	r7, r0, #20
 800bf2c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800bf30:	1f2e      	subs	r6, r5, #4
 800bf32:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bf36:	4620      	mov	r0, r4
 800bf38:	f7ff fdc4 	bl	800bac4 <__hi0bits>
 800bf3c:	f1c0 0320 	rsb	r3, r0, #32
 800bf40:	280a      	cmp	r0, #10
 800bf42:	600b      	str	r3, [r1, #0]
 800bf44:	f8df c074 	ldr.w	ip, [pc, #116]	; 800bfbc <__b2d+0x98>
 800bf48:	dc14      	bgt.n	800bf74 <__b2d+0x50>
 800bf4a:	f1c0 0e0b 	rsb	lr, r0, #11
 800bf4e:	fa24 f10e 	lsr.w	r1, r4, lr
 800bf52:	42b7      	cmp	r7, r6
 800bf54:	ea41 030c 	orr.w	r3, r1, ip
 800bf58:	bf34      	ite	cc
 800bf5a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bf5e:	2100      	movcs	r1, #0
 800bf60:	3015      	adds	r0, #21
 800bf62:	fa04 f000 	lsl.w	r0, r4, r0
 800bf66:	fa21 f10e 	lsr.w	r1, r1, lr
 800bf6a:	ea40 0201 	orr.w	r2, r0, r1
 800bf6e:	ec43 2b10 	vmov	d0, r2, r3
 800bf72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf74:	42b7      	cmp	r7, r6
 800bf76:	bf3a      	itte	cc
 800bf78:	f1a5 0608 	subcc.w	r6, r5, #8
 800bf7c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bf80:	2100      	movcs	r1, #0
 800bf82:	380b      	subs	r0, #11
 800bf84:	d015      	beq.n	800bfb2 <__b2d+0x8e>
 800bf86:	4084      	lsls	r4, r0
 800bf88:	f1c0 0520 	rsb	r5, r0, #32
 800bf8c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800bf90:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800bf94:	42be      	cmp	r6, r7
 800bf96:	fa21 fc05 	lsr.w	ip, r1, r5
 800bf9a:	ea44 030c 	orr.w	r3, r4, ip
 800bf9e:	bf8c      	ite	hi
 800bfa0:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800bfa4:	2400      	movls	r4, #0
 800bfa6:	fa01 f000 	lsl.w	r0, r1, r0
 800bfaa:	40ec      	lsrs	r4, r5
 800bfac:	ea40 0204 	orr.w	r2, r0, r4
 800bfb0:	e7dd      	b.n	800bf6e <__b2d+0x4a>
 800bfb2:	ea44 030c 	orr.w	r3, r4, ip
 800bfb6:	460a      	mov	r2, r1
 800bfb8:	e7d9      	b.n	800bf6e <__b2d+0x4a>
 800bfba:	bf00      	nop
 800bfbc:	3ff00000 	.word	0x3ff00000

0800bfc0 <__d2b>:
 800bfc0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bfc4:	460e      	mov	r6, r1
 800bfc6:	2101      	movs	r1, #1
 800bfc8:	ec59 8b10 	vmov	r8, r9, d0
 800bfcc:	4615      	mov	r5, r2
 800bfce:	f7ff fcb5 	bl	800b93c <_Balloc>
 800bfd2:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800bfd6:	4607      	mov	r7, r0
 800bfd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bfdc:	bb34      	cbnz	r4, 800c02c <__d2b+0x6c>
 800bfde:	9301      	str	r3, [sp, #4]
 800bfe0:	f1b8 0300 	subs.w	r3, r8, #0
 800bfe4:	d027      	beq.n	800c036 <__d2b+0x76>
 800bfe6:	a802      	add	r0, sp, #8
 800bfe8:	f840 3d08 	str.w	r3, [r0, #-8]!
 800bfec:	f7ff fd89 	bl	800bb02 <__lo0bits>
 800bff0:	9900      	ldr	r1, [sp, #0]
 800bff2:	b1f0      	cbz	r0, 800c032 <__d2b+0x72>
 800bff4:	9a01      	ldr	r2, [sp, #4]
 800bff6:	f1c0 0320 	rsb	r3, r0, #32
 800bffa:	fa02 f303 	lsl.w	r3, r2, r3
 800bffe:	430b      	orrs	r3, r1
 800c000:	40c2      	lsrs	r2, r0
 800c002:	617b      	str	r3, [r7, #20]
 800c004:	9201      	str	r2, [sp, #4]
 800c006:	9b01      	ldr	r3, [sp, #4]
 800c008:	61bb      	str	r3, [r7, #24]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	bf14      	ite	ne
 800c00e:	2102      	movne	r1, #2
 800c010:	2101      	moveq	r1, #1
 800c012:	6139      	str	r1, [r7, #16]
 800c014:	b1c4      	cbz	r4, 800c048 <__d2b+0x88>
 800c016:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800c01a:	4404      	add	r4, r0
 800c01c:	6034      	str	r4, [r6, #0]
 800c01e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c022:	6028      	str	r0, [r5, #0]
 800c024:	4638      	mov	r0, r7
 800c026:	b003      	add	sp, #12
 800c028:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c02c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c030:	e7d5      	b.n	800bfde <__d2b+0x1e>
 800c032:	6179      	str	r1, [r7, #20]
 800c034:	e7e7      	b.n	800c006 <__d2b+0x46>
 800c036:	a801      	add	r0, sp, #4
 800c038:	f7ff fd63 	bl	800bb02 <__lo0bits>
 800c03c:	9b01      	ldr	r3, [sp, #4]
 800c03e:	617b      	str	r3, [r7, #20]
 800c040:	2101      	movs	r1, #1
 800c042:	6139      	str	r1, [r7, #16]
 800c044:	3020      	adds	r0, #32
 800c046:	e7e5      	b.n	800c014 <__d2b+0x54>
 800c048:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800c04c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c050:	6030      	str	r0, [r6, #0]
 800c052:	6918      	ldr	r0, [r3, #16]
 800c054:	f7ff fd36 	bl	800bac4 <__hi0bits>
 800c058:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c05c:	e7e1      	b.n	800c022 <__d2b+0x62>

0800c05e <__ratio>:
 800c05e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c062:	4688      	mov	r8, r1
 800c064:	4669      	mov	r1, sp
 800c066:	4681      	mov	r9, r0
 800c068:	f7ff ff5c 	bl	800bf24 <__b2d>
 800c06c:	a901      	add	r1, sp, #4
 800c06e:	4640      	mov	r0, r8
 800c070:	ec57 6b10 	vmov	r6, r7, d0
 800c074:	f7ff ff56 	bl	800bf24 <__b2d>
 800c078:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c07c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c080:	eba3 0c02 	sub.w	ip, r3, r2
 800c084:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c088:	1a9b      	subs	r3, r3, r2
 800c08a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c08e:	ec5b ab10 	vmov	sl, fp, d0
 800c092:	2b00      	cmp	r3, #0
 800c094:	bfce      	itee	gt
 800c096:	463a      	movgt	r2, r7
 800c098:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c09c:	465a      	movle	r2, fp
 800c09e:	4659      	mov	r1, fp
 800c0a0:	463d      	mov	r5, r7
 800c0a2:	bfd4      	ite	le
 800c0a4:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800c0a8:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800c0ac:	4630      	mov	r0, r6
 800c0ae:	ee10 2a10 	vmov	r2, s0
 800c0b2:	460b      	mov	r3, r1
 800c0b4:	4629      	mov	r1, r5
 800c0b6:	f7f4 fbc9 	bl	800084c <__aeabi_ddiv>
 800c0ba:	ec41 0b10 	vmov	d0, r0, r1
 800c0be:	b003      	add	sp, #12
 800c0c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c0c4 <__copybits>:
 800c0c4:	3901      	subs	r1, #1
 800c0c6:	b510      	push	{r4, lr}
 800c0c8:	1149      	asrs	r1, r1, #5
 800c0ca:	6914      	ldr	r4, [r2, #16]
 800c0cc:	3101      	adds	r1, #1
 800c0ce:	f102 0314 	add.w	r3, r2, #20
 800c0d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c0d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c0da:	42a3      	cmp	r3, r4
 800c0dc:	4602      	mov	r2, r0
 800c0de:	d303      	bcc.n	800c0e8 <__copybits+0x24>
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	428a      	cmp	r2, r1
 800c0e4:	d305      	bcc.n	800c0f2 <__copybits+0x2e>
 800c0e6:	bd10      	pop	{r4, pc}
 800c0e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0ec:	f840 2b04 	str.w	r2, [r0], #4
 800c0f0:	e7f3      	b.n	800c0da <__copybits+0x16>
 800c0f2:	f842 3b04 	str.w	r3, [r2], #4
 800c0f6:	e7f4      	b.n	800c0e2 <__copybits+0x1e>

0800c0f8 <__any_on>:
 800c0f8:	f100 0214 	add.w	r2, r0, #20
 800c0fc:	6900      	ldr	r0, [r0, #16]
 800c0fe:	114b      	asrs	r3, r1, #5
 800c100:	4298      	cmp	r0, r3
 800c102:	b510      	push	{r4, lr}
 800c104:	db11      	blt.n	800c12a <__any_on+0x32>
 800c106:	dd0a      	ble.n	800c11e <__any_on+0x26>
 800c108:	f011 011f 	ands.w	r1, r1, #31
 800c10c:	d007      	beq.n	800c11e <__any_on+0x26>
 800c10e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c112:	fa24 f001 	lsr.w	r0, r4, r1
 800c116:	fa00 f101 	lsl.w	r1, r0, r1
 800c11a:	428c      	cmp	r4, r1
 800c11c:	d10b      	bne.n	800c136 <__any_on+0x3e>
 800c11e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c122:	4293      	cmp	r3, r2
 800c124:	d803      	bhi.n	800c12e <__any_on+0x36>
 800c126:	2000      	movs	r0, #0
 800c128:	bd10      	pop	{r4, pc}
 800c12a:	4603      	mov	r3, r0
 800c12c:	e7f7      	b.n	800c11e <__any_on+0x26>
 800c12e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c132:	2900      	cmp	r1, #0
 800c134:	d0f5      	beq.n	800c122 <__any_on+0x2a>
 800c136:	2001      	movs	r0, #1
 800c138:	e7f6      	b.n	800c128 <__any_on+0x30>

0800c13a <_calloc_r>:
 800c13a:	b538      	push	{r3, r4, r5, lr}
 800c13c:	fb02 f401 	mul.w	r4, r2, r1
 800c140:	4621      	mov	r1, r4
 800c142:	f000 f857 	bl	800c1f4 <_malloc_r>
 800c146:	4605      	mov	r5, r0
 800c148:	b118      	cbz	r0, 800c152 <_calloc_r+0x18>
 800c14a:	4622      	mov	r2, r4
 800c14c:	2100      	movs	r1, #0
 800c14e:	f7fc f96e 	bl	800842e <memset>
 800c152:	4628      	mov	r0, r5
 800c154:	bd38      	pop	{r3, r4, r5, pc}
	...

0800c158 <_free_r>:
 800c158:	b538      	push	{r3, r4, r5, lr}
 800c15a:	4605      	mov	r5, r0
 800c15c:	2900      	cmp	r1, #0
 800c15e:	d045      	beq.n	800c1ec <_free_r+0x94>
 800c160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c164:	1f0c      	subs	r4, r1, #4
 800c166:	2b00      	cmp	r3, #0
 800c168:	bfb8      	it	lt
 800c16a:	18e4      	addlt	r4, r4, r3
 800c16c:	f000 fc0f 	bl	800c98e <__malloc_lock>
 800c170:	4a1f      	ldr	r2, [pc, #124]	; (800c1f0 <_free_r+0x98>)
 800c172:	6813      	ldr	r3, [r2, #0]
 800c174:	4610      	mov	r0, r2
 800c176:	b933      	cbnz	r3, 800c186 <_free_r+0x2e>
 800c178:	6063      	str	r3, [r4, #4]
 800c17a:	6014      	str	r4, [r2, #0]
 800c17c:	4628      	mov	r0, r5
 800c17e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c182:	f000 bc05 	b.w	800c990 <__malloc_unlock>
 800c186:	42a3      	cmp	r3, r4
 800c188:	d90c      	bls.n	800c1a4 <_free_r+0x4c>
 800c18a:	6821      	ldr	r1, [r4, #0]
 800c18c:	1862      	adds	r2, r4, r1
 800c18e:	4293      	cmp	r3, r2
 800c190:	bf04      	itt	eq
 800c192:	681a      	ldreq	r2, [r3, #0]
 800c194:	685b      	ldreq	r3, [r3, #4]
 800c196:	6063      	str	r3, [r4, #4]
 800c198:	bf04      	itt	eq
 800c19a:	1852      	addeq	r2, r2, r1
 800c19c:	6022      	streq	r2, [r4, #0]
 800c19e:	6004      	str	r4, [r0, #0]
 800c1a0:	e7ec      	b.n	800c17c <_free_r+0x24>
 800c1a2:	4613      	mov	r3, r2
 800c1a4:	685a      	ldr	r2, [r3, #4]
 800c1a6:	b10a      	cbz	r2, 800c1ac <_free_r+0x54>
 800c1a8:	42a2      	cmp	r2, r4
 800c1aa:	d9fa      	bls.n	800c1a2 <_free_r+0x4a>
 800c1ac:	6819      	ldr	r1, [r3, #0]
 800c1ae:	1858      	adds	r0, r3, r1
 800c1b0:	42a0      	cmp	r0, r4
 800c1b2:	d10b      	bne.n	800c1cc <_free_r+0x74>
 800c1b4:	6820      	ldr	r0, [r4, #0]
 800c1b6:	4401      	add	r1, r0
 800c1b8:	1858      	adds	r0, r3, r1
 800c1ba:	4282      	cmp	r2, r0
 800c1bc:	6019      	str	r1, [r3, #0]
 800c1be:	d1dd      	bne.n	800c17c <_free_r+0x24>
 800c1c0:	6810      	ldr	r0, [r2, #0]
 800c1c2:	6852      	ldr	r2, [r2, #4]
 800c1c4:	605a      	str	r2, [r3, #4]
 800c1c6:	4401      	add	r1, r0
 800c1c8:	6019      	str	r1, [r3, #0]
 800c1ca:	e7d7      	b.n	800c17c <_free_r+0x24>
 800c1cc:	d902      	bls.n	800c1d4 <_free_r+0x7c>
 800c1ce:	230c      	movs	r3, #12
 800c1d0:	602b      	str	r3, [r5, #0]
 800c1d2:	e7d3      	b.n	800c17c <_free_r+0x24>
 800c1d4:	6820      	ldr	r0, [r4, #0]
 800c1d6:	1821      	adds	r1, r4, r0
 800c1d8:	428a      	cmp	r2, r1
 800c1da:	bf04      	itt	eq
 800c1dc:	6811      	ldreq	r1, [r2, #0]
 800c1de:	6852      	ldreq	r2, [r2, #4]
 800c1e0:	6062      	str	r2, [r4, #4]
 800c1e2:	bf04      	itt	eq
 800c1e4:	1809      	addeq	r1, r1, r0
 800c1e6:	6021      	streq	r1, [r4, #0]
 800c1e8:	605c      	str	r4, [r3, #4]
 800c1ea:	e7c7      	b.n	800c17c <_free_r+0x24>
 800c1ec:	bd38      	pop	{r3, r4, r5, pc}
 800c1ee:	bf00      	nop
 800c1f0:	2000023c 	.word	0x2000023c

0800c1f4 <_malloc_r>:
 800c1f4:	b570      	push	{r4, r5, r6, lr}
 800c1f6:	1ccd      	adds	r5, r1, #3
 800c1f8:	f025 0503 	bic.w	r5, r5, #3
 800c1fc:	3508      	adds	r5, #8
 800c1fe:	2d0c      	cmp	r5, #12
 800c200:	bf38      	it	cc
 800c202:	250c      	movcc	r5, #12
 800c204:	2d00      	cmp	r5, #0
 800c206:	4606      	mov	r6, r0
 800c208:	db01      	blt.n	800c20e <_malloc_r+0x1a>
 800c20a:	42a9      	cmp	r1, r5
 800c20c:	d903      	bls.n	800c216 <_malloc_r+0x22>
 800c20e:	230c      	movs	r3, #12
 800c210:	6033      	str	r3, [r6, #0]
 800c212:	2000      	movs	r0, #0
 800c214:	bd70      	pop	{r4, r5, r6, pc}
 800c216:	f000 fbba 	bl	800c98e <__malloc_lock>
 800c21a:	4a21      	ldr	r2, [pc, #132]	; (800c2a0 <_malloc_r+0xac>)
 800c21c:	6814      	ldr	r4, [r2, #0]
 800c21e:	4621      	mov	r1, r4
 800c220:	b991      	cbnz	r1, 800c248 <_malloc_r+0x54>
 800c222:	4c20      	ldr	r4, [pc, #128]	; (800c2a4 <_malloc_r+0xb0>)
 800c224:	6823      	ldr	r3, [r4, #0]
 800c226:	b91b      	cbnz	r3, 800c230 <_malloc_r+0x3c>
 800c228:	4630      	mov	r0, r6
 800c22a:	f000 facf 	bl	800c7cc <_sbrk_r>
 800c22e:	6020      	str	r0, [r4, #0]
 800c230:	4629      	mov	r1, r5
 800c232:	4630      	mov	r0, r6
 800c234:	f000 faca 	bl	800c7cc <_sbrk_r>
 800c238:	1c43      	adds	r3, r0, #1
 800c23a:	d124      	bne.n	800c286 <_malloc_r+0x92>
 800c23c:	230c      	movs	r3, #12
 800c23e:	6033      	str	r3, [r6, #0]
 800c240:	4630      	mov	r0, r6
 800c242:	f000 fba5 	bl	800c990 <__malloc_unlock>
 800c246:	e7e4      	b.n	800c212 <_malloc_r+0x1e>
 800c248:	680b      	ldr	r3, [r1, #0]
 800c24a:	1b5b      	subs	r3, r3, r5
 800c24c:	d418      	bmi.n	800c280 <_malloc_r+0x8c>
 800c24e:	2b0b      	cmp	r3, #11
 800c250:	d90f      	bls.n	800c272 <_malloc_r+0x7e>
 800c252:	600b      	str	r3, [r1, #0]
 800c254:	50cd      	str	r5, [r1, r3]
 800c256:	18cc      	adds	r4, r1, r3
 800c258:	4630      	mov	r0, r6
 800c25a:	f000 fb99 	bl	800c990 <__malloc_unlock>
 800c25e:	f104 000b 	add.w	r0, r4, #11
 800c262:	1d23      	adds	r3, r4, #4
 800c264:	f020 0007 	bic.w	r0, r0, #7
 800c268:	1ac3      	subs	r3, r0, r3
 800c26a:	d0d3      	beq.n	800c214 <_malloc_r+0x20>
 800c26c:	425a      	negs	r2, r3
 800c26e:	50e2      	str	r2, [r4, r3]
 800c270:	e7d0      	b.n	800c214 <_malloc_r+0x20>
 800c272:	428c      	cmp	r4, r1
 800c274:	684b      	ldr	r3, [r1, #4]
 800c276:	bf16      	itet	ne
 800c278:	6063      	strne	r3, [r4, #4]
 800c27a:	6013      	streq	r3, [r2, #0]
 800c27c:	460c      	movne	r4, r1
 800c27e:	e7eb      	b.n	800c258 <_malloc_r+0x64>
 800c280:	460c      	mov	r4, r1
 800c282:	6849      	ldr	r1, [r1, #4]
 800c284:	e7cc      	b.n	800c220 <_malloc_r+0x2c>
 800c286:	1cc4      	adds	r4, r0, #3
 800c288:	f024 0403 	bic.w	r4, r4, #3
 800c28c:	42a0      	cmp	r0, r4
 800c28e:	d005      	beq.n	800c29c <_malloc_r+0xa8>
 800c290:	1a21      	subs	r1, r4, r0
 800c292:	4630      	mov	r0, r6
 800c294:	f000 fa9a 	bl	800c7cc <_sbrk_r>
 800c298:	3001      	adds	r0, #1
 800c29a:	d0cf      	beq.n	800c23c <_malloc_r+0x48>
 800c29c:	6025      	str	r5, [r4, #0]
 800c29e:	e7db      	b.n	800c258 <_malloc_r+0x64>
 800c2a0:	2000023c 	.word	0x2000023c
 800c2a4:	20000240 	.word	0x20000240

0800c2a8 <__ssputs_r>:
 800c2a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2ac:	688e      	ldr	r6, [r1, #8]
 800c2ae:	429e      	cmp	r6, r3
 800c2b0:	4682      	mov	sl, r0
 800c2b2:	460c      	mov	r4, r1
 800c2b4:	4690      	mov	r8, r2
 800c2b6:	4699      	mov	r9, r3
 800c2b8:	d837      	bhi.n	800c32a <__ssputs_r+0x82>
 800c2ba:	898a      	ldrh	r2, [r1, #12]
 800c2bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c2c0:	d031      	beq.n	800c326 <__ssputs_r+0x7e>
 800c2c2:	6825      	ldr	r5, [r4, #0]
 800c2c4:	6909      	ldr	r1, [r1, #16]
 800c2c6:	1a6f      	subs	r7, r5, r1
 800c2c8:	6965      	ldr	r5, [r4, #20]
 800c2ca:	2302      	movs	r3, #2
 800c2cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c2d0:	fb95 f5f3 	sdiv	r5, r5, r3
 800c2d4:	f109 0301 	add.w	r3, r9, #1
 800c2d8:	443b      	add	r3, r7
 800c2da:	429d      	cmp	r5, r3
 800c2dc:	bf38      	it	cc
 800c2de:	461d      	movcc	r5, r3
 800c2e0:	0553      	lsls	r3, r2, #21
 800c2e2:	d530      	bpl.n	800c346 <__ssputs_r+0x9e>
 800c2e4:	4629      	mov	r1, r5
 800c2e6:	f7ff ff85 	bl	800c1f4 <_malloc_r>
 800c2ea:	4606      	mov	r6, r0
 800c2ec:	b950      	cbnz	r0, 800c304 <__ssputs_r+0x5c>
 800c2ee:	230c      	movs	r3, #12
 800c2f0:	f8ca 3000 	str.w	r3, [sl]
 800c2f4:	89a3      	ldrh	r3, [r4, #12]
 800c2f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2fa:	81a3      	strh	r3, [r4, #12]
 800c2fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c304:	463a      	mov	r2, r7
 800c306:	6921      	ldr	r1, [r4, #16]
 800c308:	f7fc f886 	bl	8008418 <memcpy>
 800c30c:	89a3      	ldrh	r3, [r4, #12]
 800c30e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c312:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c316:	81a3      	strh	r3, [r4, #12]
 800c318:	6126      	str	r6, [r4, #16]
 800c31a:	6165      	str	r5, [r4, #20]
 800c31c:	443e      	add	r6, r7
 800c31e:	1bed      	subs	r5, r5, r7
 800c320:	6026      	str	r6, [r4, #0]
 800c322:	60a5      	str	r5, [r4, #8]
 800c324:	464e      	mov	r6, r9
 800c326:	454e      	cmp	r6, r9
 800c328:	d900      	bls.n	800c32c <__ssputs_r+0x84>
 800c32a:	464e      	mov	r6, r9
 800c32c:	4632      	mov	r2, r6
 800c32e:	4641      	mov	r1, r8
 800c330:	6820      	ldr	r0, [r4, #0]
 800c332:	f000 fb13 	bl	800c95c <memmove>
 800c336:	68a3      	ldr	r3, [r4, #8]
 800c338:	1b9b      	subs	r3, r3, r6
 800c33a:	60a3      	str	r3, [r4, #8]
 800c33c:	6823      	ldr	r3, [r4, #0]
 800c33e:	441e      	add	r6, r3
 800c340:	6026      	str	r6, [r4, #0]
 800c342:	2000      	movs	r0, #0
 800c344:	e7dc      	b.n	800c300 <__ssputs_r+0x58>
 800c346:	462a      	mov	r2, r5
 800c348:	f000 fb23 	bl	800c992 <_realloc_r>
 800c34c:	4606      	mov	r6, r0
 800c34e:	2800      	cmp	r0, #0
 800c350:	d1e2      	bne.n	800c318 <__ssputs_r+0x70>
 800c352:	6921      	ldr	r1, [r4, #16]
 800c354:	4650      	mov	r0, sl
 800c356:	f7ff feff 	bl	800c158 <_free_r>
 800c35a:	e7c8      	b.n	800c2ee <__ssputs_r+0x46>

0800c35c <_svfiprintf_r>:
 800c35c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c360:	461d      	mov	r5, r3
 800c362:	898b      	ldrh	r3, [r1, #12]
 800c364:	061f      	lsls	r7, r3, #24
 800c366:	b09d      	sub	sp, #116	; 0x74
 800c368:	4680      	mov	r8, r0
 800c36a:	460c      	mov	r4, r1
 800c36c:	4616      	mov	r6, r2
 800c36e:	d50f      	bpl.n	800c390 <_svfiprintf_r+0x34>
 800c370:	690b      	ldr	r3, [r1, #16]
 800c372:	b96b      	cbnz	r3, 800c390 <_svfiprintf_r+0x34>
 800c374:	2140      	movs	r1, #64	; 0x40
 800c376:	f7ff ff3d 	bl	800c1f4 <_malloc_r>
 800c37a:	6020      	str	r0, [r4, #0]
 800c37c:	6120      	str	r0, [r4, #16]
 800c37e:	b928      	cbnz	r0, 800c38c <_svfiprintf_r+0x30>
 800c380:	230c      	movs	r3, #12
 800c382:	f8c8 3000 	str.w	r3, [r8]
 800c386:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c38a:	e0c8      	b.n	800c51e <_svfiprintf_r+0x1c2>
 800c38c:	2340      	movs	r3, #64	; 0x40
 800c38e:	6163      	str	r3, [r4, #20]
 800c390:	2300      	movs	r3, #0
 800c392:	9309      	str	r3, [sp, #36]	; 0x24
 800c394:	2320      	movs	r3, #32
 800c396:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c39a:	2330      	movs	r3, #48	; 0x30
 800c39c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c3a0:	9503      	str	r5, [sp, #12]
 800c3a2:	f04f 0b01 	mov.w	fp, #1
 800c3a6:	4637      	mov	r7, r6
 800c3a8:	463d      	mov	r5, r7
 800c3aa:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c3ae:	b10b      	cbz	r3, 800c3b4 <_svfiprintf_r+0x58>
 800c3b0:	2b25      	cmp	r3, #37	; 0x25
 800c3b2:	d13e      	bne.n	800c432 <_svfiprintf_r+0xd6>
 800c3b4:	ebb7 0a06 	subs.w	sl, r7, r6
 800c3b8:	d00b      	beq.n	800c3d2 <_svfiprintf_r+0x76>
 800c3ba:	4653      	mov	r3, sl
 800c3bc:	4632      	mov	r2, r6
 800c3be:	4621      	mov	r1, r4
 800c3c0:	4640      	mov	r0, r8
 800c3c2:	f7ff ff71 	bl	800c2a8 <__ssputs_r>
 800c3c6:	3001      	adds	r0, #1
 800c3c8:	f000 80a4 	beq.w	800c514 <_svfiprintf_r+0x1b8>
 800c3cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3ce:	4453      	add	r3, sl
 800c3d0:	9309      	str	r3, [sp, #36]	; 0x24
 800c3d2:	783b      	ldrb	r3, [r7, #0]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	f000 809d 	beq.w	800c514 <_svfiprintf_r+0x1b8>
 800c3da:	2300      	movs	r3, #0
 800c3dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c3e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3e4:	9304      	str	r3, [sp, #16]
 800c3e6:	9307      	str	r3, [sp, #28]
 800c3e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c3ec:	931a      	str	r3, [sp, #104]	; 0x68
 800c3ee:	462f      	mov	r7, r5
 800c3f0:	2205      	movs	r2, #5
 800c3f2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800c3f6:	4850      	ldr	r0, [pc, #320]	; (800c538 <_svfiprintf_r+0x1dc>)
 800c3f8:	f7f3 fef2 	bl	80001e0 <memchr>
 800c3fc:	9b04      	ldr	r3, [sp, #16]
 800c3fe:	b9d0      	cbnz	r0, 800c436 <_svfiprintf_r+0xda>
 800c400:	06d9      	lsls	r1, r3, #27
 800c402:	bf44      	itt	mi
 800c404:	2220      	movmi	r2, #32
 800c406:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c40a:	071a      	lsls	r2, r3, #28
 800c40c:	bf44      	itt	mi
 800c40e:	222b      	movmi	r2, #43	; 0x2b
 800c410:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c414:	782a      	ldrb	r2, [r5, #0]
 800c416:	2a2a      	cmp	r2, #42	; 0x2a
 800c418:	d015      	beq.n	800c446 <_svfiprintf_r+0xea>
 800c41a:	9a07      	ldr	r2, [sp, #28]
 800c41c:	462f      	mov	r7, r5
 800c41e:	2000      	movs	r0, #0
 800c420:	250a      	movs	r5, #10
 800c422:	4639      	mov	r1, r7
 800c424:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c428:	3b30      	subs	r3, #48	; 0x30
 800c42a:	2b09      	cmp	r3, #9
 800c42c:	d94d      	bls.n	800c4ca <_svfiprintf_r+0x16e>
 800c42e:	b1b8      	cbz	r0, 800c460 <_svfiprintf_r+0x104>
 800c430:	e00f      	b.n	800c452 <_svfiprintf_r+0xf6>
 800c432:	462f      	mov	r7, r5
 800c434:	e7b8      	b.n	800c3a8 <_svfiprintf_r+0x4c>
 800c436:	4a40      	ldr	r2, [pc, #256]	; (800c538 <_svfiprintf_r+0x1dc>)
 800c438:	1a80      	subs	r0, r0, r2
 800c43a:	fa0b f000 	lsl.w	r0, fp, r0
 800c43e:	4318      	orrs	r0, r3
 800c440:	9004      	str	r0, [sp, #16]
 800c442:	463d      	mov	r5, r7
 800c444:	e7d3      	b.n	800c3ee <_svfiprintf_r+0x92>
 800c446:	9a03      	ldr	r2, [sp, #12]
 800c448:	1d11      	adds	r1, r2, #4
 800c44a:	6812      	ldr	r2, [r2, #0]
 800c44c:	9103      	str	r1, [sp, #12]
 800c44e:	2a00      	cmp	r2, #0
 800c450:	db01      	blt.n	800c456 <_svfiprintf_r+0xfa>
 800c452:	9207      	str	r2, [sp, #28]
 800c454:	e004      	b.n	800c460 <_svfiprintf_r+0x104>
 800c456:	4252      	negs	r2, r2
 800c458:	f043 0302 	orr.w	r3, r3, #2
 800c45c:	9207      	str	r2, [sp, #28]
 800c45e:	9304      	str	r3, [sp, #16]
 800c460:	783b      	ldrb	r3, [r7, #0]
 800c462:	2b2e      	cmp	r3, #46	; 0x2e
 800c464:	d10c      	bne.n	800c480 <_svfiprintf_r+0x124>
 800c466:	787b      	ldrb	r3, [r7, #1]
 800c468:	2b2a      	cmp	r3, #42	; 0x2a
 800c46a:	d133      	bne.n	800c4d4 <_svfiprintf_r+0x178>
 800c46c:	9b03      	ldr	r3, [sp, #12]
 800c46e:	1d1a      	adds	r2, r3, #4
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	9203      	str	r2, [sp, #12]
 800c474:	2b00      	cmp	r3, #0
 800c476:	bfb8      	it	lt
 800c478:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c47c:	3702      	adds	r7, #2
 800c47e:	9305      	str	r3, [sp, #20]
 800c480:	4d2e      	ldr	r5, [pc, #184]	; (800c53c <_svfiprintf_r+0x1e0>)
 800c482:	7839      	ldrb	r1, [r7, #0]
 800c484:	2203      	movs	r2, #3
 800c486:	4628      	mov	r0, r5
 800c488:	f7f3 feaa 	bl	80001e0 <memchr>
 800c48c:	b138      	cbz	r0, 800c49e <_svfiprintf_r+0x142>
 800c48e:	2340      	movs	r3, #64	; 0x40
 800c490:	1b40      	subs	r0, r0, r5
 800c492:	fa03 f000 	lsl.w	r0, r3, r0
 800c496:	9b04      	ldr	r3, [sp, #16]
 800c498:	4303      	orrs	r3, r0
 800c49a:	3701      	adds	r7, #1
 800c49c:	9304      	str	r3, [sp, #16]
 800c49e:	7839      	ldrb	r1, [r7, #0]
 800c4a0:	4827      	ldr	r0, [pc, #156]	; (800c540 <_svfiprintf_r+0x1e4>)
 800c4a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c4a6:	2206      	movs	r2, #6
 800c4a8:	1c7e      	adds	r6, r7, #1
 800c4aa:	f7f3 fe99 	bl	80001e0 <memchr>
 800c4ae:	2800      	cmp	r0, #0
 800c4b0:	d038      	beq.n	800c524 <_svfiprintf_r+0x1c8>
 800c4b2:	4b24      	ldr	r3, [pc, #144]	; (800c544 <_svfiprintf_r+0x1e8>)
 800c4b4:	bb13      	cbnz	r3, 800c4fc <_svfiprintf_r+0x1a0>
 800c4b6:	9b03      	ldr	r3, [sp, #12]
 800c4b8:	3307      	adds	r3, #7
 800c4ba:	f023 0307 	bic.w	r3, r3, #7
 800c4be:	3308      	adds	r3, #8
 800c4c0:	9303      	str	r3, [sp, #12]
 800c4c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4c4:	444b      	add	r3, r9
 800c4c6:	9309      	str	r3, [sp, #36]	; 0x24
 800c4c8:	e76d      	b.n	800c3a6 <_svfiprintf_r+0x4a>
 800c4ca:	fb05 3202 	mla	r2, r5, r2, r3
 800c4ce:	2001      	movs	r0, #1
 800c4d0:	460f      	mov	r7, r1
 800c4d2:	e7a6      	b.n	800c422 <_svfiprintf_r+0xc6>
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	3701      	adds	r7, #1
 800c4d8:	9305      	str	r3, [sp, #20]
 800c4da:	4619      	mov	r1, r3
 800c4dc:	250a      	movs	r5, #10
 800c4de:	4638      	mov	r0, r7
 800c4e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4e4:	3a30      	subs	r2, #48	; 0x30
 800c4e6:	2a09      	cmp	r2, #9
 800c4e8:	d903      	bls.n	800c4f2 <_svfiprintf_r+0x196>
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d0c8      	beq.n	800c480 <_svfiprintf_r+0x124>
 800c4ee:	9105      	str	r1, [sp, #20]
 800c4f0:	e7c6      	b.n	800c480 <_svfiprintf_r+0x124>
 800c4f2:	fb05 2101 	mla	r1, r5, r1, r2
 800c4f6:	2301      	movs	r3, #1
 800c4f8:	4607      	mov	r7, r0
 800c4fa:	e7f0      	b.n	800c4de <_svfiprintf_r+0x182>
 800c4fc:	ab03      	add	r3, sp, #12
 800c4fe:	9300      	str	r3, [sp, #0]
 800c500:	4622      	mov	r2, r4
 800c502:	4b11      	ldr	r3, [pc, #68]	; (800c548 <_svfiprintf_r+0x1ec>)
 800c504:	a904      	add	r1, sp, #16
 800c506:	4640      	mov	r0, r8
 800c508:	f7fc f82e 	bl	8008568 <_printf_float>
 800c50c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800c510:	4681      	mov	r9, r0
 800c512:	d1d6      	bne.n	800c4c2 <_svfiprintf_r+0x166>
 800c514:	89a3      	ldrh	r3, [r4, #12]
 800c516:	065b      	lsls	r3, r3, #25
 800c518:	f53f af35 	bmi.w	800c386 <_svfiprintf_r+0x2a>
 800c51c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c51e:	b01d      	add	sp, #116	; 0x74
 800c520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c524:	ab03      	add	r3, sp, #12
 800c526:	9300      	str	r3, [sp, #0]
 800c528:	4622      	mov	r2, r4
 800c52a:	4b07      	ldr	r3, [pc, #28]	; (800c548 <_svfiprintf_r+0x1ec>)
 800c52c:	a904      	add	r1, sp, #16
 800c52e:	4640      	mov	r0, r8
 800c530:	f7fc fad0 	bl	8008ad4 <_printf_i>
 800c534:	e7ea      	b.n	800c50c <_svfiprintf_r+0x1b0>
 800c536:	bf00      	nop
 800c538:	0800e4cc 	.word	0x0800e4cc
 800c53c:	0800e4d2 	.word	0x0800e4d2
 800c540:	0800e4d6 	.word	0x0800e4d6
 800c544:	08008569 	.word	0x08008569
 800c548:	0800c2a9 	.word	0x0800c2a9

0800c54c <__sfputc_r>:
 800c54c:	6893      	ldr	r3, [r2, #8]
 800c54e:	3b01      	subs	r3, #1
 800c550:	2b00      	cmp	r3, #0
 800c552:	b410      	push	{r4}
 800c554:	6093      	str	r3, [r2, #8]
 800c556:	da08      	bge.n	800c56a <__sfputc_r+0x1e>
 800c558:	6994      	ldr	r4, [r2, #24]
 800c55a:	42a3      	cmp	r3, r4
 800c55c:	db01      	blt.n	800c562 <__sfputc_r+0x16>
 800c55e:	290a      	cmp	r1, #10
 800c560:	d103      	bne.n	800c56a <__sfputc_r+0x1e>
 800c562:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c566:	f7fd bdb1 	b.w	800a0cc <__swbuf_r>
 800c56a:	6813      	ldr	r3, [r2, #0]
 800c56c:	1c58      	adds	r0, r3, #1
 800c56e:	6010      	str	r0, [r2, #0]
 800c570:	7019      	strb	r1, [r3, #0]
 800c572:	4608      	mov	r0, r1
 800c574:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c578:	4770      	bx	lr

0800c57a <__sfputs_r>:
 800c57a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c57c:	4606      	mov	r6, r0
 800c57e:	460f      	mov	r7, r1
 800c580:	4614      	mov	r4, r2
 800c582:	18d5      	adds	r5, r2, r3
 800c584:	42ac      	cmp	r4, r5
 800c586:	d101      	bne.n	800c58c <__sfputs_r+0x12>
 800c588:	2000      	movs	r0, #0
 800c58a:	e007      	b.n	800c59c <__sfputs_r+0x22>
 800c58c:	463a      	mov	r2, r7
 800c58e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c592:	4630      	mov	r0, r6
 800c594:	f7ff ffda 	bl	800c54c <__sfputc_r>
 800c598:	1c43      	adds	r3, r0, #1
 800c59a:	d1f3      	bne.n	800c584 <__sfputs_r+0xa>
 800c59c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c5a0 <_vfiprintf_r>:
 800c5a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5a4:	460c      	mov	r4, r1
 800c5a6:	b09d      	sub	sp, #116	; 0x74
 800c5a8:	4617      	mov	r7, r2
 800c5aa:	461d      	mov	r5, r3
 800c5ac:	4606      	mov	r6, r0
 800c5ae:	b118      	cbz	r0, 800c5b8 <_vfiprintf_r+0x18>
 800c5b0:	6983      	ldr	r3, [r0, #24]
 800c5b2:	b90b      	cbnz	r3, 800c5b8 <_vfiprintf_r+0x18>
 800c5b4:	f7fe fd80 	bl	800b0b8 <__sinit>
 800c5b8:	4b7c      	ldr	r3, [pc, #496]	; (800c7ac <_vfiprintf_r+0x20c>)
 800c5ba:	429c      	cmp	r4, r3
 800c5bc:	d158      	bne.n	800c670 <_vfiprintf_r+0xd0>
 800c5be:	6874      	ldr	r4, [r6, #4]
 800c5c0:	89a3      	ldrh	r3, [r4, #12]
 800c5c2:	0718      	lsls	r0, r3, #28
 800c5c4:	d55e      	bpl.n	800c684 <_vfiprintf_r+0xe4>
 800c5c6:	6923      	ldr	r3, [r4, #16]
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d05b      	beq.n	800c684 <_vfiprintf_r+0xe4>
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	9309      	str	r3, [sp, #36]	; 0x24
 800c5d0:	2320      	movs	r3, #32
 800c5d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c5d6:	2330      	movs	r3, #48	; 0x30
 800c5d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c5dc:	9503      	str	r5, [sp, #12]
 800c5de:	f04f 0b01 	mov.w	fp, #1
 800c5e2:	46b8      	mov	r8, r7
 800c5e4:	4645      	mov	r5, r8
 800c5e6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c5ea:	b10b      	cbz	r3, 800c5f0 <_vfiprintf_r+0x50>
 800c5ec:	2b25      	cmp	r3, #37	; 0x25
 800c5ee:	d154      	bne.n	800c69a <_vfiprintf_r+0xfa>
 800c5f0:	ebb8 0a07 	subs.w	sl, r8, r7
 800c5f4:	d00b      	beq.n	800c60e <_vfiprintf_r+0x6e>
 800c5f6:	4653      	mov	r3, sl
 800c5f8:	463a      	mov	r2, r7
 800c5fa:	4621      	mov	r1, r4
 800c5fc:	4630      	mov	r0, r6
 800c5fe:	f7ff ffbc 	bl	800c57a <__sfputs_r>
 800c602:	3001      	adds	r0, #1
 800c604:	f000 80c2 	beq.w	800c78c <_vfiprintf_r+0x1ec>
 800c608:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c60a:	4453      	add	r3, sl
 800c60c:	9309      	str	r3, [sp, #36]	; 0x24
 800c60e:	f898 3000 	ldrb.w	r3, [r8]
 800c612:	2b00      	cmp	r3, #0
 800c614:	f000 80ba 	beq.w	800c78c <_vfiprintf_r+0x1ec>
 800c618:	2300      	movs	r3, #0
 800c61a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c61e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c622:	9304      	str	r3, [sp, #16]
 800c624:	9307      	str	r3, [sp, #28]
 800c626:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c62a:	931a      	str	r3, [sp, #104]	; 0x68
 800c62c:	46a8      	mov	r8, r5
 800c62e:	2205      	movs	r2, #5
 800c630:	f818 1b01 	ldrb.w	r1, [r8], #1
 800c634:	485e      	ldr	r0, [pc, #376]	; (800c7b0 <_vfiprintf_r+0x210>)
 800c636:	f7f3 fdd3 	bl	80001e0 <memchr>
 800c63a:	9b04      	ldr	r3, [sp, #16]
 800c63c:	bb78      	cbnz	r0, 800c69e <_vfiprintf_r+0xfe>
 800c63e:	06d9      	lsls	r1, r3, #27
 800c640:	bf44      	itt	mi
 800c642:	2220      	movmi	r2, #32
 800c644:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c648:	071a      	lsls	r2, r3, #28
 800c64a:	bf44      	itt	mi
 800c64c:	222b      	movmi	r2, #43	; 0x2b
 800c64e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c652:	782a      	ldrb	r2, [r5, #0]
 800c654:	2a2a      	cmp	r2, #42	; 0x2a
 800c656:	d02a      	beq.n	800c6ae <_vfiprintf_r+0x10e>
 800c658:	9a07      	ldr	r2, [sp, #28]
 800c65a:	46a8      	mov	r8, r5
 800c65c:	2000      	movs	r0, #0
 800c65e:	250a      	movs	r5, #10
 800c660:	4641      	mov	r1, r8
 800c662:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c666:	3b30      	subs	r3, #48	; 0x30
 800c668:	2b09      	cmp	r3, #9
 800c66a:	d969      	bls.n	800c740 <_vfiprintf_r+0x1a0>
 800c66c:	b360      	cbz	r0, 800c6c8 <_vfiprintf_r+0x128>
 800c66e:	e024      	b.n	800c6ba <_vfiprintf_r+0x11a>
 800c670:	4b50      	ldr	r3, [pc, #320]	; (800c7b4 <_vfiprintf_r+0x214>)
 800c672:	429c      	cmp	r4, r3
 800c674:	d101      	bne.n	800c67a <_vfiprintf_r+0xda>
 800c676:	68b4      	ldr	r4, [r6, #8]
 800c678:	e7a2      	b.n	800c5c0 <_vfiprintf_r+0x20>
 800c67a:	4b4f      	ldr	r3, [pc, #316]	; (800c7b8 <_vfiprintf_r+0x218>)
 800c67c:	429c      	cmp	r4, r3
 800c67e:	bf08      	it	eq
 800c680:	68f4      	ldreq	r4, [r6, #12]
 800c682:	e79d      	b.n	800c5c0 <_vfiprintf_r+0x20>
 800c684:	4621      	mov	r1, r4
 800c686:	4630      	mov	r0, r6
 800c688:	f7fd fd72 	bl	800a170 <__swsetup_r>
 800c68c:	2800      	cmp	r0, #0
 800c68e:	d09d      	beq.n	800c5cc <_vfiprintf_r+0x2c>
 800c690:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c694:	b01d      	add	sp, #116	; 0x74
 800c696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c69a:	46a8      	mov	r8, r5
 800c69c:	e7a2      	b.n	800c5e4 <_vfiprintf_r+0x44>
 800c69e:	4a44      	ldr	r2, [pc, #272]	; (800c7b0 <_vfiprintf_r+0x210>)
 800c6a0:	1a80      	subs	r0, r0, r2
 800c6a2:	fa0b f000 	lsl.w	r0, fp, r0
 800c6a6:	4318      	orrs	r0, r3
 800c6a8:	9004      	str	r0, [sp, #16]
 800c6aa:	4645      	mov	r5, r8
 800c6ac:	e7be      	b.n	800c62c <_vfiprintf_r+0x8c>
 800c6ae:	9a03      	ldr	r2, [sp, #12]
 800c6b0:	1d11      	adds	r1, r2, #4
 800c6b2:	6812      	ldr	r2, [r2, #0]
 800c6b4:	9103      	str	r1, [sp, #12]
 800c6b6:	2a00      	cmp	r2, #0
 800c6b8:	db01      	blt.n	800c6be <_vfiprintf_r+0x11e>
 800c6ba:	9207      	str	r2, [sp, #28]
 800c6bc:	e004      	b.n	800c6c8 <_vfiprintf_r+0x128>
 800c6be:	4252      	negs	r2, r2
 800c6c0:	f043 0302 	orr.w	r3, r3, #2
 800c6c4:	9207      	str	r2, [sp, #28]
 800c6c6:	9304      	str	r3, [sp, #16]
 800c6c8:	f898 3000 	ldrb.w	r3, [r8]
 800c6cc:	2b2e      	cmp	r3, #46	; 0x2e
 800c6ce:	d10e      	bne.n	800c6ee <_vfiprintf_r+0x14e>
 800c6d0:	f898 3001 	ldrb.w	r3, [r8, #1]
 800c6d4:	2b2a      	cmp	r3, #42	; 0x2a
 800c6d6:	d138      	bne.n	800c74a <_vfiprintf_r+0x1aa>
 800c6d8:	9b03      	ldr	r3, [sp, #12]
 800c6da:	1d1a      	adds	r2, r3, #4
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	9203      	str	r2, [sp, #12]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	bfb8      	it	lt
 800c6e4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c6e8:	f108 0802 	add.w	r8, r8, #2
 800c6ec:	9305      	str	r3, [sp, #20]
 800c6ee:	4d33      	ldr	r5, [pc, #204]	; (800c7bc <_vfiprintf_r+0x21c>)
 800c6f0:	f898 1000 	ldrb.w	r1, [r8]
 800c6f4:	2203      	movs	r2, #3
 800c6f6:	4628      	mov	r0, r5
 800c6f8:	f7f3 fd72 	bl	80001e0 <memchr>
 800c6fc:	b140      	cbz	r0, 800c710 <_vfiprintf_r+0x170>
 800c6fe:	2340      	movs	r3, #64	; 0x40
 800c700:	1b40      	subs	r0, r0, r5
 800c702:	fa03 f000 	lsl.w	r0, r3, r0
 800c706:	9b04      	ldr	r3, [sp, #16]
 800c708:	4303      	orrs	r3, r0
 800c70a:	f108 0801 	add.w	r8, r8, #1
 800c70e:	9304      	str	r3, [sp, #16]
 800c710:	f898 1000 	ldrb.w	r1, [r8]
 800c714:	482a      	ldr	r0, [pc, #168]	; (800c7c0 <_vfiprintf_r+0x220>)
 800c716:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c71a:	2206      	movs	r2, #6
 800c71c:	f108 0701 	add.w	r7, r8, #1
 800c720:	f7f3 fd5e 	bl	80001e0 <memchr>
 800c724:	2800      	cmp	r0, #0
 800c726:	d037      	beq.n	800c798 <_vfiprintf_r+0x1f8>
 800c728:	4b26      	ldr	r3, [pc, #152]	; (800c7c4 <_vfiprintf_r+0x224>)
 800c72a:	bb1b      	cbnz	r3, 800c774 <_vfiprintf_r+0x1d4>
 800c72c:	9b03      	ldr	r3, [sp, #12]
 800c72e:	3307      	adds	r3, #7
 800c730:	f023 0307 	bic.w	r3, r3, #7
 800c734:	3308      	adds	r3, #8
 800c736:	9303      	str	r3, [sp, #12]
 800c738:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c73a:	444b      	add	r3, r9
 800c73c:	9309      	str	r3, [sp, #36]	; 0x24
 800c73e:	e750      	b.n	800c5e2 <_vfiprintf_r+0x42>
 800c740:	fb05 3202 	mla	r2, r5, r2, r3
 800c744:	2001      	movs	r0, #1
 800c746:	4688      	mov	r8, r1
 800c748:	e78a      	b.n	800c660 <_vfiprintf_r+0xc0>
 800c74a:	2300      	movs	r3, #0
 800c74c:	f108 0801 	add.w	r8, r8, #1
 800c750:	9305      	str	r3, [sp, #20]
 800c752:	4619      	mov	r1, r3
 800c754:	250a      	movs	r5, #10
 800c756:	4640      	mov	r0, r8
 800c758:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c75c:	3a30      	subs	r2, #48	; 0x30
 800c75e:	2a09      	cmp	r2, #9
 800c760:	d903      	bls.n	800c76a <_vfiprintf_r+0x1ca>
 800c762:	2b00      	cmp	r3, #0
 800c764:	d0c3      	beq.n	800c6ee <_vfiprintf_r+0x14e>
 800c766:	9105      	str	r1, [sp, #20]
 800c768:	e7c1      	b.n	800c6ee <_vfiprintf_r+0x14e>
 800c76a:	fb05 2101 	mla	r1, r5, r1, r2
 800c76e:	2301      	movs	r3, #1
 800c770:	4680      	mov	r8, r0
 800c772:	e7f0      	b.n	800c756 <_vfiprintf_r+0x1b6>
 800c774:	ab03      	add	r3, sp, #12
 800c776:	9300      	str	r3, [sp, #0]
 800c778:	4622      	mov	r2, r4
 800c77a:	4b13      	ldr	r3, [pc, #76]	; (800c7c8 <_vfiprintf_r+0x228>)
 800c77c:	a904      	add	r1, sp, #16
 800c77e:	4630      	mov	r0, r6
 800c780:	f7fb fef2 	bl	8008568 <_printf_float>
 800c784:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800c788:	4681      	mov	r9, r0
 800c78a:	d1d5      	bne.n	800c738 <_vfiprintf_r+0x198>
 800c78c:	89a3      	ldrh	r3, [r4, #12]
 800c78e:	065b      	lsls	r3, r3, #25
 800c790:	f53f af7e 	bmi.w	800c690 <_vfiprintf_r+0xf0>
 800c794:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c796:	e77d      	b.n	800c694 <_vfiprintf_r+0xf4>
 800c798:	ab03      	add	r3, sp, #12
 800c79a:	9300      	str	r3, [sp, #0]
 800c79c:	4622      	mov	r2, r4
 800c79e:	4b0a      	ldr	r3, [pc, #40]	; (800c7c8 <_vfiprintf_r+0x228>)
 800c7a0:	a904      	add	r1, sp, #16
 800c7a2:	4630      	mov	r0, r6
 800c7a4:	f7fc f996 	bl	8008ad4 <_printf_i>
 800c7a8:	e7ec      	b.n	800c784 <_vfiprintf_r+0x1e4>
 800c7aa:	bf00      	nop
 800c7ac:	0800e380 	.word	0x0800e380
 800c7b0:	0800e4cc 	.word	0x0800e4cc
 800c7b4:	0800e3a0 	.word	0x0800e3a0
 800c7b8:	0800e360 	.word	0x0800e360
 800c7bc:	0800e4d2 	.word	0x0800e4d2
 800c7c0:	0800e4d6 	.word	0x0800e4d6
 800c7c4:	08008569 	.word	0x08008569
 800c7c8:	0800c57b 	.word	0x0800c57b

0800c7cc <_sbrk_r>:
 800c7cc:	b538      	push	{r3, r4, r5, lr}
 800c7ce:	4c06      	ldr	r4, [pc, #24]	; (800c7e8 <_sbrk_r+0x1c>)
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	4605      	mov	r5, r0
 800c7d4:	4608      	mov	r0, r1
 800c7d6:	6023      	str	r3, [r4, #0]
 800c7d8:	f7f5 fd56 	bl	8002288 <_sbrk>
 800c7dc:	1c43      	adds	r3, r0, #1
 800c7de:	d102      	bne.n	800c7e6 <_sbrk_r+0x1a>
 800c7e0:	6823      	ldr	r3, [r4, #0]
 800c7e2:	b103      	cbz	r3, 800c7e6 <_sbrk_r+0x1a>
 800c7e4:	602b      	str	r3, [r5, #0]
 800c7e6:	bd38      	pop	{r3, r4, r5, pc}
 800c7e8:	20000604 	.word	0x20000604

0800c7ec <__sread>:
 800c7ec:	b510      	push	{r4, lr}
 800c7ee:	460c      	mov	r4, r1
 800c7f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7f4:	f000 f8f4 	bl	800c9e0 <_read_r>
 800c7f8:	2800      	cmp	r0, #0
 800c7fa:	bfab      	itete	ge
 800c7fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c7fe:	89a3      	ldrhlt	r3, [r4, #12]
 800c800:	181b      	addge	r3, r3, r0
 800c802:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c806:	bfac      	ite	ge
 800c808:	6563      	strge	r3, [r4, #84]	; 0x54
 800c80a:	81a3      	strhlt	r3, [r4, #12]
 800c80c:	bd10      	pop	{r4, pc}

0800c80e <__swrite>:
 800c80e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c812:	461f      	mov	r7, r3
 800c814:	898b      	ldrh	r3, [r1, #12]
 800c816:	05db      	lsls	r3, r3, #23
 800c818:	4605      	mov	r5, r0
 800c81a:	460c      	mov	r4, r1
 800c81c:	4616      	mov	r6, r2
 800c81e:	d505      	bpl.n	800c82c <__swrite+0x1e>
 800c820:	2302      	movs	r3, #2
 800c822:	2200      	movs	r2, #0
 800c824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c828:	f000 f886 	bl	800c938 <_lseek_r>
 800c82c:	89a3      	ldrh	r3, [r4, #12]
 800c82e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c832:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c836:	81a3      	strh	r3, [r4, #12]
 800c838:	4632      	mov	r2, r6
 800c83a:	463b      	mov	r3, r7
 800c83c:	4628      	mov	r0, r5
 800c83e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c842:	f000 b835 	b.w	800c8b0 <_write_r>

0800c846 <__sseek>:
 800c846:	b510      	push	{r4, lr}
 800c848:	460c      	mov	r4, r1
 800c84a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c84e:	f000 f873 	bl	800c938 <_lseek_r>
 800c852:	1c43      	adds	r3, r0, #1
 800c854:	89a3      	ldrh	r3, [r4, #12]
 800c856:	bf15      	itete	ne
 800c858:	6560      	strne	r0, [r4, #84]	; 0x54
 800c85a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c85e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c862:	81a3      	strheq	r3, [r4, #12]
 800c864:	bf18      	it	ne
 800c866:	81a3      	strhne	r3, [r4, #12]
 800c868:	bd10      	pop	{r4, pc}

0800c86a <__sclose>:
 800c86a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c86e:	f000 b831 	b.w	800c8d4 <_close_r>

0800c872 <strncmp>:
 800c872:	b510      	push	{r4, lr}
 800c874:	b16a      	cbz	r2, 800c892 <strncmp+0x20>
 800c876:	3901      	subs	r1, #1
 800c878:	1884      	adds	r4, r0, r2
 800c87a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c87e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c882:	4293      	cmp	r3, r2
 800c884:	d103      	bne.n	800c88e <strncmp+0x1c>
 800c886:	42a0      	cmp	r0, r4
 800c888:	d001      	beq.n	800c88e <strncmp+0x1c>
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d1f5      	bne.n	800c87a <strncmp+0x8>
 800c88e:	1a98      	subs	r0, r3, r2
 800c890:	bd10      	pop	{r4, pc}
 800c892:	4610      	mov	r0, r2
 800c894:	e7fc      	b.n	800c890 <strncmp+0x1e>

0800c896 <__ascii_wctomb>:
 800c896:	b149      	cbz	r1, 800c8ac <__ascii_wctomb+0x16>
 800c898:	2aff      	cmp	r2, #255	; 0xff
 800c89a:	bf85      	ittet	hi
 800c89c:	238a      	movhi	r3, #138	; 0x8a
 800c89e:	6003      	strhi	r3, [r0, #0]
 800c8a0:	700a      	strbls	r2, [r1, #0]
 800c8a2:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800c8a6:	bf98      	it	ls
 800c8a8:	2001      	movls	r0, #1
 800c8aa:	4770      	bx	lr
 800c8ac:	4608      	mov	r0, r1
 800c8ae:	4770      	bx	lr

0800c8b0 <_write_r>:
 800c8b0:	b538      	push	{r3, r4, r5, lr}
 800c8b2:	4c07      	ldr	r4, [pc, #28]	; (800c8d0 <_write_r+0x20>)
 800c8b4:	4605      	mov	r5, r0
 800c8b6:	4608      	mov	r0, r1
 800c8b8:	4611      	mov	r1, r2
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	6022      	str	r2, [r4, #0]
 800c8be:	461a      	mov	r2, r3
 800c8c0:	f7f5 fc91 	bl	80021e6 <_write>
 800c8c4:	1c43      	adds	r3, r0, #1
 800c8c6:	d102      	bne.n	800c8ce <_write_r+0x1e>
 800c8c8:	6823      	ldr	r3, [r4, #0]
 800c8ca:	b103      	cbz	r3, 800c8ce <_write_r+0x1e>
 800c8cc:	602b      	str	r3, [r5, #0]
 800c8ce:	bd38      	pop	{r3, r4, r5, pc}
 800c8d0:	20000604 	.word	0x20000604

0800c8d4 <_close_r>:
 800c8d4:	b538      	push	{r3, r4, r5, lr}
 800c8d6:	4c06      	ldr	r4, [pc, #24]	; (800c8f0 <_close_r+0x1c>)
 800c8d8:	2300      	movs	r3, #0
 800c8da:	4605      	mov	r5, r0
 800c8dc:	4608      	mov	r0, r1
 800c8de:	6023      	str	r3, [r4, #0]
 800c8e0:	f7f5 fc9d 	bl	800221e <_close>
 800c8e4:	1c43      	adds	r3, r0, #1
 800c8e6:	d102      	bne.n	800c8ee <_close_r+0x1a>
 800c8e8:	6823      	ldr	r3, [r4, #0]
 800c8ea:	b103      	cbz	r3, 800c8ee <_close_r+0x1a>
 800c8ec:	602b      	str	r3, [r5, #0]
 800c8ee:	bd38      	pop	{r3, r4, r5, pc}
 800c8f0:	20000604 	.word	0x20000604

0800c8f4 <_fstat_r>:
 800c8f4:	b538      	push	{r3, r4, r5, lr}
 800c8f6:	4c07      	ldr	r4, [pc, #28]	; (800c914 <_fstat_r+0x20>)
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	4605      	mov	r5, r0
 800c8fc:	4608      	mov	r0, r1
 800c8fe:	4611      	mov	r1, r2
 800c900:	6023      	str	r3, [r4, #0]
 800c902:	f7f5 fc98 	bl	8002236 <_fstat>
 800c906:	1c43      	adds	r3, r0, #1
 800c908:	d102      	bne.n	800c910 <_fstat_r+0x1c>
 800c90a:	6823      	ldr	r3, [r4, #0]
 800c90c:	b103      	cbz	r3, 800c910 <_fstat_r+0x1c>
 800c90e:	602b      	str	r3, [r5, #0]
 800c910:	bd38      	pop	{r3, r4, r5, pc}
 800c912:	bf00      	nop
 800c914:	20000604 	.word	0x20000604

0800c918 <_isatty_r>:
 800c918:	b538      	push	{r3, r4, r5, lr}
 800c91a:	4c06      	ldr	r4, [pc, #24]	; (800c934 <_isatty_r+0x1c>)
 800c91c:	2300      	movs	r3, #0
 800c91e:	4605      	mov	r5, r0
 800c920:	4608      	mov	r0, r1
 800c922:	6023      	str	r3, [r4, #0]
 800c924:	f7f5 fc97 	bl	8002256 <_isatty>
 800c928:	1c43      	adds	r3, r0, #1
 800c92a:	d102      	bne.n	800c932 <_isatty_r+0x1a>
 800c92c:	6823      	ldr	r3, [r4, #0]
 800c92e:	b103      	cbz	r3, 800c932 <_isatty_r+0x1a>
 800c930:	602b      	str	r3, [r5, #0]
 800c932:	bd38      	pop	{r3, r4, r5, pc}
 800c934:	20000604 	.word	0x20000604

0800c938 <_lseek_r>:
 800c938:	b538      	push	{r3, r4, r5, lr}
 800c93a:	4c07      	ldr	r4, [pc, #28]	; (800c958 <_lseek_r+0x20>)
 800c93c:	4605      	mov	r5, r0
 800c93e:	4608      	mov	r0, r1
 800c940:	4611      	mov	r1, r2
 800c942:	2200      	movs	r2, #0
 800c944:	6022      	str	r2, [r4, #0]
 800c946:	461a      	mov	r2, r3
 800c948:	f7f5 fc90 	bl	800226c <_lseek>
 800c94c:	1c43      	adds	r3, r0, #1
 800c94e:	d102      	bne.n	800c956 <_lseek_r+0x1e>
 800c950:	6823      	ldr	r3, [r4, #0]
 800c952:	b103      	cbz	r3, 800c956 <_lseek_r+0x1e>
 800c954:	602b      	str	r3, [r5, #0]
 800c956:	bd38      	pop	{r3, r4, r5, pc}
 800c958:	20000604 	.word	0x20000604

0800c95c <memmove>:
 800c95c:	4288      	cmp	r0, r1
 800c95e:	b510      	push	{r4, lr}
 800c960:	eb01 0302 	add.w	r3, r1, r2
 800c964:	d807      	bhi.n	800c976 <memmove+0x1a>
 800c966:	1e42      	subs	r2, r0, #1
 800c968:	4299      	cmp	r1, r3
 800c96a:	d00a      	beq.n	800c982 <memmove+0x26>
 800c96c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c970:	f802 4f01 	strb.w	r4, [r2, #1]!
 800c974:	e7f8      	b.n	800c968 <memmove+0xc>
 800c976:	4283      	cmp	r3, r0
 800c978:	d9f5      	bls.n	800c966 <memmove+0xa>
 800c97a:	1881      	adds	r1, r0, r2
 800c97c:	1ad2      	subs	r2, r2, r3
 800c97e:	42d3      	cmn	r3, r2
 800c980:	d100      	bne.n	800c984 <memmove+0x28>
 800c982:	bd10      	pop	{r4, pc}
 800c984:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c988:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c98c:	e7f7      	b.n	800c97e <memmove+0x22>

0800c98e <__malloc_lock>:
 800c98e:	4770      	bx	lr

0800c990 <__malloc_unlock>:
 800c990:	4770      	bx	lr

0800c992 <_realloc_r>:
 800c992:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c994:	4607      	mov	r7, r0
 800c996:	4614      	mov	r4, r2
 800c998:	460e      	mov	r6, r1
 800c99a:	b921      	cbnz	r1, 800c9a6 <_realloc_r+0x14>
 800c99c:	4611      	mov	r1, r2
 800c99e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c9a2:	f7ff bc27 	b.w	800c1f4 <_malloc_r>
 800c9a6:	b922      	cbnz	r2, 800c9b2 <_realloc_r+0x20>
 800c9a8:	f7ff fbd6 	bl	800c158 <_free_r>
 800c9ac:	4625      	mov	r5, r4
 800c9ae:	4628      	mov	r0, r5
 800c9b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9b2:	f000 f827 	bl	800ca04 <_malloc_usable_size_r>
 800c9b6:	42a0      	cmp	r0, r4
 800c9b8:	d20f      	bcs.n	800c9da <_realloc_r+0x48>
 800c9ba:	4621      	mov	r1, r4
 800c9bc:	4638      	mov	r0, r7
 800c9be:	f7ff fc19 	bl	800c1f4 <_malloc_r>
 800c9c2:	4605      	mov	r5, r0
 800c9c4:	2800      	cmp	r0, #0
 800c9c6:	d0f2      	beq.n	800c9ae <_realloc_r+0x1c>
 800c9c8:	4631      	mov	r1, r6
 800c9ca:	4622      	mov	r2, r4
 800c9cc:	f7fb fd24 	bl	8008418 <memcpy>
 800c9d0:	4631      	mov	r1, r6
 800c9d2:	4638      	mov	r0, r7
 800c9d4:	f7ff fbc0 	bl	800c158 <_free_r>
 800c9d8:	e7e9      	b.n	800c9ae <_realloc_r+0x1c>
 800c9da:	4635      	mov	r5, r6
 800c9dc:	e7e7      	b.n	800c9ae <_realloc_r+0x1c>
	...

0800c9e0 <_read_r>:
 800c9e0:	b538      	push	{r3, r4, r5, lr}
 800c9e2:	4c07      	ldr	r4, [pc, #28]	; (800ca00 <_read_r+0x20>)
 800c9e4:	4605      	mov	r5, r0
 800c9e6:	4608      	mov	r0, r1
 800c9e8:	4611      	mov	r1, r2
 800c9ea:	2200      	movs	r2, #0
 800c9ec:	6022      	str	r2, [r4, #0]
 800c9ee:	461a      	mov	r2, r3
 800c9f0:	f7f5 fbdc 	bl	80021ac <_read>
 800c9f4:	1c43      	adds	r3, r0, #1
 800c9f6:	d102      	bne.n	800c9fe <_read_r+0x1e>
 800c9f8:	6823      	ldr	r3, [r4, #0]
 800c9fa:	b103      	cbz	r3, 800c9fe <_read_r+0x1e>
 800c9fc:	602b      	str	r3, [r5, #0]
 800c9fe:	bd38      	pop	{r3, r4, r5, pc}
 800ca00:	20000604 	.word	0x20000604

0800ca04 <_malloc_usable_size_r>:
 800ca04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca08:	1f18      	subs	r0, r3, #4
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	bfbc      	itt	lt
 800ca0e:	580b      	ldrlt	r3, [r1, r0]
 800ca10:	18c0      	addlt	r0, r0, r3
 800ca12:	4770      	bx	lr
 800ca14:	0000      	movs	r0, r0
	...

0800ca18 <cos>:
 800ca18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ca1a:	ec51 0b10 	vmov	r0, r1, d0
 800ca1e:	4a1e      	ldr	r2, [pc, #120]	; (800ca98 <cos+0x80>)
 800ca20:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ca24:	4293      	cmp	r3, r2
 800ca26:	dc06      	bgt.n	800ca36 <cos+0x1e>
 800ca28:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800ca90 <cos+0x78>
 800ca2c:	f000 fdd8 	bl	800d5e0 <__kernel_cos>
 800ca30:	ec51 0b10 	vmov	r0, r1, d0
 800ca34:	e007      	b.n	800ca46 <cos+0x2e>
 800ca36:	4a19      	ldr	r2, [pc, #100]	; (800ca9c <cos+0x84>)
 800ca38:	4293      	cmp	r3, r2
 800ca3a:	dd09      	ble.n	800ca50 <cos+0x38>
 800ca3c:	ee10 2a10 	vmov	r2, s0
 800ca40:	460b      	mov	r3, r1
 800ca42:	f7f3 fc21 	bl	8000288 <__aeabi_dsub>
 800ca46:	ec41 0b10 	vmov	d0, r0, r1
 800ca4a:	b005      	add	sp, #20
 800ca4c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ca50:	4668      	mov	r0, sp
 800ca52:	f000 fb21 	bl	800d098 <__ieee754_rem_pio2>
 800ca56:	f000 0003 	and.w	r0, r0, #3
 800ca5a:	2801      	cmp	r0, #1
 800ca5c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ca60:	ed9d 0b00 	vldr	d0, [sp]
 800ca64:	d007      	beq.n	800ca76 <cos+0x5e>
 800ca66:	2802      	cmp	r0, #2
 800ca68:	d00e      	beq.n	800ca88 <cos+0x70>
 800ca6a:	2800      	cmp	r0, #0
 800ca6c:	d0de      	beq.n	800ca2c <cos+0x14>
 800ca6e:	2001      	movs	r0, #1
 800ca70:	f001 f9be 	bl	800ddf0 <__kernel_sin>
 800ca74:	e7dc      	b.n	800ca30 <cos+0x18>
 800ca76:	f001 f9bb 	bl	800ddf0 <__kernel_sin>
 800ca7a:	ec53 2b10 	vmov	r2, r3, d0
 800ca7e:	ee10 0a10 	vmov	r0, s0
 800ca82:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ca86:	e7de      	b.n	800ca46 <cos+0x2e>
 800ca88:	f000 fdaa 	bl	800d5e0 <__kernel_cos>
 800ca8c:	e7f5      	b.n	800ca7a <cos+0x62>
 800ca8e:	bf00      	nop
	...
 800ca98:	3fe921fb 	.word	0x3fe921fb
 800ca9c:	7fefffff 	.word	0x7fefffff

0800caa0 <sin>:
 800caa0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800caa2:	ec51 0b10 	vmov	r0, r1, d0
 800caa6:	4a20      	ldr	r2, [pc, #128]	; (800cb28 <sin+0x88>)
 800caa8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800caac:	4293      	cmp	r3, r2
 800caae:	dc07      	bgt.n	800cac0 <sin+0x20>
 800cab0:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800cb20 <sin+0x80>
 800cab4:	2000      	movs	r0, #0
 800cab6:	f001 f99b 	bl	800ddf0 <__kernel_sin>
 800caba:	ec51 0b10 	vmov	r0, r1, d0
 800cabe:	e007      	b.n	800cad0 <sin+0x30>
 800cac0:	4a1a      	ldr	r2, [pc, #104]	; (800cb2c <sin+0x8c>)
 800cac2:	4293      	cmp	r3, r2
 800cac4:	dd09      	ble.n	800cada <sin+0x3a>
 800cac6:	ee10 2a10 	vmov	r2, s0
 800caca:	460b      	mov	r3, r1
 800cacc:	f7f3 fbdc 	bl	8000288 <__aeabi_dsub>
 800cad0:	ec41 0b10 	vmov	d0, r0, r1
 800cad4:	b005      	add	sp, #20
 800cad6:	f85d fb04 	ldr.w	pc, [sp], #4
 800cada:	4668      	mov	r0, sp
 800cadc:	f000 fadc 	bl	800d098 <__ieee754_rem_pio2>
 800cae0:	f000 0003 	and.w	r0, r0, #3
 800cae4:	2801      	cmp	r0, #1
 800cae6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800caea:	ed9d 0b00 	vldr	d0, [sp]
 800caee:	d004      	beq.n	800cafa <sin+0x5a>
 800caf0:	2802      	cmp	r0, #2
 800caf2:	d005      	beq.n	800cb00 <sin+0x60>
 800caf4:	b970      	cbnz	r0, 800cb14 <sin+0x74>
 800caf6:	2001      	movs	r0, #1
 800caf8:	e7dd      	b.n	800cab6 <sin+0x16>
 800cafa:	f000 fd71 	bl	800d5e0 <__kernel_cos>
 800cafe:	e7dc      	b.n	800caba <sin+0x1a>
 800cb00:	2001      	movs	r0, #1
 800cb02:	f001 f975 	bl	800ddf0 <__kernel_sin>
 800cb06:	ec53 2b10 	vmov	r2, r3, d0
 800cb0a:	ee10 0a10 	vmov	r0, s0
 800cb0e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cb12:	e7dd      	b.n	800cad0 <sin+0x30>
 800cb14:	f000 fd64 	bl	800d5e0 <__kernel_cos>
 800cb18:	e7f5      	b.n	800cb06 <sin+0x66>
 800cb1a:	bf00      	nop
 800cb1c:	f3af 8000 	nop.w
	...
 800cb28:	3fe921fb 	.word	0x3fe921fb
 800cb2c:	7fefffff 	.word	0x7fefffff

0800cb30 <acos>:
 800cb30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb32:	ed2d 8b02 	vpush	{d8}
 800cb36:	4e26      	ldr	r6, [pc, #152]	; (800cbd0 <acos+0xa0>)
 800cb38:	b08b      	sub	sp, #44	; 0x2c
 800cb3a:	ec55 4b10 	vmov	r4, r5, d0
 800cb3e:	f000 f84f 	bl	800cbe0 <__ieee754_acos>
 800cb42:	f996 3000 	ldrsb.w	r3, [r6]
 800cb46:	eeb0 8a40 	vmov.f32	s16, s0
 800cb4a:	eef0 8a60 	vmov.f32	s17, s1
 800cb4e:	3301      	adds	r3, #1
 800cb50:	d036      	beq.n	800cbc0 <acos+0x90>
 800cb52:	4622      	mov	r2, r4
 800cb54:	462b      	mov	r3, r5
 800cb56:	4620      	mov	r0, r4
 800cb58:	4629      	mov	r1, r5
 800cb5a:	f7f3 ffe7 	bl	8000b2c <__aeabi_dcmpun>
 800cb5e:	4607      	mov	r7, r0
 800cb60:	bb70      	cbnz	r0, 800cbc0 <acos+0x90>
 800cb62:	ec45 4b10 	vmov	d0, r4, r5
 800cb66:	f001 f9fd 	bl	800df64 <fabs>
 800cb6a:	2200      	movs	r2, #0
 800cb6c:	4b19      	ldr	r3, [pc, #100]	; (800cbd4 <acos+0xa4>)
 800cb6e:	ec51 0b10 	vmov	r0, r1, d0
 800cb72:	f7f3 ffd1 	bl	8000b18 <__aeabi_dcmpgt>
 800cb76:	b318      	cbz	r0, 800cbc0 <acos+0x90>
 800cb78:	2301      	movs	r3, #1
 800cb7a:	9300      	str	r3, [sp, #0]
 800cb7c:	4816      	ldr	r0, [pc, #88]	; (800cbd8 <acos+0xa8>)
 800cb7e:	4b17      	ldr	r3, [pc, #92]	; (800cbdc <acos+0xac>)
 800cb80:	9301      	str	r3, [sp, #4]
 800cb82:	9708      	str	r7, [sp, #32]
 800cb84:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800cb88:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800cb8c:	f001 fa7c 	bl	800e088 <nan>
 800cb90:	f996 3000 	ldrsb.w	r3, [r6]
 800cb94:	2b02      	cmp	r3, #2
 800cb96:	ed8d 0b06 	vstr	d0, [sp, #24]
 800cb9a:	d104      	bne.n	800cba6 <acos+0x76>
 800cb9c:	f7fb fc12 	bl	80083c4 <__errno>
 800cba0:	2321      	movs	r3, #33	; 0x21
 800cba2:	6003      	str	r3, [r0, #0]
 800cba4:	e004      	b.n	800cbb0 <acos+0x80>
 800cba6:	4668      	mov	r0, sp
 800cba8:	f001 fa6a 	bl	800e080 <matherr>
 800cbac:	2800      	cmp	r0, #0
 800cbae:	d0f5      	beq.n	800cb9c <acos+0x6c>
 800cbb0:	9b08      	ldr	r3, [sp, #32]
 800cbb2:	b11b      	cbz	r3, 800cbbc <acos+0x8c>
 800cbb4:	f7fb fc06 	bl	80083c4 <__errno>
 800cbb8:	9b08      	ldr	r3, [sp, #32]
 800cbba:	6003      	str	r3, [r0, #0]
 800cbbc:	ed9d 8b06 	vldr	d8, [sp, #24]
 800cbc0:	eeb0 0a48 	vmov.f32	s0, s16
 800cbc4:	eef0 0a68 	vmov.f32	s1, s17
 800cbc8:	b00b      	add	sp, #44	; 0x2c
 800cbca:	ecbd 8b02 	vpop	{d8}
 800cbce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cbd0:	200001f8 	.word	0x200001f8
 800cbd4:	3ff00000 	.word	0x3ff00000
 800cbd8:	0800e4d1 	.word	0x0800e4d1
 800cbdc:	0800e5de 	.word	0x0800e5de

0800cbe0 <__ieee754_acos>:
 800cbe0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbe4:	ec55 4b10 	vmov	r4, r5, d0
 800cbe8:	49b7      	ldr	r1, [pc, #732]	; (800cec8 <__ieee754_acos+0x2e8>)
 800cbea:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cbee:	428b      	cmp	r3, r1
 800cbf0:	dd1b      	ble.n	800cc2a <__ieee754_acos+0x4a>
 800cbf2:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800cbf6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800cbfa:	4323      	orrs	r3, r4
 800cbfc:	d109      	bne.n	800cc12 <__ieee754_acos+0x32>
 800cbfe:	2d00      	cmp	r5, #0
 800cc00:	f300 8211 	bgt.w	800d026 <__ieee754_acos+0x446>
 800cc04:	a196      	add	r1, pc, #600	; (adr r1, 800ce60 <__ieee754_acos+0x280>)
 800cc06:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc0a:	ec41 0b10 	vmov	d0, r0, r1
 800cc0e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc12:	ee10 2a10 	vmov	r2, s0
 800cc16:	462b      	mov	r3, r5
 800cc18:	4620      	mov	r0, r4
 800cc1a:	4629      	mov	r1, r5
 800cc1c:	f7f3 fb34 	bl	8000288 <__aeabi_dsub>
 800cc20:	4602      	mov	r2, r0
 800cc22:	460b      	mov	r3, r1
 800cc24:	f7f3 fe12 	bl	800084c <__aeabi_ddiv>
 800cc28:	e7ef      	b.n	800cc0a <__ieee754_acos+0x2a>
 800cc2a:	49a8      	ldr	r1, [pc, #672]	; (800cecc <__ieee754_acos+0x2ec>)
 800cc2c:	428b      	cmp	r3, r1
 800cc2e:	f300 8087 	bgt.w	800cd40 <__ieee754_acos+0x160>
 800cc32:	4aa7      	ldr	r2, [pc, #668]	; (800ced0 <__ieee754_acos+0x2f0>)
 800cc34:	4293      	cmp	r3, r2
 800cc36:	f340 81f9 	ble.w	800d02c <__ieee754_acos+0x44c>
 800cc3a:	ee10 2a10 	vmov	r2, s0
 800cc3e:	ee10 0a10 	vmov	r0, s0
 800cc42:	462b      	mov	r3, r5
 800cc44:	4629      	mov	r1, r5
 800cc46:	f7f3 fcd7 	bl	80005f8 <__aeabi_dmul>
 800cc4a:	a387      	add	r3, pc, #540	; (adr r3, 800ce68 <__ieee754_acos+0x288>)
 800cc4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc50:	4606      	mov	r6, r0
 800cc52:	460f      	mov	r7, r1
 800cc54:	f7f3 fcd0 	bl	80005f8 <__aeabi_dmul>
 800cc58:	a385      	add	r3, pc, #532	; (adr r3, 800ce70 <__ieee754_acos+0x290>)
 800cc5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc5e:	f7f3 fb15 	bl	800028c <__adddf3>
 800cc62:	4632      	mov	r2, r6
 800cc64:	463b      	mov	r3, r7
 800cc66:	f7f3 fcc7 	bl	80005f8 <__aeabi_dmul>
 800cc6a:	a383      	add	r3, pc, #524	; (adr r3, 800ce78 <__ieee754_acos+0x298>)
 800cc6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc70:	f7f3 fb0a 	bl	8000288 <__aeabi_dsub>
 800cc74:	4632      	mov	r2, r6
 800cc76:	463b      	mov	r3, r7
 800cc78:	f7f3 fcbe 	bl	80005f8 <__aeabi_dmul>
 800cc7c:	a380      	add	r3, pc, #512	; (adr r3, 800ce80 <__ieee754_acos+0x2a0>)
 800cc7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc82:	f7f3 fb03 	bl	800028c <__adddf3>
 800cc86:	4632      	mov	r2, r6
 800cc88:	463b      	mov	r3, r7
 800cc8a:	f7f3 fcb5 	bl	80005f8 <__aeabi_dmul>
 800cc8e:	a37e      	add	r3, pc, #504	; (adr r3, 800ce88 <__ieee754_acos+0x2a8>)
 800cc90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc94:	f7f3 faf8 	bl	8000288 <__aeabi_dsub>
 800cc98:	4632      	mov	r2, r6
 800cc9a:	463b      	mov	r3, r7
 800cc9c:	f7f3 fcac 	bl	80005f8 <__aeabi_dmul>
 800cca0:	a37b      	add	r3, pc, #492	; (adr r3, 800ce90 <__ieee754_acos+0x2b0>)
 800cca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cca6:	f7f3 faf1 	bl	800028c <__adddf3>
 800ccaa:	4632      	mov	r2, r6
 800ccac:	463b      	mov	r3, r7
 800ccae:	f7f3 fca3 	bl	80005f8 <__aeabi_dmul>
 800ccb2:	a379      	add	r3, pc, #484	; (adr r3, 800ce98 <__ieee754_acos+0x2b8>)
 800ccb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccb8:	4680      	mov	r8, r0
 800ccba:	4689      	mov	r9, r1
 800ccbc:	4630      	mov	r0, r6
 800ccbe:	4639      	mov	r1, r7
 800ccc0:	f7f3 fc9a 	bl	80005f8 <__aeabi_dmul>
 800ccc4:	a376      	add	r3, pc, #472	; (adr r3, 800cea0 <__ieee754_acos+0x2c0>)
 800ccc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccca:	f7f3 fadd 	bl	8000288 <__aeabi_dsub>
 800ccce:	4632      	mov	r2, r6
 800ccd0:	463b      	mov	r3, r7
 800ccd2:	f7f3 fc91 	bl	80005f8 <__aeabi_dmul>
 800ccd6:	a374      	add	r3, pc, #464	; (adr r3, 800cea8 <__ieee754_acos+0x2c8>)
 800ccd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccdc:	f7f3 fad6 	bl	800028c <__adddf3>
 800cce0:	4632      	mov	r2, r6
 800cce2:	463b      	mov	r3, r7
 800cce4:	f7f3 fc88 	bl	80005f8 <__aeabi_dmul>
 800cce8:	a371      	add	r3, pc, #452	; (adr r3, 800ceb0 <__ieee754_acos+0x2d0>)
 800ccea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccee:	f7f3 facb 	bl	8000288 <__aeabi_dsub>
 800ccf2:	4632      	mov	r2, r6
 800ccf4:	463b      	mov	r3, r7
 800ccf6:	f7f3 fc7f 	bl	80005f8 <__aeabi_dmul>
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	4b75      	ldr	r3, [pc, #468]	; (800ced4 <__ieee754_acos+0x2f4>)
 800ccfe:	f7f3 fac5 	bl	800028c <__adddf3>
 800cd02:	4602      	mov	r2, r0
 800cd04:	460b      	mov	r3, r1
 800cd06:	4640      	mov	r0, r8
 800cd08:	4649      	mov	r1, r9
 800cd0a:	f7f3 fd9f 	bl	800084c <__aeabi_ddiv>
 800cd0e:	4622      	mov	r2, r4
 800cd10:	462b      	mov	r3, r5
 800cd12:	f7f3 fc71 	bl	80005f8 <__aeabi_dmul>
 800cd16:	4602      	mov	r2, r0
 800cd18:	460b      	mov	r3, r1
 800cd1a:	a167      	add	r1, pc, #412	; (adr r1, 800ceb8 <__ieee754_acos+0x2d8>)
 800cd1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd20:	f7f3 fab2 	bl	8000288 <__aeabi_dsub>
 800cd24:	4602      	mov	r2, r0
 800cd26:	460b      	mov	r3, r1
 800cd28:	4620      	mov	r0, r4
 800cd2a:	4629      	mov	r1, r5
 800cd2c:	f7f3 faac 	bl	8000288 <__aeabi_dsub>
 800cd30:	4602      	mov	r2, r0
 800cd32:	460b      	mov	r3, r1
 800cd34:	a162      	add	r1, pc, #392	; (adr r1, 800cec0 <__ieee754_acos+0x2e0>)
 800cd36:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd3a:	f7f3 faa5 	bl	8000288 <__aeabi_dsub>
 800cd3e:	e764      	b.n	800cc0a <__ieee754_acos+0x2a>
 800cd40:	2d00      	cmp	r5, #0
 800cd42:	f280 80cb 	bge.w	800cedc <__ieee754_acos+0x2fc>
 800cd46:	ee10 0a10 	vmov	r0, s0
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	4b61      	ldr	r3, [pc, #388]	; (800ced4 <__ieee754_acos+0x2f4>)
 800cd4e:	4629      	mov	r1, r5
 800cd50:	f7f3 fa9c 	bl	800028c <__adddf3>
 800cd54:	2200      	movs	r2, #0
 800cd56:	4b60      	ldr	r3, [pc, #384]	; (800ced8 <__ieee754_acos+0x2f8>)
 800cd58:	f7f3 fc4e 	bl	80005f8 <__aeabi_dmul>
 800cd5c:	a342      	add	r3, pc, #264	; (adr r3, 800ce68 <__ieee754_acos+0x288>)
 800cd5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd62:	4604      	mov	r4, r0
 800cd64:	460d      	mov	r5, r1
 800cd66:	f7f3 fc47 	bl	80005f8 <__aeabi_dmul>
 800cd6a:	a341      	add	r3, pc, #260	; (adr r3, 800ce70 <__ieee754_acos+0x290>)
 800cd6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd70:	f7f3 fa8c 	bl	800028c <__adddf3>
 800cd74:	4622      	mov	r2, r4
 800cd76:	462b      	mov	r3, r5
 800cd78:	f7f3 fc3e 	bl	80005f8 <__aeabi_dmul>
 800cd7c:	a33e      	add	r3, pc, #248	; (adr r3, 800ce78 <__ieee754_acos+0x298>)
 800cd7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd82:	f7f3 fa81 	bl	8000288 <__aeabi_dsub>
 800cd86:	4622      	mov	r2, r4
 800cd88:	462b      	mov	r3, r5
 800cd8a:	f7f3 fc35 	bl	80005f8 <__aeabi_dmul>
 800cd8e:	a33c      	add	r3, pc, #240	; (adr r3, 800ce80 <__ieee754_acos+0x2a0>)
 800cd90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd94:	f7f3 fa7a 	bl	800028c <__adddf3>
 800cd98:	4622      	mov	r2, r4
 800cd9a:	462b      	mov	r3, r5
 800cd9c:	f7f3 fc2c 	bl	80005f8 <__aeabi_dmul>
 800cda0:	a339      	add	r3, pc, #228	; (adr r3, 800ce88 <__ieee754_acos+0x2a8>)
 800cda2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cda6:	f7f3 fa6f 	bl	8000288 <__aeabi_dsub>
 800cdaa:	4622      	mov	r2, r4
 800cdac:	462b      	mov	r3, r5
 800cdae:	f7f3 fc23 	bl	80005f8 <__aeabi_dmul>
 800cdb2:	a337      	add	r3, pc, #220	; (adr r3, 800ce90 <__ieee754_acos+0x2b0>)
 800cdb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdb8:	f7f3 fa68 	bl	800028c <__adddf3>
 800cdbc:	4622      	mov	r2, r4
 800cdbe:	462b      	mov	r3, r5
 800cdc0:	f7f3 fc1a 	bl	80005f8 <__aeabi_dmul>
 800cdc4:	ec45 4b10 	vmov	d0, r4, r5
 800cdc8:	4680      	mov	r8, r0
 800cdca:	4689      	mov	r9, r1
 800cdcc:	f000 fb56 	bl	800d47c <__ieee754_sqrt>
 800cdd0:	a331      	add	r3, pc, #196	; (adr r3, 800ce98 <__ieee754_acos+0x2b8>)
 800cdd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdd6:	4620      	mov	r0, r4
 800cdd8:	4629      	mov	r1, r5
 800cdda:	ec57 6b10 	vmov	r6, r7, d0
 800cdde:	f7f3 fc0b 	bl	80005f8 <__aeabi_dmul>
 800cde2:	a32f      	add	r3, pc, #188	; (adr r3, 800cea0 <__ieee754_acos+0x2c0>)
 800cde4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cde8:	f7f3 fa4e 	bl	8000288 <__aeabi_dsub>
 800cdec:	4622      	mov	r2, r4
 800cdee:	462b      	mov	r3, r5
 800cdf0:	f7f3 fc02 	bl	80005f8 <__aeabi_dmul>
 800cdf4:	a32c      	add	r3, pc, #176	; (adr r3, 800cea8 <__ieee754_acos+0x2c8>)
 800cdf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdfa:	f7f3 fa47 	bl	800028c <__adddf3>
 800cdfe:	4622      	mov	r2, r4
 800ce00:	462b      	mov	r3, r5
 800ce02:	f7f3 fbf9 	bl	80005f8 <__aeabi_dmul>
 800ce06:	a32a      	add	r3, pc, #168	; (adr r3, 800ceb0 <__ieee754_acos+0x2d0>)
 800ce08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce0c:	f7f3 fa3c 	bl	8000288 <__aeabi_dsub>
 800ce10:	4622      	mov	r2, r4
 800ce12:	462b      	mov	r3, r5
 800ce14:	f7f3 fbf0 	bl	80005f8 <__aeabi_dmul>
 800ce18:	2200      	movs	r2, #0
 800ce1a:	4b2e      	ldr	r3, [pc, #184]	; (800ced4 <__ieee754_acos+0x2f4>)
 800ce1c:	f7f3 fa36 	bl	800028c <__adddf3>
 800ce20:	4602      	mov	r2, r0
 800ce22:	460b      	mov	r3, r1
 800ce24:	4640      	mov	r0, r8
 800ce26:	4649      	mov	r1, r9
 800ce28:	f7f3 fd10 	bl	800084c <__aeabi_ddiv>
 800ce2c:	4632      	mov	r2, r6
 800ce2e:	463b      	mov	r3, r7
 800ce30:	f7f3 fbe2 	bl	80005f8 <__aeabi_dmul>
 800ce34:	a320      	add	r3, pc, #128	; (adr r3, 800ceb8 <__ieee754_acos+0x2d8>)
 800ce36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce3a:	f7f3 fa25 	bl	8000288 <__aeabi_dsub>
 800ce3e:	4632      	mov	r2, r6
 800ce40:	463b      	mov	r3, r7
 800ce42:	f7f3 fa23 	bl	800028c <__adddf3>
 800ce46:	4602      	mov	r2, r0
 800ce48:	460b      	mov	r3, r1
 800ce4a:	f7f3 fa1f 	bl	800028c <__adddf3>
 800ce4e:	4602      	mov	r2, r0
 800ce50:	460b      	mov	r3, r1
 800ce52:	a103      	add	r1, pc, #12	; (adr r1, 800ce60 <__ieee754_acos+0x280>)
 800ce54:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ce58:	e76f      	b.n	800cd3a <__ieee754_acos+0x15a>
 800ce5a:	bf00      	nop
 800ce5c:	f3af 8000 	nop.w
 800ce60:	54442d18 	.word	0x54442d18
 800ce64:	400921fb 	.word	0x400921fb
 800ce68:	0dfdf709 	.word	0x0dfdf709
 800ce6c:	3f023de1 	.word	0x3f023de1
 800ce70:	7501b288 	.word	0x7501b288
 800ce74:	3f49efe0 	.word	0x3f49efe0
 800ce78:	b5688f3b 	.word	0xb5688f3b
 800ce7c:	3fa48228 	.word	0x3fa48228
 800ce80:	0e884455 	.word	0x0e884455
 800ce84:	3fc9c155 	.word	0x3fc9c155
 800ce88:	03eb6f7d 	.word	0x03eb6f7d
 800ce8c:	3fd4d612 	.word	0x3fd4d612
 800ce90:	55555555 	.word	0x55555555
 800ce94:	3fc55555 	.word	0x3fc55555
 800ce98:	b12e9282 	.word	0xb12e9282
 800ce9c:	3fb3b8c5 	.word	0x3fb3b8c5
 800cea0:	1b8d0159 	.word	0x1b8d0159
 800cea4:	3fe6066c 	.word	0x3fe6066c
 800cea8:	9c598ac8 	.word	0x9c598ac8
 800ceac:	40002ae5 	.word	0x40002ae5
 800ceb0:	1c8a2d4b 	.word	0x1c8a2d4b
 800ceb4:	40033a27 	.word	0x40033a27
 800ceb8:	33145c07 	.word	0x33145c07
 800cebc:	3c91a626 	.word	0x3c91a626
 800cec0:	54442d18 	.word	0x54442d18
 800cec4:	3ff921fb 	.word	0x3ff921fb
 800cec8:	3fefffff 	.word	0x3fefffff
 800cecc:	3fdfffff 	.word	0x3fdfffff
 800ced0:	3c600000 	.word	0x3c600000
 800ced4:	3ff00000 	.word	0x3ff00000
 800ced8:	3fe00000 	.word	0x3fe00000
 800cedc:	ee10 2a10 	vmov	r2, s0
 800cee0:	462b      	mov	r3, r5
 800cee2:	2000      	movs	r0, #0
 800cee4:	496a      	ldr	r1, [pc, #424]	; (800d090 <__ieee754_acos+0x4b0>)
 800cee6:	f7f3 f9cf 	bl	8000288 <__aeabi_dsub>
 800ceea:	2200      	movs	r2, #0
 800ceec:	4b69      	ldr	r3, [pc, #420]	; (800d094 <__ieee754_acos+0x4b4>)
 800ceee:	f7f3 fb83 	bl	80005f8 <__aeabi_dmul>
 800cef2:	4604      	mov	r4, r0
 800cef4:	460d      	mov	r5, r1
 800cef6:	ec45 4b10 	vmov	d0, r4, r5
 800cefa:	f000 fabf 	bl	800d47c <__ieee754_sqrt>
 800cefe:	a34e      	add	r3, pc, #312	; (adr r3, 800d038 <__ieee754_acos+0x458>)
 800cf00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf04:	4620      	mov	r0, r4
 800cf06:	4629      	mov	r1, r5
 800cf08:	ec59 8b10 	vmov	r8, r9, d0
 800cf0c:	f7f3 fb74 	bl	80005f8 <__aeabi_dmul>
 800cf10:	a34b      	add	r3, pc, #300	; (adr r3, 800d040 <__ieee754_acos+0x460>)
 800cf12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf16:	f7f3 f9b9 	bl	800028c <__adddf3>
 800cf1a:	4622      	mov	r2, r4
 800cf1c:	462b      	mov	r3, r5
 800cf1e:	f7f3 fb6b 	bl	80005f8 <__aeabi_dmul>
 800cf22:	a349      	add	r3, pc, #292	; (adr r3, 800d048 <__ieee754_acos+0x468>)
 800cf24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf28:	f7f3 f9ae 	bl	8000288 <__aeabi_dsub>
 800cf2c:	4622      	mov	r2, r4
 800cf2e:	462b      	mov	r3, r5
 800cf30:	f7f3 fb62 	bl	80005f8 <__aeabi_dmul>
 800cf34:	a346      	add	r3, pc, #280	; (adr r3, 800d050 <__ieee754_acos+0x470>)
 800cf36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf3a:	f7f3 f9a7 	bl	800028c <__adddf3>
 800cf3e:	4622      	mov	r2, r4
 800cf40:	462b      	mov	r3, r5
 800cf42:	f7f3 fb59 	bl	80005f8 <__aeabi_dmul>
 800cf46:	a344      	add	r3, pc, #272	; (adr r3, 800d058 <__ieee754_acos+0x478>)
 800cf48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf4c:	f7f3 f99c 	bl	8000288 <__aeabi_dsub>
 800cf50:	4622      	mov	r2, r4
 800cf52:	462b      	mov	r3, r5
 800cf54:	f7f3 fb50 	bl	80005f8 <__aeabi_dmul>
 800cf58:	a341      	add	r3, pc, #260	; (adr r3, 800d060 <__ieee754_acos+0x480>)
 800cf5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf5e:	f7f3 f995 	bl	800028c <__adddf3>
 800cf62:	4622      	mov	r2, r4
 800cf64:	462b      	mov	r3, r5
 800cf66:	f7f3 fb47 	bl	80005f8 <__aeabi_dmul>
 800cf6a:	a33f      	add	r3, pc, #252	; (adr r3, 800d068 <__ieee754_acos+0x488>)
 800cf6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf70:	4682      	mov	sl, r0
 800cf72:	468b      	mov	fp, r1
 800cf74:	4620      	mov	r0, r4
 800cf76:	4629      	mov	r1, r5
 800cf78:	f7f3 fb3e 	bl	80005f8 <__aeabi_dmul>
 800cf7c:	a33c      	add	r3, pc, #240	; (adr r3, 800d070 <__ieee754_acos+0x490>)
 800cf7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf82:	f7f3 f981 	bl	8000288 <__aeabi_dsub>
 800cf86:	4622      	mov	r2, r4
 800cf88:	462b      	mov	r3, r5
 800cf8a:	f7f3 fb35 	bl	80005f8 <__aeabi_dmul>
 800cf8e:	a33a      	add	r3, pc, #232	; (adr r3, 800d078 <__ieee754_acos+0x498>)
 800cf90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf94:	f7f3 f97a 	bl	800028c <__adddf3>
 800cf98:	4622      	mov	r2, r4
 800cf9a:	462b      	mov	r3, r5
 800cf9c:	f7f3 fb2c 	bl	80005f8 <__aeabi_dmul>
 800cfa0:	a337      	add	r3, pc, #220	; (adr r3, 800d080 <__ieee754_acos+0x4a0>)
 800cfa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfa6:	f7f3 f96f 	bl	8000288 <__aeabi_dsub>
 800cfaa:	4622      	mov	r2, r4
 800cfac:	462b      	mov	r3, r5
 800cfae:	f7f3 fb23 	bl	80005f8 <__aeabi_dmul>
 800cfb2:	2200      	movs	r2, #0
 800cfb4:	4b36      	ldr	r3, [pc, #216]	; (800d090 <__ieee754_acos+0x4b0>)
 800cfb6:	f7f3 f969 	bl	800028c <__adddf3>
 800cfba:	4602      	mov	r2, r0
 800cfbc:	460b      	mov	r3, r1
 800cfbe:	4650      	mov	r0, sl
 800cfc0:	4659      	mov	r1, fp
 800cfc2:	f7f3 fc43 	bl	800084c <__aeabi_ddiv>
 800cfc6:	4642      	mov	r2, r8
 800cfc8:	464b      	mov	r3, r9
 800cfca:	f7f3 fb15 	bl	80005f8 <__aeabi_dmul>
 800cfce:	2600      	movs	r6, #0
 800cfd0:	4682      	mov	sl, r0
 800cfd2:	468b      	mov	fp, r1
 800cfd4:	4632      	mov	r2, r6
 800cfd6:	464b      	mov	r3, r9
 800cfd8:	4630      	mov	r0, r6
 800cfda:	4649      	mov	r1, r9
 800cfdc:	f7f3 fb0c 	bl	80005f8 <__aeabi_dmul>
 800cfe0:	4602      	mov	r2, r0
 800cfe2:	460b      	mov	r3, r1
 800cfe4:	4620      	mov	r0, r4
 800cfe6:	4629      	mov	r1, r5
 800cfe8:	f7f3 f94e 	bl	8000288 <__aeabi_dsub>
 800cfec:	4632      	mov	r2, r6
 800cfee:	4604      	mov	r4, r0
 800cff0:	460d      	mov	r5, r1
 800cff2:	464b      	mov	r3, r9
 800cff4:	4640      	mov	r0, r8
 800cff6:	4649      	mov	r1, r9
 800cff8:	f7f3 f948 	bl	800028c <__adddf3>
 800cffc:	4602      	mov	r2, r0
 800cffe:	460b      	mov	r3, r1
 800d000:	4620      	mov	r0, r4
 800d002:	4629      	mov	r1, r5
 800d004:	f7f3 fc22 	bl	800084c <__aeabi_ddiv>
 800d008:	4602      	mov	r2, r0
 800d00a:	460b      	mov	r3, r1
 800d00c:	4650      	mov	r0, sl
 800d00e:	4659      	mov	r1, fp
 800d010:	f7f3 f93c 	bl	800028c <__adddf3>
 800d014:	4632      	mov	r2, r6
 800d016:	464b      	mov	r3, r9
 800d018:	f7f3 f938 	bl	800028c <__adddf3>
 800d01c:	4602      	mov	r2, r0
 800d01e:	460b      	mov	r3, r1
 800d020:	f7f3 f934 	bl	800028c <__adddf3>
 800d024:	e5f1      	b.n	800cc0a <__ieee754_acos+0x2a>
 800d026:	2000      	movs	r0, #0
 800d028:	2100      	movs	r1, #0
 800d02a:	e5ee      	b.n	800cc0a <__ieee754_acos+0x2a>
 800d02c:	a116      	add	r1, pc, #88	; (adr r1, 800d088 <__ieee754_acos+0x4a8>)
 800d02e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d032:	e5ea      	b.n	800cc0a <__ieee754_acos+0x2a>
 800d034:	f3af 8000 	nop.w
 800d038:	0dfdf709 	.word	0x0dfdf709
 800d03c:	3f023de1 	.word	0x3f023de1
 800d040:	7501b288 	.word	0x7501b288
 800d044:	3f49efe0 	.word	0x3f49efe0
 800d048:	b5688f3b 	.word	0xb5688f3b
 800d04c:	3fa48228 	.word	0x3fa48228
 800d050:	0e884455 	.word	0x0e884455
 800d054:	3fc9c155 	.word	0x3fc9c155
 800d058:	03eb6f7d 	.word	0x03eb6f7d
 800d05c:	3fd4d612 	.word	0x3fd4d612
 800d060:	55555555 	.word	0x55555555
 800d064:	3fc55555 	.word	0x3fc55555
 800d068:	b12e9282 	.word	0xb12e9282
 800d06c:	3fb3b8c5 	.word	0x3fb3b8c5
 800d070:	1b8d0159 	.word	0x1b8d0159
 800d074:	3fe6066c 	.word	0x3fe6066c
 800d078:	9c598ac8 	.word	0x9c598ac8
 800d07c:	40002ae5 	.word	0x40002ae5
 800d080:	1c8a2d4b 	.word	0x1c8a2d4b
 800d084:	40033a27 	.word	0x40033a27
 800d088:	54442d18 	.word	0x54442d18
 800d08c:	3ff921fb 	.word	0x3ff921fb
 800d090:	3ff00000 	.word	0x3ff00000
 800d094:	3fe00000 	.word	0x3fe00000

0800d098 <__ieee754_rem_pio2>:
 800d098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d09c:	ec57 6b10 	vmov	r6, r7, d0
 800d0a0:	4bc3      	ldr	r3, [pc, #780]	; (800d3b0 <__ieee754_rem_pio2+0x318>)
 800d0a2:	b08d      	sub	sp, #52	; 0x34
 800d0a4:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800d0a8:	4598      	cmp	r8, r3
 800d0aa:	4604      	mov	r4, r0
 800d0ac:	9704      	str	r7, [sp, #16]
 800d0ae:	dc07      	bgt.n	800d0c0 <__ieee754_rem_pio2+0x28>
 800d0b0:	2200      	movs	r2, #0
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	ed84 0b00 	vstr	d0, [r4]
 800d0b8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d0bc:	2500      	movs	r5, #0
 800d0be:	e027      	b.n	800d110 <__ieee754_rem_pio2+0x78>
 800d0c0:	4bbc      	ldr	r3, [pc, #752]	; (800d3b4 <__ieee754_rem_pio2+0x31c>)
 800d0c2:	4598      	cmp	r8, r3
 800d0c4:	dc75      	bgt.n	800d1b2 <__ieee754_rem_pio2+0x11a>
 800d0c6:	9b04      	ldr	r3, [sp, #16]
 800d0c8:	4dbb      	ldr	r5, [pc, #748]	; (800d3b8 <__ieee754_rem_pio2+0x320>)
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	ee10 0a10 	vmov	r0, s0
 800d0d0:	a3a9      	add	r3, pc, #676	; (adr r3, 800d378 <__ieee754_rem_pio2+0x2e0>)
 800d0d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0d6:	4639      	mov	r1, r7
 800d0d8:	dd36      	ble.n	800d148 <__ieee754_rem_pio2+0xb0>
 800d0da:	f7f3 f8d5 	bl	8000288 <__aeabi_dsub>
 800d0de:	45a8      	cmp	r8, r5
 800d0e0:	4606      	mov	r6, r0
 800d0e2:	460f      	mov	r7, r1
 800d0e4:	d018      	beq.n	800d118 <__ieee754_rem_pio2+0x80>
 800d0e6:	a3a6      	add	r3, pc, #664	; (adr r3, 800d380 <__ieee754_rem_pio2+0x2e8>)
 800d0e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ec:	f7f3 f8cc 	bl	8000288 <__aeabi_dsub>
 800d0f0:	4602      	mov	r2, r0
 800d0f2:	460b      	mov	r3, r1
 800d0f4:	e9c4 2300 	strd	r2, r3, [r4]
 800d0f8:	4630      	mov	r0, r6
 800d0fa:	4639      	mov	r1, r7
 800d0fc:	f7f3 f8c4 	bl	8000288 <__aeabi_dsub>
 800d100:	a39f      	add	r3, pc, #636	; (adr r3, 800d380 <__ieee754_rem_pio2+0x2e8>)
 800d102:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d106:	f7f3 f8bf 	bl	8000288 <__aeabi_dsub>
 800d10a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d10e:	2501      	movs	r5, #1
 800d110:	4628      	mov	r0, r5
 800d112:	b00d      	add	sp, #52	; 0x34
 800d114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d118:	a39b      	add	r3, pc, #620	; (adr r3, 800d388 <__ieee754_rem_pio2+0x2f0>)
 800d11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d11e:	f7f3 f8b3 	bl	8000288 <__aeabi_dsub>
 800d122:	a39b      	add	r3, pc, #620	; (adr r3, 800d390 <__ieee754_rem_pio2+0x2f8>)
 800d124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d128:	4606      	mov	r6, r0
 800d12a:	460f      	mov	r7, r1
 800d12c:	f7f3 f8ac 	bl	8000288 <__aeabi_dsub>
 800d130:	4602      	mov	r2, r0
 800d132:	460b      	mov	r3, r1
 800d134:	e9c4 2300 	strd	r2, r3, [r4]
 800d138:	4630      	mov	r0, r6
 800d13a:	4639      	mov	r1, r7
 800d13c:	f7f3 f8a4 	bl	8000288 <__aeabi_dsub>
 800d140:	a393      	add	r3, pc, #588	; (adr r3, 800d390 <__ieee754_rem_pio2+0x2f8>)
 800d142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d146:	e7de      	b.n	800d106 <__ieee754_rem_pio2+0x6e>
 800d148:	f7f3 f8a0 	bl	800028c <__adddf3>
 800d14c:	45a8      	cmp	r8, r5
 800d14e:	4606      	mov	r6, r0
 800d150:	460f      	mov	r7, r1
 800d152:	d016      	beq.n	800d182 <__ieee754_rem_pio2+0xea>
 800d154:	a38a      	add	r3, pc, #552	; (adr r3, 800d380 <__ieee754_rem_pio2+0x2e8>)
 800d156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d15a:	f7f3 f897 	bl	800028c <__adddf3>
 800d15e:	4602      	mov	r2, r0
 800d160:	460b      	mov	r3, r1
 800d162:	e9c4 2300 	strd	r2, r3, [r4]
 800d166:	4630      	mov	r0, r6
 800d168:	4639      	mov	r1, r7
 800d16a:	f7f3 f88d 	bl	8000288 <__aeabi_dsub>
 800d16e:	a384      	add	r3, pc, #528	; (adr r3, 800d380 <__ieee754_rem_pio2+0x2e8>)
 800d170:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d174:	f7f3 f88a 	bl	800028c <__adddf3>
 800d178:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800d17c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d180:	e7c6      	b.n	800d110 <__ieee754_rem_pio2+0x78>
 800d182:	a381      	add	r3, pc, #516	; (adr r3, 800d388 <__ieee754_rem_pio2+0x2f0>)
 800d184:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d188:	f7f3 f880 	bl	800028c <__adddf3>
 800d18c:	a380      	add	r3, pc, #512	; (adr r3, 800d390 <__ieee754_rem_pio2+0x2f8>)
 800d18e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d192:	4606      	mov	r6, r0
 800d194:	460f      	mov	r7, r1
 800d196:	f7f3 f879 	bl	800028c <__adddf3>
 800d19a:	4602      	mov	r2, r0
 800d19c:	460b      	mov	r3, r1
 800d19e:	e9c4 2300 	strd	r2, r3, [r4]
 800d1a2:	4630      	mov	r0, r6
 800d1a4:	4639      	mov	r1, r7
 800d1a6:	f7f3 f86f 	bl	8000288 <__aeabi_dsub>
 800d1aa:	a379      	add	r3, pc, #484	; (adr r3, 800d390 <__ieee754_rem_pio2+0x2f8>)
 800d1ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1b0:	e7e0      	b.n	800d174 <__ieee754_rem_pio2+0xdc>
 800d1b2:	4b82      	ldr	r3, [pc, #520]	; (800d3bc <__ieee754_rem_pio2+0x324>)
 800d1b4:	4598      	cmp	r8, r3
 800d1b6:	f300 80d0 	bgt.w	800d35a <__ieee754_rem_pio2+0x2c2>
 800d1ba:	f000 fed3 	bl	800df64 <fabs>
 800d1be:	ec57 6b10 	vmov	r6, r7, d0
 800d1c2:	ee10 0a10 	vmov	r0, s0
 800d1c6:	a374      	add	r3, pc, #464	; (adr r3, 800d398 <__ieee754_rem_pio2+0x300>)
 800d1c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1cc:	4639      	mov	r1, r7
 800d1ce:	f7f3 fa13 	bl	80005f8 <__aeabi_dmul>
 800d1d2:	2200      	movs	r2, #0
 800d1d4:	4b7a      	ldr	r3, [pc, #488]	; (800d3c0 <__ieee754_rem_pio2+0x328>)
 800d1d6:	f7f3 f859 	bl	800028c <__adddf3>
 800d1da:	f7f3 fcbd 	bl	8000b58 <__aeabi_d2iz>
 800d1de:	4605      	mov	r5, r0
 800d1e0:	f7f3 f9a0 	bl	8000524 <__aeabi_i2d>
 800d1e4:	a364      	add	r3, pc, #400	; (adr r3, 800d378 <__ieee754_rem_pio2+0x2e0>)
 800d1e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d1ee:	f7f3 fa03 	bl	80005f8 <__aeabi_dmul>
 800d1f2:	4602      	mov	r2, r0
 800d1f4:	460b      	mov	r3, r1
 800d1f6:	4630      	mov	r0, r6
 800d1f8:	4639      	mov	r1, r7
 800d1fa:	f7f3 f845 	bl	8000288 <__aeabi_dsub>
 800d1fe:	a360      	add	r3, pc, #384	; (adr r3, 800d380 <__ieee754_rem_pio2+0x2e8>)
 800d200:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d204:	4682      	mov	sl, r0
 800d206:	468b      	mov	fp, r1
 800d208:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d20c:	f7f3 f9f4 	bl	80005f8 <__aeabi_dmul>
 800d210:	2d1f      	cmp	r5, #31
 800d212:	4606      	mov	r6, r0
 800d214:	460f      	mov	r7, r1
 800d216:	dc0c      	bgt.n	800d232 <__ieee754_rem_pio2+0x19a>
 800d218:	1e6a      	subs	r2, r5, #1
 800d21a:	4b6a      	ldr	r3, [pc, #424]	; (800d3c4 <__ieee754_rem_pio2+0x32c>)
 800d21c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d220:	4543      	cmp	r3, r8
 800d222:	d006      	beq.n	800d232 <__ieee754_rem_pio2+0x19a>
 800d224:	4632      	mov	r2, r6
 800d226:	463b      	mov	r3, r7
 800d228:	4650      	mov	r0, sl
 800d22a:	4659      	mov	r1, fp
 800d22c:	f7f3 f82c 	bl	8000288 <__aeabi_dsub>
 800d230:	e00e      	b.n	800d250 <__ieee754_rem_pio2+0x1b8>
 800d232:	4632      	mov	r2, r6
 800d234:	463b      	mov	r3, r7
 800d236:	4650      	mov	r0, sl
 800d238:	4659      	mov	r1, fp
 800d23a:	f7f3 f825 	bl	8000288 <__aeabi_dsub>
 800d23e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d242:	9305      	str	r3, [sp, #20]
 800d244:	9a05      	ldr	r2, [sp, #20]
 800d246:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d24a:	1ad3      	subs	r3, r2, r3
 800d24c:	2b10      	cmp	r3, #16
 800d24e:	dc02      	bgt.n	800d256 <__ieee754_rem_pio2+0x1be>
 800d250:	e9c4 0100 	strd	r0, r1, [r4]
 800d254:	e039      	b.n	800d2ca <__ieee754_rem_pio2+0x232>
 800d256:	a34c      	add	r3, pc, #304	; (adr r3, 800d388 <__ieee754_rem_pio2+0x2f0>)
 800d258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d25c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d260:	f7f3 f9ca 	bl	80005f8 <__aeabi_dmul>
 800d264:	4606      	mov	r6, r0
 800d266:	460f      	mov	r7, r1
 800d268:	4602      	mov	r2, r0
 800d26a:	460b      	mov	r3, r1
 800d26c:	4650      	mov	r0, sl
 800d26e:	4659      	mov	r1, fp
 800d270:	f7f3 f80a 	bl	8000288 <__aeabi_dsub>
 800d274:	4602      	mov	r2, r0
 800d276:	460b      	mov	r3, r1
 800d278:	4680      	mov	r8, r0
 800d27a:	4689      	mov	r9, r1
 800d27c:	4650      	mov	r0, sl
 800d27e:	4659      	mov	r1, fp
 800d280:	f7f3 f802 	bl	8000288 <__aeabi_dsub>
 800d284:	4632      	mov	r2, r6
 800d286:	463b      	mov	r3, r7
 800d288:	f7f2 fffe 	bl	8000288 <__aeabi_dsub>
 800d28c:	a340      	add	r3, pc, #256	; (adr r3, 800d390 <__ieee754_rem_pio2+0x2f8>)
 800d28e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d292:	4606      	mov	r6, r0
 800d294:	460f      	mov	r7, r1
 800d296:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d29a:	f7f3 f9ad 	bl	80005f8 <__aeabi_dmul>
 800d29e:	4632      	mov	r2, r6
 800d2a0:	463b      	mov	r3, r7
 800d2a2:	f7f2 fff1 	bl	8000288 <__aeabi_dsub>
 800d2a6:	4602      	mov	r2, r0
 800d2a8:	460b      	mov	r3, r1
 800d2aa:	4606      	mov	r6, r0
 800d2ac:	460f      	mov	r7, r1
 800d2ae:	4640      	mov	r0, r8
 800d2b0:	4649      	mov	r1, r9
 800d2b2:	f7f2 ffe9 	bl	8000288 <__aeabi_dsub>
 800d2b6:	9a05      	ldr	r2, [sp, #20]
 800d2b8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d2bc:	1ad3      	subs	r3, r2, r3
 800d2be:	2b31      	cmp	r3, #49	; 0x31
 800d2c0:	dc20      	bgt.n	800d304 <__ieee754_rem_pio2+0x26c>
 800d2c2:	e9c4 0100 	strd	r0, r1, [r4]
 800d2c6:	46c2      	mov	sl, r8
 800d2c8:	46cb      	mov	fp, r9
 800d2ca:	e9d4 8900 	ldrd	r8, r9, [r4]
 800d2ce:	4650      	mov	r0, sl
 800d2d0:	4642      	mov	r2, r8
 800d2d2:	464b      	mov	r3, r9
 800d2d4:	4659      	mov	r1, fp
 800d2d6:	f7f2 ffd7 	bl	8000288 <__aeabi_dsub>
 800d2da:	463b      	mov	r3, r7
 800d2dc:	4632      	mov	r2, r6
 800d2de:	f7f2 ffd3 	bl	8000288 <__aeabi_dsub>
 800d2e2:	9b04      	ldr	r3, [sp, #16]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d2ea:	f6bf af11 	bge.w	800d110 <__ieee754_rem_pio2+0x78>
 800d2ee:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d2f2:	6063      	str	r3, [r4, #4]
 800d2f4:	f8c4 8000 	str.w	r8, [r4]
 800d2f8:	60a0      	str	r0, [r4, #8]
 800d2fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d2fe:	60e3      	str	r3, [r4, #12]
 800d300:	426d      	negs	r5, r5
 800d302:	e705      	b.n	800d110 <__ieee754_rem_pio2+0x78>
 800d304:	a326      	add	r3, pc, #152	; (adr r3, 800d3a0 <__ieee754_rem_pio2+0x308>)
 800d306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d30a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d30e:	f7f3 f973 	bl	80005f8 <__aeabi_dmul>
 800d312:	4606      	mov	r6, r0
 800d314:	460f      	mov	r7, r1
 800d316:	4602      	mov	r2, r0
 800d318:	460b      	mov	r3, r1
 800d31a:	4640      	mov	r0, r8
 800d31c:	4649      	mov	r1, r9
 800d31e:	f7f2 ffb3 	bl	8000288 <__aeabi_dsub>
 800d322:	4602      	mov	r2, r0
 800d324:	460b      	mov	r3, r1
 800d326:	4682      	mov	sl, r0
 800d328:	468b      	mov	fp, r1
 800d32a:	4640      	mov	r0, r8
 800d32c:	4649      	mov	r1, r9
 800d32e:	f7f2 ffab 	bl	8000288 <__aeabi_dsub>
 800d332:	4632      	mov	r2, r6
 800d334:	463b      	mov	r3, r7
 800d336:	f7f2 ffa7 	bl	8000288 <__aeabi_dsub>
 800d33a:	a31b      	add	r3, pc, #108	; (adr r3, 800d3a8 <__ieee754_rem_pio2+0x310>)
 800d33c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d340:	4606      	mov	r6, r0
 800d342:	460f      	mov	r7, r1
 800d344:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d348:	f7f3 f956 	bl	80005f8 <__aeabi_dmul>
 800d34c:	4632      	mov	r2, r6
 800d34e:	463b      	mov	r3, r7
 800d350:	f7f2 ff9a 	bl	8000288 <__aeabi_dsub>
 800d354:	4606      	mov	r6, r0
 800d356:	460f      	mov	r7, r1
 800d358:	e764      	b.n	800d224 <__ieee754_rem_pio2+0x18c>
 800d35a:	4b1b      	ldr	r3, [pc, #108]	; (800d3c8 <__ieee754_rem_pio2+0x330>)
 800d35c:	4598      	cmp	r8, r3
 800d35e:	dd35      	ble.n	800d3cc <__ieee754_rem_pio2+0x334>
 800d360:	ee10 2a10 	vmov	r2, s0
 800d364:	463b      	mov	r3, r7
 800d366:	4630      	mov	r0, r6
 800d368:	4639      	mov	r1, r7
 800d36a:	f7f2 ff8d 	bl	8000288 <__aeabi_dsub>
 800d36e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d372:	e9c4 0100 	strd	r0, r1, [r4]
 800d376:	e6a1      	b.n	800d0bc <__ieee754_rem_pio2+0x24>
 800d378:	54400000 	.word	0x54400000
 800d37c:	3ff921fb 	.word	0x3ff921fb
 800d380:	1a626331 	.word	0x1a626331
 800d384:	3dd0b461 	.word	0x3dd0b461
 800d388:	1a600000 	.word	0x1a600000
 800d38c:	3dd0b461 	.word	0x3dd0b461
 800d390:	2e037073 	.word	0x2e037073
 800d394:	3ba3198a 	.word	0x3ba3198a
 800d398:	6dc9c883 	.word	0x6dc9c883
 800d39c:	3fe45f30 	.word	0x3fe45f30
 800d3a0:	2e000000 	.word	0x2e000000
 800d3a4:	3ba3198a 	.word	0x3ba3198a
 800d3a8:	252049c1 	.word	0x252049c1
 800d3ac:	397b839a 	.word	0x397b839a
 800d3b0:	3fe921fb 	.word	0x3fe921fb
 800d3b4:	4002d97b 	.word	0x4002d97b
 800d3b8:	3ff921fb 	.word	0x3ff921fb
 800d3bc:	413921fb 	.word	0x413921fb
 800d3c0:	3fe00000 	.word	0x3fe00000
 800d3c4:	0800e5e4 	.word	0x0800e5e4
 800d3c8:	7fefffff 	.word	0x7fefffff
 800d3cc:	ea4f 5528 	mov.w	r5, r8, asr #20
 800d3d0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800d3d4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800d3d8:	4630      	mov	r0, r6
 800d3da:	460f      	mov	r7, r1
 800d3dc:	f7f3 fbbc 	bl	8000b58 <__aeabi_d2iz>
 800d3e0:	f7f3 f8a0 	bl	8000524 <__aeabi_i2d>
 800d3e4:	4602      	mov	r2, r0
 800d3e6:	460b      	mov	r3, r1
 800d3e8:	4630      	mov	r0, r6
 800d3ea:	4639      	mov	r1, r7
 800d3ec:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d3f0:	f7f2 ff4a 	bl	8000288 <__aeabi_dsub>
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	4b1f      	ldr	r3, [pc, #124]	; (800d474 <__ieee754_rem_pio2+0x3dc>)
 800d3f8:	f7f3 f8fe 	bl	80005f8 <__aeabi_dmul>
 800d3fc:	460f      	mov	r7, r1
 800d3fe:	4606      	mov	r6, r0
 800d400:	f7f3 fbaa 	bl	8000b58 <__aeabi_d2iz>
 800d404:	f7f3 f88e 	bl	8000524 <__aeabi_i2d>
 800d408:	4602      	mov	r2, r0
 800d40a:	460b      	mov	r3, r1
 800d40c:	4630      	mov	r0, r6
 800d40e:	4639      	mov	r1, r7
 800d410:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d414:	f7f2 ff38 	bl	8000288 <__aeabi_dsub>
 800d418:	2200      	movs	r2, #0
 800d41a:	4b16      	ldr	r3, [pc, #88]	; (800d474 <__ieee754_rem_pio2+0x3dc>)
 800d41c:	f7f3 f8ec 	bl	80005f8 <__aeabi_dmul>
 800d420:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d424:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800d428:	f04f 0803 	mov.w	r8, #3
 800d42c:	2600      	movs	r6, #0
 800d42e:	2700      	movs	r7, #0
 800d430:	4632      	mov	r2, r6
 800d432:	463b      	mov	r3, r7
 800d434:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800d438:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800d43c:	f7f3 fb44 	bl	8000ac8 <__aeabi_dcmpeq>
 800d440:	b9b0      	cbnz	r0, 800d470 <__ieee754_rem_pio2+0x3d8>
 800d442:	4b0d      	ldr	r3, [pc, #52]	; (800d478 <__ieee754_rem_pio2+0x3e0>)
 800d444:	9301      	str	r3, [sp, #4]
 800d446:	2302      	movs	r3, #2
 800d448:	9300      	str	r3, [sp, #0]
 800d44a:	462a      	mov	r2, r5
 800d44c:	4643      	mov	r3, r8
 800d44e:	4621      	mov	r1, r4
 800d450:	a806      	add	r0, sp, #24
 800d452:	f000 f98d 	bl	800d770 <__kernel_rem_pio2>
 800d456:	9b04      	ldr	r3, [sp, #16]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	4605      	mov	r5, r0
 800d45c:	f6bf ae58 	bge.w	800d110 <__ieee754_rem_pio2+0x78>
 800d460:	6863      	ldr	r3, [r4, #4]
 800d462:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d466:	6063      	str	r3, [r4, #4]
 800d468:	68e3      	ldr	r3, [r4, #12]
 800d46a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d46e:	e746      	b.n	800d2fe <__ieee754_rem_pio2+0x266>
 800d470:	46d0      	mov	r8, sl
 800d472:	e7dd      	b.n	800d430 <__ieee754_rem_pio2+0x398>
 800d474:	41700000 	.word	0x41700000
 800d478:	0800e664 	.word	0x0800e664

0800d47c <__ieee754_sqrt>:
 800d47c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d480:	4955      	ldr	r1, [pc, #340]	; (800d5d8 <__ieee754_sqrt+0x15c>)
 800d482:	ec55 4b10 	vmov	r4, r5, d0
 800d486:	43a9      	bics	r1, r5
 800d488:	462b      	mov	r3, r5
 800d48a:	462a      	mov	r2, r5
 800d48c:	d112      	bne.n	800d4b4 <__ieee754_sqrt+0x38>
 800d48e:	ee10 2a10 	vmov	r2, s0
 800d492:	ee10 0a10 	vmov	r0, s0
 800d496:	4629      	mov	r1, r5
 800d498:	f7f3 f8ae 	bl	80005f8 <__aeabi_dmul>
 800d49c:	4602      	mov	r2, r0
 800d49e:	460b      	mov	r3, r1
 800d4a0:	4620      	mov	r0, r4
 800d4a2:	4629      	mov	r1, r5
 800d4a4:	f7f2 fef2 	bl	800028c <__adddf3>
 800d4a8:	4604      	mov	r4, r0
 800d4aa:	460d      	mov	r5, r1
 800d4ac:	ec45 4b10 	vmov	d0, r4, r5
 800d4b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4b4:	2d00      	cmp	r5, #0
 800d4b6:	ee10 0a10 	vmov	r0, s0
 800d4ba:	4621      	mov	r1, r4
 800d4bc:	dc0f      	bgt.n	800d4de <__ieee754_sqrt+0x62>
 800d4be:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d4c2:	4330      	orrs	r0, r6
 800d4c4:	d0f2      	beq.n	800d4ac <__ieee754_sqrt+0x30>
 800d4c6:	b155      	cbz	r5, 800d4de <__ieee754_sqrt+0x62>
 800d4c8:	ee10 2a10 	vmov	r2, s0
 800d4cc:	4620      	mov	r0, r4
 800d4ce:	4629      	mov	r1, r5
 800d4d0:	f7f2 feda 	bl	8000288 <__aeabi_dsub>
 800d4d4:	4602      	mov	r2, r0
 800d4d6:	460b      	mov	r3, r1
 800d4d8:	f7f3 f9b8 	bl	800084c <__aeabi_ddiv>
 800d4dc:	e7e4      	b.n	800d4a8 <__ieee754_sqrt+0x2c>
 800d4de:	151b      	asrs	r3, r3, #20
 800d4e0:	d073      	beq.n	800d5ca <__ieee754_sqrt+0x14e>
 800d4e2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d4e6:	07dd      	lsls	r5, r3, #31
 800d4e8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800d4ec:	bf48      	it	mi
 800d4ee:	0fc8      	lsrmi	r0, r1, #31
 800d4f0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800d4f4:	bf44      	itt	mi
 800d4f6:	0049      	lslmi	r1, r1, #1
 800d4f8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800d4fc:	2500      	movs	r5, #0
 800d4fe:	1058      	asrs	r0, r3, #1
 800d500:	0fcb      	lsrs	r3, r1, #31
 800d502:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800d506:	0049      	lsls	r1, r1, #1
 800d508:	2316      	movs	r3, #22
 800d50a:	462c      	mov	r4, r5
 800d50c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800d510:	19a7      	adds	r7, r4, r6
 800d512:	4297      	cmp	r7, r2
 800d514:	bfde      	ittt	le
 800d516:	19bc      	addle	r4, r7, r6
 800d518:	1bd2      	suble	r2, r2, r7
 800d51a:	19ad      	addle	r5, r5, r6
 800d51c:	0fcf      	lsrs	r7, r1, #31
 800d51e:	3b01      	subs	r3, #1
 800d520:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800d524:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d528:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d52c:	d1f0      	bne.n	800d510 <__ieee754_sqrt+0x94>
 800d52e:	f04f 0c20 	mov.w	ip, #32
 800d532:	469e      	mov	lr, r3
 800d534:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800d538:	42a2      	cmp	r2, r4
 800d53a:	eb06 070e 	add.w	r7, r6, lr
 800d53e:	dc02      	bgt.n	800d546 <__ieee754_sqrt+0xca>
 800d540:	d112      	bne.n	800d568 <__ieee754_sqrt+0xec>
 800d542:	428f      	cmp	r7, r1
 800d544:	d810      	bhi.n	800d568 <__ieee754_sqrt+0xec>
 800d546:	2f00      	cmp	r7, #0
 800d548:	eb07 0e06 	add.w	lr, r7, r6
 800d54c:	da42      	bge.n	800d5d4 <__ieee754_sqrt+0x158>
 800d54e:	f1be 0f00 	cmp.w	lr, #0
 800d552:	db3f      	blt.n	800d5d4 <__ieee754_sqrt+0x158>
 800d554:	f104 0801 	add.w	r8, r4, #1
 800d558:	1b12      	subs	r2, r2, r4
 800d55a:	428f      	cmp	r7, r1
 800d55c:	bf88      	it	hi
 800d55e:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800d562:	1bc9      	subs	r1, r1, r7
 800d564:	4433      	add	r3, r6
 800d566:	4644      	mov	r4, r8
 800d568:	0052      	lsls	r2, r2, #1
 800d56a:	f1bc 0c01 	subs.w	ip, ip, #1
 800d56e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800d572:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d576:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d57a:	d1dd      	bne.n	800d538 <__ieee754_sqrt+0xbc>
 800d57c:	430a      	orrs	r2, r1
 800d57e:	d006      	beq.n	800d58e <__ieee754_sqrt+0x112>
 800d580:	1c5c      	adds	r4, r3, #1
 800d582:	bf13      	iteet	ne
 800d584:	3301      	addne	r3, #1
 800d586:	3501      	addeq	r5, #1
 800d588:	4663      	moveq	r3, ip
 800d58a:	f023 0301 	bicne.w	r3, r3, #1
 800d58e:	106a      	asrs	r2, r5, #1
 800d590:	085b      	lsrs	r3, r3, #1
 800d592:	07e9      	lsls	r1, r5, #31
 800d594:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800d598:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800d59c:	bf48      	it	mi
 800d59e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800d5a2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800d5a6:	461c      	mov	r4, r3
 800d5a8:	e780      	b.n	800d4ac <__ieee754_sqrt+0x30>
 800d5aa:	0aca      	lsrs	r2, r1, #11
 800d5ac:	3815      	subs	r0, #21
 800d5ae:	0549      	lsls	r1, r1, #21
 800d5b0:	2a00      	cmp	r2, #0
 800d5b2:	d0fa      	beq.n	800d5aa <__ieee754_sqrt+0x12e>
 800d5b4:	02d6      	lsls	r6, r2, #11
 800d5b6:	d50a      	bpl.n	800d5ce <__ieee754_sqrt+0x152>
 800d5b8:	f1c3 0420 	rsb	r4, r3, #32
 800d5bc:	fa21 f404 	lsr.w	r4, r1, r4
 800d5c0:	1e5d      	subs	r5, r3, #1
 800d5c2:	4099      	lsls	r1, r3
 800d5c4:	4322      	orrs	r2, r4
 800d5c6:	1b43      	subs	r3, r0, r5
 800d5c8:	e78b      	b.n	800d4e2 <__ieee754_sqrt+0x66>
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	e7f0      	b.n	800d5b0 <__ieee754_sqrt+0x134>
 800d5ce:	0052      	lsls	r2, r2, #1
 800d5d0:	3301      	adds	r3, #1
 800d5d2:	e7ef      	b.n	800d5b4 <__ieee754_sqrt+0x138>
 800d5d4:	46a0      	mov	r8, r4
 800d5d6:	e7bf      	b.n	800d558 <__ieee754_sqrt+0xdc>
 800d5d8:	7ff00000 	.word	0x7ff00000
 800d5dc:	00000000 	.word	0x00000000

0800d5e0 <__kernel_cos>:
 800d5e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5e4:	ec59 8b10 	vmov	r8, r9, d0
 800d5e8:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800d5ec:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800d5f0:	ed2d 8b02 	vpush	{d8}
 800d5f4:	eeb0 8a41 	vmov.f32	s16, s2
 800d5f8:	eef0 8a61 	vmov.f32	s17, s3
 800d5fc:	da07      	bge.n	800d60e <__kernel_cos+0x2e>
 800d5fe:	ee10 0a10 	vmov	r0, s0
 800d602:	4649      	mov	r1, r9
 800d604:	f7f3 faa8 	bl	8000b58 <__aeabi_d2iz>
 800d608:	2800      	cmp	r0, #0
 800d60a:	f000 8089 	beq.w	800d720 <__kernel_cos+0x140>
 800d60e:	4642      	mov	r2, r8
 800d610:	464b      	mov	r3, r9
 800d612:	4640      	mov	r0, r8
 800d614:	4649      	mov	r1, r9
 800d616:	f7f2 ffef 	bl	80005f8 <__aeabi_dmul>
 800d61a:	2200      	movs	r2, #0
 800d61c:	4b4e      	ldr	r3, [pc, #312]	; (800d758 <__kernel_cos+0x178>)
 800d61e:	4604      	mov	r4, r0
 800d620:	460d      	mov	r5, r1
 800d622:	f7f2 ffe9 	bl	80005f8 <__aeabi_dmul>
 800d626:	a340      	add	r3, pc, #256	; (adr r3, 800d728 <__kernel_cos+0x148>)
 800d628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d62c:	4682      	mov	sl, r0
 800d62e:	468b      	mov	fp, r1
 800d630:	4620      	mov	r0, r4
 800d632:	4629      	mov	r1, r5
 800d634:	f7f2 ffe0 	bl	80005f8 <__aeabi_dmul>
 800d638:	a33d      	add	r3, pc, #244	; (adr r3, 800d730 <__kernel_cos+0x150>)
 800d63a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d63e:	f7f2 fe25 	bl	800028c <__adddf3>
 800d642:	4622      	mov	r2, r4
 800d644:	462b      	mov	r3, r5
 800d646:	f7f2 ffd7 	bl	80005f8 <__aeabi_dmul>
 800d64a:	a33b      	add	r3, pc, #236	; (adr r3, 800d738 <__kernel_cos+0x158>)
 800d64c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d650:	f7f2 fe1a 	bl	8000288 <__aeabi_dsub>
 800d654:	4622      	mov	r2, r4
 800d656:	462b      	mov	r3, r5
 800d658:	f7f2 ffce 	bl	80005f8 <__aeabi_dmul>
 800d65c:	a338      	add	r3, pc, #224	; (adr r3, 800d740 <__kernel_cos+0x160>)
 800d65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d662:	f7f2 fe13 	bl	800028c <__adddf3>
 800d666:	4622      	mov	r2, r4
 800d668:	462b      	mov	r3, r5
 800d66a:	f7f2 ffc5 	bl	80005f8 <__aeabi_dmul>
 800d66e:	a336      	add	r3, pc, #216	; (adr r3, 800d748 <__kernel_cos+0x168>)
 800d670:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d674:	f7f2 fe08 	bl	8000288 <__aeabi_dsub>
 800d678:	4622      	mov	r2, r4
 800d67a:	462b      	mov	r3, r5
 800d67c:	f7f2 ffbc 	bl	80005f8 <__aeabi_dmul>
 800d680:	a333      	add	r3, pc, #204	; (adr r3, 800d750 <__kernel_cos+0x170>)
 800d682:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d686:	f7f2 fe01 	bl	800028c <__adddf3>
 800d68a:	4622      	mov	r2, r4
 800d68c:	462b      	mov	r3, r5
 800d68e:	f7f2 ffb3 	bl	80005f8 <__aeabi_dmul>
 800d692:	4622      	mov	r2, r4
 800d694:	462b      	mov	r3, r5
 800d696:	f7f2 ffaf 	bl	80005f8 <__aeabi_dmul>
 800d69a:	ec53 2b18 	vmov	r2, r3, d8
 800d69e:	4604      	mov	r4, r0
 800d6a0:	460d      	mov	r5, r1
 800d6a2:	4640      	mov	r0, r8
 800d6a4:	4649      	mov	r1, r9
 800d6a6:	f7f2 ffa7 	bl	80005f8 <__aeabi_dmul>
 800d6aa:	460b      	mov	r3, r1
 800d6ac:	4602      	mov	r2, r0
 800d6ae:	4629      	mov	r1, r5
 800d6b0:	4620      	mov	r0, r4
 800d6b2:	f7f2 fde9 	bl	8000288 <__aeabi_dsub>
 800d6b6:	4b29      	ldr	r3, [pc, #164]	; (800d75c <__kernel_cos+0x17c>)
 800d6b8:	429e      	cmp	r6, r3
 800d6ba:	4680      	mov	r8, r0
 800d6bc:	4689      	mov	r9, r1
 800d6be:	dc11      	bgt.n	800d6e4 <__kernel_cos+0x104>
 800d6c0:	4602      	mov	r2, r0
 800d6c2:	460b      	mov	r3, r1
 800d6c4:	4650      	mov	r0, sl
 800d6c6:	4659      	mov	r1, fp
 800d6c8:	f7f2 fdde 	bl	8000288 <__aeabi_dsub>
 800d6cc:	460b      	mov	r3, r1
 800d6ce:	4924      	ldr	r1, [pc, #144]	; (800d760 <__kernel_cos+0x180>)
 800d6d0:	4602      	mov	r2, r0
 800d6d2:	2000      	movs	r0, #0
 800d6d4:	f7f2 fdd8 	bl	8000288 <__aeabi_dsub>
 800d6d8:	ecbd 8b02 	vpop	{d8}
 800d6dc:	ec41 0b10 	vmov	d0, r0, r1
 800d6e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6e4:	4b1f      	ldr	r3, [pc, #124]	; (800d764 <__kernel_cos+0x184>)
 800d6e6:	491e      	ldr	r1, [pc, #120]	; (800d760 <__kernel_cos+0x180>)
 800d6e8:	429e      	cmp	r6, r3
 800d6ea:	bfcc      	ite	gt
 800d6ec:	4d1e      	ldrgt	r5, [pc, #120]	; (800d768 <__kernel_cos+0x188>)
 800d6ee:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800d6f2:	2400      	movs	r4, #0
 800d6f4:	4622      	mov	r2, r4
 800d6f6:	462b      	mov	r3, r5
 800d6f8:	2000      	movs	r0, #0
 800d6fa:	f7f2 fdc5 	bl	8000288 <__aeabi_dsub>
 800d6fe:	4622      	mov	r2, r4
 800d700:	4606      	mov	r6, r0
 800d702:	460f      	mov	r7, r1
 800d704:	462b      	mov	r3, r5
 800d706:	4650      	mov	r0, sl
 800d708:	4659      	mov	r1, fp
 800d70a:	f7f2 fdbd 	bl	8000288 <__aeabi_dsub>
 800d70e:	4642      	mov	r2, r8
 800d710:	464b      	mov	r3, r9
 800d712:	f7f2 fdb9 	bl	8000288 <__aeabi_dsub>
 800d716:	4602      	mov	r2, r0
 800d718:	460b      	mov	r3, r1
 800d71a:	4630      	mov	r0, r6
 800d71c:	4639      	mov	r1, r7
 800d71e:	e7d9      	b.n	800d6d4 <__kernel_cos+0xf4>
 800d720:	2000      	movs	r0, #0
 800d722:	490f      	ldr	r1, [pc, #60]	; (800d760 <__kernel_cos+0x180>)
 800d724:	e7d8      	b.n	800d6d8 <__kernel_cos+0xf8>
 800d726:	bf00      	nop
 800d728:	be8838d4 	.word	0xbe8838d4
 800d72c:	bda8fae9 	.word	0xbda8fae9
 800d730:	bdb4b1c4 	.word	0xbdb4b1c4
 800d734:	3e21ee9e 	.word	0x3e21ee9e
 800d738:	809c52ad 	.word	0x809c52ad
 800d73c:	3e927e4f 	.word	0x3e927e4f
 800d740:	19cb1590 	.word	0x19cb1590
 800d744:	3efa01a0 	.word	0x3efa01a0
 800d748:	16c15177 	.word	0x16c15177
 800d74c:	3f56c16c 	.word	0x3f56c16c
 800d750:	5555554c 	.word	0x5555554c
 800d754:	3fa55555 	.word	0x3fa55555
 800d758:	3fe00000 	.word	0x3fe00000
 800d75c:	3fd33332 	.word	0x3fd33332
 800d760:	3ff00000 	.word	0x3ff00000
 800d764:	3fe90000 	.word	0x3fe90000
 800d768:	3fd20000 	.word	0x3fd20000
 800d76c:	00000000 	.word	0x00000000

0800d770 <__kernel_rem_pio2>:
 800d770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d774:	ed2d 8b02 	vpush	{d8}
 800d778:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800d77c:	1ed4      	subs	r4, r2, #3
 800d77e:	9308      	str	r3, [sp, #32]
 800d780:	9101      	str	r1, [sp, #4]
 800d782:	4bc5      	ldr	r3, [pc, #788]	; (800da98 <__kernel_rem_pio2+0x328>)
 800d784:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800d786:	9009      	str	r0, [sp, #36]	; 0x24
 800d788:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d78c:	9304      	str	r3, [sp, #16]
 800d78e:	9b08      	ldr	r3, [sp, #32]
 800d790:	3b01      	subs	r3, #1
 800d792:	9307      	str	r3, [sp, #28]
 800d794:	2318      	movs	r3, #24
 800d796:	fb94 f4f3 	sdiv	r4, r4, r3
 800d79a:	f06f 0317 	mvn.w	r3, #23
 800d79e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800d7a2:	fb04 3303 	mla	r3, r4, r3, r3
 800d7a6:	eb03 0a02 	add.w	sl, r3, r2
 800d7aa:	9b04      	ldr	r3, [sp, #16]
 800d7ac:	9a07      	ldr	r2, [sp, #28]
 800d7ae:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800da88 <__kernel_rem_pio2+0x318>
 800d7b2:	eb03 0802 	add.w	r8, r3, r2
 800d7b6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800d7b8:	1aa7      	subs	r7, r4, r2
 800d7ba:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d7be:	ae22      	add	r6, sp, #136	; 0x88
 800d7c0:	2500      	movs	r5, #0
 800d7c2:	4545      	cmp	r5, r8
 800d7c4:	dd13      	ble.n	800d7ee <__kernel_rem_pio2+0x7e>
 800d7c6:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800da88 <__kernel_rem_pio2+0x318>
 800d7ca:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800d7ce:	2600      	movs	r6, #0
 800d7d0:	9b04      	ldr	r3, [sp, #16]
 800d7d2:	429e      	cmp	r6, r3
 800d7d4:	dc32      	bgt.n	800d83c <__kernel_rem_pio2+0xcc>
 800d7d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7d8:	9302      	str	r3, [sp, #8]
 800d7da:	9b08      	ldr	r3, [sp, #32]
 800d7dc:	199d      	adds	r5, r3, r6
 800d7de:	ab22      	add	r3, sp, #136	; 0x88
 800d7e0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d7e4:	9306      	str	r3, [sp, #24]
 800d7e6:	ec59 8b18 	vmov	r8, r9, d8
 800d7ea:	2700      	movs	r7, #0
 800d7ec:	e01f      	b.n	800d82e <__kernel_rem_pio2+0xbe>
 800d7ee:	42ef      	cmn	r7, r5
 800d7f0:	d407      	bmi.n	800d802 <__kernel_rem_pio2+0x92>
 800d7f2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d7f6:	f7f2 fe95 	bl	8000524 <__aeabi_i2d>
 800d7fa:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d7fe:	3501      	adds	r5, #1
 800d800:	e7df      	b.n	800d7c2 <__kernel_rem_pio2+0x52>
 800d802:	ec51 0b18 	vmov	r0, r1, d8
 800d806:	e7f8      	b.n	800d7fa <__kernel_rem_pio2+0x8a>
 800d808:	9906      	ldr	r1, [sp, #24]
 800d80a:	9d02      	ldr	r5, [sp, #8]
 800d80c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800d810:	9106      	str	r1, [sp, #24]
 800d812:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800d816:	9502      	str	r5, [sp, #8]
 800d818:	f7f2 feee 	bl	80005f8 <__aeabi_dmul>
 800d81c:	4602      	mov	r2, r0
 800d81e:	460b      	mov	r3, r1
 800d820:	4640      	mov	r0, r8
 800d822:	4649      	mov	r1, r9
 800d824:	f7f2 fd32 	bl	800028c <__adddf3>
 800d828:	3701      	adds	r7, #1
 800d82a:	4680      	mov	r8, r0
 800d82c:	4689      	mov	r9, r1
 800d82e:	9b07      	ldr	r3, [sp, #28]
 800d830:	429f      	cmp	r7, r3
 800d832:	dde9      	ble.n	800d808 <__kernel_rem_pio2+0x98>
 800d834:	e8eb 8902 	strd	r8, r9, [fp], #8
 800d838:	3601      	adds	r6, #1
 800d83a:	e7c9      	b.n	800d7d0 <__kernel_rem_pio2+0x60>
 800d83c:	9b04      	ldr	r3, [sp, #16]
 800d83e:	aa0e      	add	r2, sp, #56	; 0x38
 800d840:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d844:	930c      	str	r3, [sp, #48]	; 0x30
 800d846:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800d848:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d84c:	9c04      	ldr	r4, [sp, #16]
 800d84e:	930b      	str	r3, [sp, #44]	; 0x2c
 800d850:	ab9a      	add	r3, sp, #616	; 0x268
 800d852:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800d856:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d85a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800d85e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800d862:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800d866:	ab9a      	add	r3, sp, #616	; 0x268
 800d868:	445b      	add	r3, fp
 800d86a:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800d86e:	2500      	movs	r5, #0
 800d870:	1b63      	subs	r3, r4, r5
 800d872:	2b00      	cmp	r3, #0
 800d874:	dc78      	bgt.n	800d968 <__kernel_rem_pio2+0x1f8>
 800d876:	4650      	mov	r0, sl
 800d878:	ec49 8b10 	vmov	d0, r8, r9
 800d87c:	f000 fc0c 	bl	800e098 <scalbn>
 800d880:	ec57 6b10 	vmov	r6, r7, d0
 800d884:	2200      	movs	r2, #0
 800d886:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d88a:	ee10 0a10 	vmov	r0, s0
 800d88e:	4639      	mov	r1, r7
 800d890:	f7f2 feb2 	bl	80005f8 <__aeabi_dmul>
 800d894:	ec41 0b10 	vmov	d0, r0, r1
 800d898:	f000 fb6e 	bl	800df78 <floor>
 800d89c:	2200      	movs	r2, #0
 800d89e:	ec51 0b10 	vmov	r0, r1, d0
 800d8a2:	4b7e      	ldr	r3, [pc, #504]	; (800da9c <__kernel_rem_pio2+0x32c>)
 800d8a4:	f7f2 fea8 	bl	80005f8 <__aeabi_dmul>
 800d8a8:	4602      	mov	r2, r0
 800d8aa:	460b      	mov	r3, r1
 800d8ac:	4630      	mov	r0, r6
 800d8ae:	4639      	mov	r1, r7
 800d8b0:	f7f2 fcea 	bl	8000288 <__aeabi_dsub>
 800d8b4:	460f      	mov	r7, r1
 800d8b6:	4606      	mov	r6, r0
 800d8b8:	f7f3 f94e 	bl	8000b58 <__aeabi_d2iz>
 800d8bc:	9006      	str	r0, [sp, #24]
 800d8be:	f7f2 fe31 	bl	8000524 <__aeabi_i2d>
 800d8c2:	4602      	mov	r2, r0
 800d8c4:	460b      	mov	r3, r1
 800d8c6:	4630      	mov	r0, r6
 800d8c8:	4639      	mov	r1, r7
 800d8ca:	f7f2 fcdd 	bl	8000288 <__aeabi_dsub>
 800d8ce:	f1ba 0f00 	cmp.w	sl, #0
 800d8d2:	4606      	mov	r6, r0
 800d8d4:	460f      	mov	r7, r1
 800d8d6:	dd6c      	ble.n	800d9b2 <__kernel_rem_pio2+0x242>
 800d8d8:	1e62      	subs	r2, r4, #1
 800d8da:	ab0e      	add	r3, sp, #56	; 0x38
 800d8dc:	f1ca 0118 	rsb	r1, sl, #24
 800d8e0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d8e4:	9d06      	ldr	r5, [sp, #24]
 800d8e6:	fa40 f301 	asr.w	r3, r0, r1
 800d8ea:	441d      	add	r5, r3
 800d8ec:	408b      	lsls	r3, r1
 800d8ee:	1ac0      	subs	r0, r0, r3
 800d8f0:	ab0e      	add	r3, sp, #56	; 0x38
 800d8f2:	9506      	str	r5, [sp, #24]
 800d8f4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800d8f8:	f1ca 0317 	rsb	r3, sl, #23
 800d8fc:	fa40 f303 	asr.w	r3, r0, r3
 800d900:	9302      	str	r3, [sp, #8]
 800d902:	9b02      	ldr	r3, [sp, #8]
 800d904:	2b00      	cmp	r3, #0
 800d906:	dd62      	ble.n	800d9ce <__kernel_rem_pio2+0x25e>
 800d908:	9b06      	ldr	r3, [sp, #24]
 800d90a:	2200      	movs	r2, #0
 800d90c:	3301      	adds	r3, #1
 800d90e:	9306      	str	r3, [sp, #24]
 800d910:	4615      	mov	r5, r2
 800d912:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d916:	4294      	cmp	r4, r2
 800d918:	f300 8095 	bgt.w	800da46 <__kernel_rem_pio2+0x2d6>
 800d91c:	f1ba 0f00 	cmp.w	sl, #0
 800d920:	dd07      	ble.n	800d932 <__kernel_rem_pio2+0x1c2>
 800d922:	f1ba 0f01 	cmp.w	sl, #1
 800d926:	f000 80a2 	beq.w	800da6e <__kernel_rem_pio2+0x2fe>
 800d92a:	f1ba 0f02 	cmp.w	sl, #2
 800d92e:	f000 80c1 	beq.w	800dab4 <__kernel_rem_pio2+0x344>
 800d932:	9b02      	ldr	r3, [sp, #8]
 800d934:	2b02      	cmp	r3, #2
 800d936:	d14a      	bne.n	800d9ce <__kernel_rem_pio2+0x25e>
 800d938:	4632      	mov	r2, r6
 800d93a:	463b      	mov	r3, r7
 800d93c:	2000      	movs	r0, #0
 800d93e:	4958      	ldr	r1, [pc, #352]	; (800daa0 <__kernel_rem_pio2+0x330>)
 800d940:	f7f2 fca2 	bl	8000288 <__aeabi_dsub>
 800d944:	4606      	mov	r6, r0
 800d946:	460f      	mov	r7, r1
 800d948:	2d00      	cmp	r5, #0
 800d94a:	d040      	beq.n	800d9ce <__kernel_rem_pio2+0x25e>
 800d94c:	4650      	mov	r0, sl
 800d94e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800da90 <__kernel_rem_pio2+0x320>
 800d952:	f000 fba1 	bl	800e098 <scalbn>
 800d956:	4630      	mov	r0, r6
 800d958:	4639      	mov	r1, r7
 800d95a:	ec53 2b10 	vmov	r2, r3, d0
 800d95e:	f7f2 fc93 	bl	8000288 <__aeabi_dsub>
 800d962:	4606      	mov	r6, r0
 800d964:	460f      	mov	r7, r1
 800d966:	e032      	b.n	800d9ce <__kernel_rem_pio2+0x25e>
 800d968:	2200      	movs	r2, #0
 800d96a:	4b4e      	ldr	r3, [pc, #312]	; (800daa4 <__kernel_rem_pio2+0x334>)
 800d96c:	4640      	mov	r0, r8
 800d96e:	4649      	mov	r1, r9
 800d970:	f7f2 fe42 	bl	80005f8 <__aeabi_dmul>
 800d974:	f7f3 f8f0 	bl	8000b58 <__aeabi_d2iz>
 800d978:	f7f2 fdd4 	bl	8000524 <__aeabi_i2d>
 800d97c:	2200      	movs	r2, #0
 800d97e:	4b4a      	ldr	r3, [pc, #296]	; (800daa8 <__kernel_rem_pio2+0x338>)
 800d980:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d984:	f7f2 fe38 	bl	80005f8 <__aeabi_dmul>
 800d988:	4602      	mov	r2, r0
 800d98a:	460b      	mov	r3, r1
 800d98c:	4640      	mov	r0, r8
 800d98e:	4649      	mov	r1, r9
 800d990:	f7f2 fc7a 	bl	8000288 <__aeabi_dsub>
 800d994:	f7f3 f8e0 	bl	8000b58 <__aeabi_d2iz>
 800d998:	ab0e      	add	r3, sp, #56	; 0x38
 800d99a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800d99e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800d9a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d9a6:	f7f2 fc71 	bl	800028c <__adddf3>
 800d9aa:	3501      	adds	r5, #1
 800d9ac:	4680      	mov	r8, r0
 800d9ae:	4689      	mov	r9, r1
 800d9b0:	e75e      	b.n	800d870 <__kernel_rem_pio2+0x100>
 800d9b2:	d105      	bne.n	800d9c0 <__kernel_rem_pio2+0x250>
 800d9b4:	1e63      	subs	r3, r4, #1
 800d9b6:	aa0e      	add	r2, sp, #56	; 0x38
 800d9b8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800d9bc:	15c3      	asrs	r3, r0, #23
 800d9be:	e79f      	b.n	800d900 <__kernel_rem_pio2+0x190>
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	4b3a      	ldr	r3, [pc, #232]	; (800daac <__kernel_rem_pio2+0x33c>)
 800d9c4:	f7f3 f89e 	bl	8000b04 <__aeabi_dcmpge>
 800d9c8:	2800      	cmp	r0, #0
 800d9ca:	d139      	bne.n	800da40 <__kernel_rem_pio2+0x2d0>
 800d9cc:	9002      	str	r0, [sp, #8]
 800d9ce:	2200      	movs	r2, #0
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	4630      	mov	r0, r6
 800d9d4:	4639      	mov	r1, r7
 800d9d6:	f7f3 f877 	bl	8000ac8 <__aeabi_dcmpeq>
 800d9da:	2800      	cmp	r0, #0
 800d9dc:	f000 80c7 	beq.w	800db6e <__kernel_rem_pio2+0x3fe>
 800d9e0:	1e65      	subs	r5, r4, #1
 800d9e2:	462b      	mov	r3, r5
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	9904      	ldr	r1, [sp, #16]
 800d9e8:	428b      	cmp	r3, r1
 800d9ea:	da6a      	bge.n	800dac2 <__kernel_rem_pio2+0x352>
 800d9ec:	2a00      	cmp	r2, #0
 800d9ee:	f000 8088 	beq.w	800db02 <__kernel_rem_pio2+0x392>
 800d9f2:	ab0e      	add	r3, sp, #56	; 0x38
 800d9f4:	f1aa 0a18 	sub.w	sl, sl, #24
 800d9f8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	f000 80b4 	beq.w	800db6a <__kernel_rem_pio2+0x3fa>
 800da02:	4650      	mov	r0, sl
 800da04:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800da90 <__kernel_rem_pio2+0x320>
 800da08:	f000 fb46 	bl	800e098 <scalbn>
 800da0c:	00ec      	lsls	r4, r5, #3
 800da0e:	ab72      	add	r3, sp, #456	; 0x1c8
 800da10:	191e      	adds	r6, r3, r4
 800da12:	ec59 8b10 	vmov	r8, r9, d0
 800da16:	f106 0a08 	add.w	sl, r6, #8
 800da1a:	462f      	mov	r7, r5
 800da1c:	2f00      	cmp	r7, #0
 800da1e:	f280 80df 	bge.w	800dbe0 <__kernel_rem_pio2+0x470>
 800da22:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800da88 <__kernel_rem_pio2+0x318>
 800da26:	f04f 0a00 	mov.w	sl, #0
 800da2a:	eba5 030a 	sub.w	r3, r5, sl
 800da2e:	2b00      	cmp	r3, #0
 800da30:	f2c0 810a 	blt.w	800dc48 <__kernel_rem_pio2+0x4d8>
 800da34:	f8df b078 	ldr.w	fp, [pc, #120]	; 800dab0 <__kernel_rem_pio2+0x340>
 800da38:	ec59 8b18 	vmov	r8, r9, d8
 800da3c:	2700      	movs	r7, #0
 800da3e:	e0f5      	b.n	800dc2c <__kernel_rem_pio2+0x4bc>
 800da40:	2302      	movs	r3, #2
 800da42:	9302      	str	r3, [sp, #8]
 800da44:	e760      	b.n	800d908 <__kernel_rem_pio2+0x198>
 800da46:	ab0e      	add	r3, sp, #56	; 0x38
 800da48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da4c:	b94d      	cbnz	r5, 800da62 <__kernel_rem_pio2+0x2f2>
 800da4e:	b12b      	cbz	r3, 800da5c <__kernel_rem_pio2+0x2ec>
 800da50:	a80e      	add	r0, sp, #56	; 0x38
 800da52:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800da56:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800da5a:	2301      	movs	r3, #1
 800da5c:	3201      	adds	r2, #1
 800da5e:	461d      	mov	r5, r3
 800da60:	e759      	b.n	800d916 <__kernel_rem_pio2+0x1a6>
 800da62:	a80e      	add	r0, sp, #56	; 0x38
 800da64:	1acb      	subs	r3, r1, r3
 800da66:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800da6a:	462b      	mov	r3, r5
 800da6c:	e7f6      	b.n	800da5c <__kernel_rem_pio2+0x2ec>
 800da6e:	1e62      	subs	r2, r4, #1
 800da70:	ab0e      	add	r3, sp, #56	; 0x38
 800da72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da76:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800da7a:	a90e      	add	r1, sp, #56	; 0x38
 800da7c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800da80:	e757      	b.n	800d932 <__kernel_rem_pio2+0x1c2>
 800da82:	bf00      	nop
 800da84:	f3af 8000 	nop.w
	...
 800da94:	3ff00000 	.word	0x3ff00000
 800da98:	0800e7b0 	.word	0x0800e7b0
 800da9c:	40200000 	.word	0x40200000
 800daa0:	3ff00000 	.word	0x3ff00000
 800daa4:	3e700000 	.word	0x3e700000
 800daa8:	41700000 	.word	0x41700000
 800daac:	3fe00000 	.word	0x3fe00000
 800dab0:	0800e770 	.word	0x0800e770
 800dab4:	1e62      	subs	r2, r4, #1
 800dab6:	ab0e      	add	r3, sp, #56	; 0x38
 800dab8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dabc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800dac0:	e7db      	b.n	800da7a <__kernel_rem_pio2+0x30a>
 800dac2:	a90e      	add	r1, sp, #56	; 0x38
 800dac4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800dac8:	3b01      	subs	r3, #1
 800daca:	430a      	orrs	r2, r1
 800dacc:	e78b      	b.n	800d9e6 <__kernel_rem_pio2+0x276>
 800dace:	3301      	adds	r3, #1
 800dad0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800dad4:	2900      	cmp	r1, #0
 800dad6:	d0fa      	beq.n	800dace <__kernel_rem_pio2+0x35e>
 800dad8:	9a08      	ldr	r2, [sp, #32]
 800dada:	4422      	add	r2, r4
 800dadc:	00d2      	lsls	r2, r2, #3
 800dade:	a922      	add	r1, sp, #136	; 0x88
 800dae0:	18e3      	adds	r3, r4, r3
 800dae2:	9206      	str	r2, [sp, #24]
 800dae4:	440a      	add	r2, r1
 800dae6:	9302      	str	r3, [sp, #8]
 800dae8:	f10b 0108 	add.w	r1, fp, #8
 800daec:	f102 0308 	add.w	r3, r2, #8
 800daf0:	1c66      	adds	r6, r4, #1
 800daf2:	910a      	str	r1, [sp, #40]	; 0x28
 800daf4:	2500      	movs	r5, #0
 800daf6:	930d      	str	r3, [sp, #52]	; 0x34
 800daf8:	9b02      	ldr	r3, [sp, #8]
 800dafa:	42b3      	cmp	r3, r6
 800dafc:	da04      	bge.n	800db08 <__kernel_rem_pio2+0x398>
 800dafe:	461c      	mov	r4, r3
 800db00:	e6a6      	b.n	800d850 <__kernel_rem_pio2+0xe0>
 800db02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800db04:	2301      	movs	r3, #1
 800db06:	e7e3      	b.n	800dad0 <__kernel_rem_pio2+0x360>
 800db08:	9b06      	ldr	r3, [sp, #24]
 800db0a:	18ef      	adds	r7, r5, r3
 800db0c:	ab22      	add	r3, sp, #136	; 0x88
 800db0e:	441f      	add	r7, r3
 800db10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db12:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800db16:	f7f2 fd05 	bl	8000524 <__aeabi_i2d>
 800db1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db1c:	461c      	mov	r4, r3
 800db1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800db20:	e9c7 0100 	strd	r0, r1, [r7]
 800db24:	eb03 0b05 	add.w	fp, r3, r5
 800db28:	2700      	movs	r7, #0
 800db2a:	f04f 0800 	mov.w	r8, #0
 800db2e:	f04f 0900 	mov.w	r9, #0
 800db32:	9b07      	ldr	r3, [sp, #28]
 800db34:	429f      	cmp	r7, r3
 800db36:	dd08      	ble.n	800db4a <__kernel_rem_pio2+0x3da>
 800db38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db3a:	aa72      	add	r2, sp, #456	; 0x1c8
 800db3c:	18eb      	adds	r3, r5, r3
 800db3e:	4413      	add	r3, r2
 800db40:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800db44:	3601      	adds	r6, #1
 800db46:	3508      	adds	r5, #8
 800db48:	e7d6      	b.n	800daf8 <__kernel_rem_pio2+0x388>
 800db4a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800db4e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800db52:	f7f2 fd51 	bl	80005f8 <__aeabi_dmul>
 800db56:	4602      	mov	r2, r0
 800db58:	460b      	mov	r3, r1
 800db5a:	4640      	mov	r0, r8
 800db5c:	4649      	mov	r1, r9
 800db5e:	f7f2 fb95 	bl	800028c <__adddf3>
 800db62:	3701      	adds	r7, #1
 800db64:	4680      	mov	r8, r0
 800db66:	4689      	mov	r9, r1
 800db68:	e7e3      	b.n	800db32 <__kernel_rem_pio2+0x3c2>
 800db6a:	3d01      	subs	r5, #1
 800db6c:	e741      	b.n	800d9f2 <__kernel_rem_pio2+0x282>
 800db6e:	f1ca 0000 	rsb	r0, sl, #0
 800db72:	ec47 6b10 	vmov	d0, r6, r7
 800db76:	f000 fa8f 	bl	800e098 <scalbn>
 800db7a:	ec57 6b10 	vmov	r6, r7, d0
 800db7e:	2200      	movs	r2, #0
 800db80:	4b99      	ldr	r3, [pc, #612]	; (800dde8 <__kernel_rem_pio2+0x678>)
 800db82:	ee10 0a10 	vmov	r0, s0
 800db86:	4639      	mov	r1, r7
 800db88:	f7f2 ffbc 	bl	8000b04 <__aeabi_dcmpge>
 800db8c:	b1f8      	cbz	r0, 800dbce <__kernel_rem_pio2+0x45e>
 800db8e:	2200      	movs	r2, #0
 800db90:	4b96      	ldr	r3, [pc, #600]	; (800ddec <__kernel_rem_pio2+0x67c>)
 800db92:	4630      	mov	r0, r6
 800db94:	4639      	mov	r1, r7
 800db96:	f7f2 fd2f 	bl	80005f8 <__aeabi_dmul>
 800db9a:	f7f2 ffdd 	bl	8000b58 <__aeabi_d2iz>
 800db9e:	4680      	mov	r8, r0
 800dba0:	f7f2 fcc0 	bl	8000524 <__aeabi_i2d>
 800dba4:	2200      	movs	r2, #0
 800dba6:	4b90      	ldr	r3, [pc, #576]	; (800dde8 <__kernel_rem_pio2+0x678>)
 800dba8:	f7f2 fd26 	bl	80005f8 <__aeabi_dmul>
 800dbac:	460b      	mov	r3, r1
 800dbae:	4602      	mov	r2, r0
 800dbb0:	4639      	mov	r1, r7
 800dbb2:	4630      	mov	r0, r6
 800dbb4:	f7f2 fb68 	bl	8000288 <__aeabi_dsub>
 800dbb8:	f7f2 ffce 	bl	8000b58 <__aeabi_d2iz>
 800dbbc:	1c65      	adds	r5, r4, #1
 800dbbe:	ab0e      	add	r3, sp, #56	; 0x38
 800dbc0:	f10a 0a18 	add.w	sl, sl, #24
 800dbc4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800dbc8:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800dbcc:	e719      	b.n	800da02 <__kernel_rem_pio2+0x292>
 800dbce:	4630      	mov	r0, r6
 800dbd0:	4639      	mov	r1, r7
 800dbd2:	f7f2 ffc1 	bl	8000b58 <__aeabi_d2iz>
 800dbd6:	ab0e      	add	r3, sp, #56	; 0x38
 800dbd8:	4625      	mov	r5, r4
 800dbda:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800dbde:	e710      	b.n	800da02 <__kernel_rem_pio2+0x292>
 800dbe0:	ab0e      	add	r3, sp, #56	; 0x38
 800dbe2:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800dbe6:	f7f2 fc9d 	bl	8000524 <__aeabi_i2d>
 800dbea:	4642      	mov	r2, r8
 800dbec:	464b      	mov	r3, r9
 800dbee:	f7f2 fd03 	bl	80005f8 <__aeabi_dmul>
 800dbf2:	2200      	movs	r2, #0
 800dbf4:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800dbf8:	4b7c      	ldr	r3, [pc, #496]	; (800ddec <__kernel_rem_pio2+0x67c>)
 800dbfa:	4640      	mov	r0, r8
 800dbfc:	4649      	mov	r1, r9
 800dbfe:	f7f2 fcfb 	bl	80005f8 <__aeabi_dmul>
 800dc02:	3f01      	subs	r7, #1
 800dc04:	4680      	mov	r8, r0
 800dc06:	4689      	mov	r9, r1
 800dc08:	e708      	b.n	800da1c <__kernel_rem_pio2+0x2ac>
 800dc0a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800dc0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc12:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800dc16:	f7f2 fcef 	bl	80005f8 <__aeabi_dmul>
 800dc1a:	4602      	mov	r2, r0
 800dc1c:	460b      	mov	r3, r1
 800dc1e:	4640      	mov	r0, r8
 800dc20:	4649      	mov	r1, r9
 800dc22:	f7f2 fb33 	bl	800028c <__adddf3>
 800dc26:	3701      	adds	r7, #1
 800dc28:	4680      	mov	r8, r0
 800dc2a:	4689      	mov	r9, r1
 800dc2c:	9b04      	ldr	r3, [sp, #16]
 800dc2e:	429f      	cmp	r7, r3
 800dc30:	dc01      	bgt.n	800dc36 <__kernel_rem_pio2+0x4c6>
 800dc32:	45ba      	cmp	sl, r7
 800dc34:	dae9      	bge.n	800dc0a <__kernel_rem_pio2+0x49a>
 800dc36:	ab4a      	add	r3, sp, #296	; 0x128
 800dc38:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800dc3c:	e9c3 8900 	strd	r8, r9, [r3]
 800dc40:	f10a 0a01 	add.w	sl, sl, #1
 800dc44:	3e08      	subs	r6, #8
 800dc46:	e6f0      	b.n	800da2a <__kernel_rem_pio2+0x2ba>
 800dc48:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800dc4a:	2b03      	cmp	r3, #3
 800dc4c:	d85b      	bhi.n	800dd06 <__kernel_rem_pio2+0x596>
 800dc4e:	e8df f003 	tbb	[pc, r3]
 800dc52:	264a      	.short	0x264a
 800dc54:	0226      	.short	0x0226
 800dc56:	ab9a      	add	r3, sp, #616	; 0x268
 800dc58:	441c      	add	r4, r3
 800dc5a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800dc5e:	46a2      	mov	sl, r4
 800dc60:	46ab      	mov	fp, r5
 800dc62:	f1bb 0f00 	cmp.w	fp, #0
 800dc66:	dc6c      	bgt.n	800dd42 <__kernel_rem_pio2+0x5d2>
 800dc68:	46a2      	mov	sl, r4
 800dc6a:	46ab      	mov	fp, r5
 800dc6c:	f1bb 0f01 	cmp.w	fp, #1
 800dc70:	f300 8086 	bgt.w	800dd80 <__kernel_rem_pio2+0x610>
 800dc74:	2000      	movs	r0, #0
 800dc76:	2100      	movs	r1, #0
 800dc78:	2d01      	cmp	r5, #1
 800dc7a:	f300 80a0 	bgt.w	800ddbe <__kernel_rem_pio2+0x64e>
 800dc7e:	9b02      	ldr	r3, [sp, #8]
 800dc80:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800dc84:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	f040 809e 	bne.w	800ddca <__kernel_rem_pio2+0x65a>
 800dc8e:	9b01      	ldr	r3, [sp, #4]
 800dc90:	e9c3 7800 	strd	r7, r8, [r3]
 800dc94:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800dc98:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800dc9c:	e033      	b.n	800dd06 <__kernel_rem_pio2+0x596>
 800dc9e:	3408      	adds	r4, #8
 800dca0:	ab4a      	add	r3, sp, #296	; 0x128
 800dca2:	441c      	add	r4, r3
 800dca4:	462e      	mov	r6, r5
 800dca6:	2000      	movs	r0, #0
 800dca8:	2100      	movs	r1, #0
 800dcaa:	2e00      	cmp	r6, #0
 800dcac:	da3a      	bge.n	800dd24 <__kernel_rem_pio2+0x5b4>
 800dcae:	9b02      	ldr	r3, [sp, #8]
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d03d      	beq.n	800dd30 <__kernel_rem_pio2+0x5c0>
 800dcb4:	4602      	mov	r2, r0
 800dcb6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dcba:	9c01      	ldr	r4, [sp, #4]
 800dcbc:	e9c4 2300 	strd	r2, r3, [r4]
 800dcc0:	4602      	mov	r2, r0
 800dcc2:	460b      	mov	r3, r1
 800dcc4:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800dcc8:	f7f2 fade 	bl	8000288 <__aeabi_dsub>
 800dccc:	ae4c      	add	r6, sp, #304	; 0x130
 800dcce:	2401      	movs	r4, #1
 800dcd0:	42a5      	cmp	r5, r4
 800dcd2:	da30      	bge.n	800dd36 <__kernel_rem_pio2+0x5c6>
 800dcd4:	9b02      	ldr	r3, [sp, #8]
 800dcd6:	b113      	cbz	r3, 800dcde <__kernel_rem_pio2+0x56e>
 800dcd8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dcdc:	4619      	mov	r1, r3
 800dcde:	9b01      	ldr	r3, [sp, #4]
 800dce0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800dce4:	e00f      	b.n	800dd06 <__kernel_rem_pio2+0x596>
 800dce6:	ab9a      	add	r3, sp, #616	; 0x268
 800dce8:	441c      	add	r4, r3
 800dcea:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800dcee:	2000      	movs	r0, #0
 800dcf0:	2100      	movs	r1, #0
 800dcf2:	2d00      	cmp	r5, #0
 800dcf4:	da10      	bge.n	800dd18 <__kernel_rem_pio2+0x5a8>
 800dcf6:	9b02      	ldr	r3, [sp, #8]
 800dcf8:	b113      	cbz	r3, 800dd00 <__kernel_rem_pio2+0x590>
 800dcfa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dcfe:	4619      	mov	r1, r3
 800dd00:	9b01      	ldr	r3, [sp, #4]
 800dd02:	e9c3 0100 	strd	r0, r1, [r3]
 800dd06:	9b06      	ldr	r3, [sp, #24]
 800dd08:	f003 0007 	and.w	r0, r3, #7
 800dd0c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800dd10:	ecbd 8b02 	vpop	{d8}
 800dd14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd18:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800dd1c:	f7f2 fab6 	bl	800028c <__adddf3>
 800dd20:	3d01      	subs	r5, #1
 800dd22:	e7e6      	b.n	800dcf2 <__kernel_rem_pio2+0x582>
 800dd24:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800dd28:	f7f2 fab0 	bl	800028c <__adddf3>
 800dd2c:	3e01      	subs	r6, #1
 800dd2e:	e7bc      	b.n	800dcaa <__kernel_rem_pio2+0x53a>
 800dd30:	4602      	mov	r2, r0
 800dd32:	460b      	mov	r3, r1
 800dd34:	e7c1      	b.n	800dcba <__kernel_rem_pio2+0x54a>
 800dd36:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800dd3a:	f7f2 faa7 	bl	800028c <__adddf3>
 800dd3e:	3401      	adds	r4, #1
 800dd40:	e7c6      	b.n	800dcd0 <__kernel_rem_pio2+0x560>
 800dd42:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800dd46:	ed3a 7b02 	vldmdb	sl!, {d7}
 800dd4a:	4640      	mov	r0, r8
 800dd4c:	ec53 2b17 	vmov	r2, r3, d7
 800dd50:	4649      	mov	r1, r9
 800dd52:	ed8d 7b04 	vstr	d7, [sp, #16]
 800dd56:	f7f2 fa99 	bl	800028c <__adddf3>
 800dd5a:	4602      	mov	r2, r0
 800dd5c:	460b      	mov	r3, r1
 800dd5e:	4606      	mov	r6, r0
 800dd60:	460f      	mov	r7, r1
 800dd62:	4640      	mov	r0, r8
 800dd64:	4649      	mov	r1, r9
 800dd66:	f7f2 fa8f 	bl	8000288 <__aeabi_dsub>
 800dd6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd6e:	f7f2 fa8d 	bl	800028c <__adddf3>
 800dd72:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800dd76:	e9ca 0100 	strd	r0, r1, [sl]
 800dd7a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800dd7e:	e770      	b.n	800dc62 <__kernel_rem_pio2+0x4f2>
 800dd80:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800dd84:	ed3a 7b02 	vldmdb	sl!, {d7}
 800dd88:	4630      	mov	r0, r6
 800dd8a:	ec53 2b17 	vmov	r2, r3, d7
 800dd8e:	4639      	mov	r1, r7
 800dd90:	ed8d 7b04 	vstr	d7, [sp, #16]
 800dd94:	f7f2 fa7a 	bl	800028c <__adddf3>
 800dd98:	4602      	mov	r2, r0
 800dd9a:	460b      	mov	r3, r1
 800dd9c:	4680      	mov	r8, r0
 800dd9e:	4689      	mov	r9, r1
 800dda0:	4630      	mov	r0, r6
 800dda2:	4639      	mov	r1, r7
 800dda4:	f7f2 fa70 	bl	8000288 <__aeabi_dsub>
 800dda8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ddac:	f7f2 fa6e 	bl	800028c <__adddf3>
 800ddb0:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800ddb4:	e9ca 0100 	strd	r0, r1, [sl]
 800ddb8:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800ddbc:	e756      	b.n	800dc6c <__kernel_rem_pio2+0x4fc>
 800ddbe:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ddc2:	f7f2 fa63 	bl	800028c <__adddf3>
 800ddc6:	3d01      	subs	r5, #1
 800ddc8:	e756      	b.n	800dc78 <__kernel_rem_pio2+0x508>
 800ddca:	9b01      	ldr	r3, [sp, #4]
 800ddcc:	9a01      	ldr	r2, [sp, #4]
 800ddce:	601f      	str	r7, [r3, #0]
 800ddd0:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800ddd4:	605c      	str	r4, [r3, #4]
 800ddd6:	609d      	str	r5, [r3, #8]
 800ddd8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800dddc:	60d3      	str	r3, [r2, #12]
 800ddde:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dde2:	6110      	str	r0, [r2, #16]
 800dde4:	6153      	str	r3, [r2, #20]
 800dde6:	e78e      	b.n	800dd06 <__kernel_rem_pio2+0x596>
 800dde8:	41700000 	.word	0x41700000
 800ddec:	3e700000 	.word	0x3e700000

0800ddf0 <__kernel_sin>:
 800ddf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddf4:	ec55 4b10 	vmov	r4, r5, d0
 800ddf8:	b085      	sub	sp, #20
 800ddfa:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ddfe:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800de02:	ed8d 1b00 	vstr	d1, [sp]
 800de06:	9002      	str	r0, [sp, #8]
 800de08:	da06      	bge.n	800de18 <__kernel_sin+0x28>
 800de0a:	ee10 0a10 	vmov	r0, s0
 800de0e:	4629      	mov	r1, r5
 800de10:	f7f2 fea2 	bl	8000b58 <__aeabi_d2iz>
 800de14:	2800      	cmp	r0, #0
 800de16:	d051      	beq.n	800debc <__kernel_sin+0xcc>
 800de18:	4622      	mov	r2, r4
 800de1a:	462b      	mov	r3, r5
 800de1c:	4620      	mov	r0, r4
 800de1e:	4629      	mov	r1, r5
 800de20:	f7f2 fbea 	bl	80005f8 <__aeabi_dmul>
 800de24:	4682      	mov	sl, r0
 800de26:	468b      	mov	fp, r1
 800de28:	4602      	mov	r2, r0
 800de2a:	460b      	mov	r3, r1
 800de2c:	4620      	mov	r0, r4
 800de2e:	4629      	mov	r1, r5
 800de30:	f7f2 fbe2 	bl	80005f8 <__aeabi_dmul>
 800de34:	a341      	add	r3, pc, #260	; (adr r3, 800df3c <__kernel_sin+0x14c>)
 800de36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de3a:	4680      	mov	r8, r0
 800de3c:	4689      	mov	r9, r1
 800de3e:	4650      	mov	r0, sl
 800de40:	4659      	mov	r1, fp
 800de42:	f7f2 fbd9 	bl	80005f8 <__aeabi_dmul>
 800de46:	a33f      	add	r3, pc, #252	; (adr r3, 800df44 <__kernel_sin+0x154>)
 800de48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de4c:	f7f2 fa1c 	bl	8000288 <__aeabi_dsub>
 800de50:	4652      	mov	r2, sl
 800de52:	465b      	mov	r3, fp
 800de54:	f7f2 fbd0 	bl	80005f8 <__aeabi_dmul>
 800de58:	a33c      	add	r3, pc, #240	; (adr r3, 800df4c <__kernel_sin+0x15c>)
 800de5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de5e:	f7f2 fa15 	bl	800028c <__adddf3>
 800de62:	4652      	mov	r2, sl
 800de64:	465b      	mov	r3, fp
 800de66:	f7f2 fbc7 	bl	80005f8 <__aeabi_dmul>
 800de6a:	a33a      	add	r3, pc, #232	; (adr r3, 800df54 <__kernel_sin+0x164>)
 800de6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de70:	f7f2 fa0a 	bl	8000288 <__aeabi_dsub>
 800de74:	4652      	mov	r2, sl
 800de76:	465b      	mov	r3, fp
 800de78:	f7f2 fbbe 	bl	80005f8 <__aeabi_dmul>
 800de7c:	a337      	add	r3, pc, #220	; (adr r3, 800df5c <__kernel_sin+0x16c>)
 800de7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de82:	f7f2 fa03 	bl	800028c <__adddf3>
 800de86:	9b02      	ldr	r3, [sp, #8]
 800de88:	4606      	mov	r6, r0
 800de8a:	460f      	mov	r7, r1
 800de8c:	b9db      	cbnz	r3, 800dec6 <__kernel_sin+0xd6>
 800de8e:	4602      	mov	r2, r0
 800de90:	460b      	mov	r3, r1
 800de92:	4650      	mov	r0, sl
 800de94:	4659      	mov	r1, fp
 800de96:	f7f2 fbaf 	bl	80005f8 <__aeabi_dmul>
 800de9a:	a325      	add	r3, pc, #148	; (adr r3, 800df30 <__kernel_sin+0x140>)
 800de9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dea0:	f7f2 f9f2 	bl	8000288 <__aeabi_dsub>
 800dea4:	4642      	mov	r2, r8
 800dea6:	464b      	mov	r3, r9
 800dea8:	f7f2 fba6 	bl	80005f8 <__aeabi_dmul>
 800deac:	4602      	mov	r2, r0
 800deae:	460b      	mov	r3, r1
 800deb0:	4620      	mov	r0, r4
 800deb2:	4629      	mov	r1, r5
 800deb4:	f7f2 f9ea 	bl	800028c <__adddf3>
 800deb8:	4604      	mov	r4, r0
 800deba:	460d      	mov	r5, r1
 800debc:	ec45 4b10 	vmov	d0, r4, r5
 800dec0:	b005      	add	sp, #20
 800dec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dec6:	2200      	movs	r2, #0
 800dec8:	4b1b      	ldr	r3, [pc, #108]	; (800df38 <__kernel_sin+0x148>)
 800deca:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dece:	f7f2 fb93 	bl	80005f8 <__aeabi_dmul>
 800ded2:	4632      	mov	r2, r6
 800ded4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ded8:	463b      	mov	r3, r7
 800deda:	4640      	mov	r0, r8
 800dedc:	4649      	mov	r1, r9
 800dede:	f7f2 fb8b 	bl	80005f8 <__aeabi_dmul>
 800dee2:	4602      	mov	r2, r0
 800dee4:	460b      	mov	r3, r1
 800dee6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800deea:	f7f2 f9cd 	bl	8000288 <__aeabi_dsub>
 800deee:	4652      	mov	r2, sl
 800def0:	465b      	mov	r3, fp
 800def2:	f7f2 fb81 	bl	80005f8 <__aeabi_dmul>
 800def6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800defa:	f7f2 f9c5 	bl	8000288 <__aeabi_dsub>
 800defe:	a30c      	add	r3, pc, #48	; (adr r3, 800df30 <__kernel_sin+0x140>)
 800df00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df04:	4606      	mov	r6, r0
 800df06:	460f      	mov	r7, r1
 800df08:	4640      	mov	r0, r8
 800df0a:	4649      	mov	r1, r9
 800df0c:	f7f2 fb74 	bl	80005f8 <__aeabi_dmul>
 800df10:	4602      	mov	r2, r0
 800df12:	460b      	mov	r3, r1
 800df14:	4630      	mov	r0, r6
 800df16:	4639      	mov	r1, r7
 800df18:	f7f2 f9b8 	bl	800028c <__adddf3>
 800df1c:	4602      	mov	r2, r0
 800df1e:	460b      	mov	r3, r1
 800df20:	4620      	mov	r0, r4
 800df22:	4629      	mov	r1, r5
 800df24:	f7f2 f9b0 	bl	8000288 <__aeabi_dsub>
 800df28:	e7c6      	b.n	800deb8 <__kernel_sin+0xc8>
 800df2a:	bf00      	nop
 800df2c:	f3af 8000 	nop.w
 800df30:	55555549 	.word	0x55555549
 800df34:	3fc55555 	.word	0x3fc55555
 800df38:	3fe00000 	.word	0x3fe00000
 800df3c:	5acfd57c 	.word	0x5acfd57c
 800df40:	3de5d93a 	.word	0x3de5d93a
 800df44:	8a2b9ceb 	.word	0x8a2b9ceb
 800df48:	3e5ae5e6 	.word	0x3e5ae5e6
 800df4c:	57b1fe7d 	.word	0x57b1fe7d
 800df50:	3ec71de3 	.word	0x3ec71de3
 800df54:	19c161d5 	.word	0x19c161d5
 800df58:	3f2a01a0 	.word	0x3f2a01a0
 800df5c:	1110f8a6 	.word	0x1110f8a6
 800df60:	3f811111 	.word	0x3f811111

0800df64 <fabs>:
 800df64:	ec51 0b10 	vmov	r0, r1, d0
 800df68:	ee10 2a10 	vmov	r2, s0
 800df6c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800df70:	ec43 2b10 	vmov	d0, r2, r3
 800df74:	4770      	bx	lr
	...

0800df78 <floor>:
 800df78:	ec51 0b10 	vmov	r0, r1, d0
 800df7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df80:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800df84:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800df88:	2e13      	cmp	r6, #19
 800df8a:	460c      	mov	r4, r1
 800df8c:	ee10 5a10 	vmov	r5, s0
 800df90:	4680      	mov	r8, r0
 800df92:	dc34      	bgt.n	800dffe <floor+0x86>
 800df94:	2e00      	cmp	r6, #0
 800df96:	da16      	bge.n	800dfc6 <floor+0x4e>
 800df98:	a335      	add	r3, pc, #212	; (adr r3, 800e070 <floor+0xf8>)
 800df9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df9e:	f7f2 f975 	bl	800028c <__adddf3>
 800dfa2:	2200      	movs	r2, #0
 800dfa4:	2300      	movs	r3, #0
 800dfa6:	f7f2 fdb7 	bl	8000b18 <__aeabi_dcmpgt>
 800dfaa:	b148      	cbz	r0, 800dfc0 <floor+0x48>
 800dfac:	2c00      	cmp	r4, #0
 800dfae:	da59      	bge.n	800e064 <floor+0xec>
 800dfb0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800dfb4:	4a30      	ldr	r2, [pc, #192]	; (800e078 <floor+0x100>)
 800dfb6:	432b      	orrs	r3, r5
 800dfb8:	2500      	movs	r5, #0
 800dfba:	42ab      	cmp	r3, r5
 800dfbc:	bf18      	it	ne
 800dfbe:	4614      	movne	r4, r2
 800dfc0:	4621      	mov	r1, r4
 800dfc2:	4628      	mov	r0, r5
 800dfc4:	e025      	b.n	800e012 <floor+0x9a>
 800dfc6:	4f2d      	ldr	r7, [pc, #180]	; (800e07c <floor+0x104>)
 800dfc8:	4137      	asrs	r7, r6
 800dfca:	ea01 0307 	and.w	r3, r1, r7
 800dfce:	4303      	orrs	r3, r0
 800dfd0:	d01f      	beq.n	800e012 <floor+0x9a>
 800dfd2:	a327      	add	r3, pc, #156	; (adr r3, 800e070 <floor+0xf8>)
 800dfd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfd8:	f7f2 f958 	bl	800028c <__adddf3>
 800dfdc:	2200      	movs	r2, #0
 800dfde:	2300      	movs	r3, #0
 800dfe0:	f7f2 fd9a 	bl	8000b18 <__aeabi_dcmpgt>
 800dfe4:	2800      	cmp	r0, #0
 800dfe6:	d0eb      	beq.n	800dfc0 <floor+0x48>
 800dfe8:	2c00      	cmp	r4, #0
 800dfea:	bfbe      	ittt	lt
 800dfec:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800dff0:	fa43 f606 	asrlt.w	r6, r3, r6
 800dff4:	19a4      	addlt	r4, r4, r6
 800dff6:	ea24 0407 	bic.w	r4, r4, r7
 800dffa:	2500      	movs	r5, #0
 800dffc:	e7e0      	b.n	800dfc0 <floor+0x48>
 800dffe:	2e33      	cmp	r6, #51	; 0x33
 800e000:	dd0b      	ble.n	800e01a <floor+0xa2>
 800e002:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e006:	d104      	bne.n	800e012 <floor+0x9a>
 800e008:	ee10 2a10 	vmov	r2, s0
 800e00c:	460b      	mov	r3, r1
 800e00e:	f7f2 f93d 	bl	800028c <__adddf3>
 800e012:	ec41 0b10 	vmov	d0, r0, r1
 800e016:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e01a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800e01e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e022:	fa23 f707 	lsr.w	r7, r3, r7
 800e026:	4207      	tst	r7, r0
 800e028:	d0f3      	beq.n	800e012 <floor+0x9a>
 800e02a:	a311      	add	r3, pc, #68	; (adr r3, 800e070 <floor+0xf8>)
 800e02c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e030:	f7f2 f92c 	bl	800028c <__adddf3>
 800e034:	2200      	movs	r2, #0
 800e036:	2300      	movs	r3, #0
 800e038:	f7f2 fd6e 	bl	8000b18 <__aeabi_dcmpgt>
 800e03c:	2800      	cmp	r0, #0
 800e03e:	d0bf      	beq.n	800dfc0 <floor+0x48>
 800e040:	2c00      	cmp	r4, #0
 800e042:	da02      	bge.n	800e04a <floor+0xd2>
 800e044:	2e14      	cmp	r6, #20
 800e046:	d103      	bne.n	800e050 <floor+0xd8>
 800e048:	3401      	adds	r4, #1
 800e04a:	ea25 0507 	bic.w	r5, r5, r7
 800e04e:	e7b7      	b.n	800dfc0 <floor+0x48>
 800e050:	2301      	movs	r3, #1
 800e052:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800e056:	fa03 f606 	lsl.w	r6, r3, r6
 800e05a:	4435      	add	r5, r6
 800e05c:	4545      	cmp	r5, r8
 800e05e:	bf38      	it	cc
 800e060:	18e4      	addcc	r4, r4, r3
 800e062:	e7f2      	b.n	800e04a <floor+0xd2>
 800e064:	2500      	movs	r5, #0
 800e066:	462c      	mov	r4, r5
 800e068:	e7aa      	b.n	800dfc0 <floor+0x48>
 800e06a:	bf00      	nop
 800e06c:	f3af 8000 	nop.w
 800e070:	8800759c 	.word	0x8800759c
 800e074:	7e37e43c 	.word	0x7e37e43c
 800e078:	bff00000 	.word	0xbff00000
 800e07c:	000fffff 	.word	0x000fffff

0800e080 <matherr>:
 800e080:	2000      	movs	r0, #0
 800e082:	4770      	bx	lr
 800e084:	0000      	movs	r0, r0
	...

0800e088 <nan>:
 800e088:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e090 <nan+0x8>
 800e08c:	4770      	bx	lr
 800e08e:	bf00      	nop
 800e090:	00000000 	.word	0x00000000
 800e094:	7ff80000 	.word	0x7ff80000

0800e098 <scalbn>:
 800e098:	b570      	push	{r4, r5, r6, lr}
 800e09a:	ec55 4b10 	vmov	r4, r5, d0
 800e09e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e0a2:	4606      	mov	r6, r0
 800e0a4:	462b      	mov	r3, r5
 800e0a6:	b9aa      	cbnz	r2, 800e0d4 <scalbn+0x3c>
 800e0a8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e0ac:	4323      	orrs	r3, r4
 800e0ae:	d03b      	beq.n	800e128 <scalbn+0x90>
 800e0b0:	4b31      	ldr	r3, [pc, #196]	; (800e178 <scalbn+0xe0>)
 800e0b2:	4629      	mov	r1, r5
 800e0b4:	2200      	movs	r2, #0
 800e0b6:	ee10 0a10 	vmov	r0, s0
 800e0ba:	f7f2 fa9d 	bl	80005f8 <__aeabi_dmul>
 800e0be:	4b2f      	ldr	r3, [pc, #188]	; (800e17c <scalbn+0xe4>)
 800e0c0:	429e      	cmp	r6, r3
 800e0c2:	4604      	mov	r4, r0
 800e0c4:	460d      	mov	r5, r1
 800e0c6:	da12      	bge.n	800e0ee <scalbn+0x56>
 800e0c8:	a327      	add	r3, pc, #156	; (adr r3, 800e168 <scalbn+0xd0>)
 800e0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ce:	f7f2 fa93 	bl	80005f8 <__aeabi_dmul>
 800e0d2:	e009      	b.n	800e0e8 <scalbn+0x50>
 800e0d4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e0d8:	428a      	cmp	r2, r1
 800e0da:	d10c      	bne.n	800e0f6 <scalbn+0x5e>
 800e0dc:	ee10 2a10 	vmov	r2, s0
 800e0e0:	4620      	mov	r0, r4
 800e0e2:	4629      	mov	r1, r5
 800e0e4:	f7f2 f8d2 	bl	800028c <__adddf3>
 800e0e8:	4604      	mov	r4, r0
 800e0ea:	460d      	mov	r5, r1
 800e0ec:	e01c      	b.n	800e128 <scalbn+0x90>
 800e0ee:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e0f2:	460b      	mov	r3, r1
 800e0f4:	3a36      	subs	r2, #54	; 0x36
 800e0f6:	4432      	add	r2, r6
 800e0f8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e0fc:	428a      	cmp	r2, r1
 800e0fe:	dd0b      	ble.n	800e118 <scalbn+0x80>
 800e100:	ec45 4b11 	vmov	d1, r4, r5
 800e104:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800e170 <scalbn+0xd8>
 800e108:	f000 f83c 	bl	800e184 <copysign>
 800e10c:	a318      	add	r3, pc, #96	; (adr r3, 800e170 <scalbn+0xd8>)
 800e10e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e112:	ec51 0b10 	vmov	r0, r1, d0
 800e116:	e7da      	b.n	800e0ce <scalbn+0x36>
 800e118:	2a00      	cmp	r2, #0
 800e11a:	dd08      	ble.n	800e12e <scalbn+0x96>
 800e11c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e120:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e124:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e128:	ec45 4b10 	vmov	d0, r4, r5
 800e12c:	bd70      	pop	{r4, r5, r6, pc}
 800e12e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e132:	da0d      	bge.n	800e150 <scalbn+0xb8>
 800e134:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e138:	429e      	cmp	r6, r3
 800e13a:	ec45 4b11 	vmov	d1, r4, r5
 800e13e:	dce1      	bgt.n	800e104 <scalbn+0x6c>
 800e140:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800e168 <scalbn+0xd0>
 800e144:	f000 f81e 	bl	800e184 <copysign>
 800e148:	a307      	add	r3, pc, #28	; (adr r3, 800e168 <scalbn+0xd0>)
 800e14a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e14e:	e7e0      	b.n	800e112 <scalbn+0x7a>
 800e150:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e154:	3236      	adds	r2, #54	; 0x36
 800e156:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e15a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e15e:	4620      	mov	r0, r4
 800e160:	4629      	mov	r1, r5
 800e162:	2200      	movs	r2, #0
 800e164:	4b06      	ldr	r3, [pc, #24]	; (800e180 <scalbn+0xe8>)
 800e166:	e7b2      	b.n	800e0ce <scalbn+0x36>
 800e168:	c2f8f359 	.word	0xc2f8f359
 800e16c:	01a56e1f 	.word	0x01a56e1f
 800e170:	8800759c 	.word	0x8800759c
 800e174:	7e37e43c 	.word	0x7e37e43c
 800e178:	43500000 	.word	0x43500000
 800e17c:	ffff3cb0 	.word	0xffff3cb0
 800e180:	3c900000 	.word	0x3c900000

0800e184 <copysign>:
 800e184:	ec51 0b10 	vmov	r0, r1, d0
 800e188:	ee11 0a90 	vmov	r0, s3
 800e18c:	ee10 2a10 	vmov	r2, s0
 800e190:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e194:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800e198:	ea41 0300 	orr.w	r3, r1, r0
 800e19c:	ec43 2b10 	vmov	d0, r2, r3
 800e1a0:	4770      	bx	lr
	...

0800e1a4 <_init>:
 800e1a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1a6:	bf00      	nop
 800e1a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1aa:	bc08      	pop	{r3}
 800e1ac:	469e      	mov	lr, r3
 800e1ae:	4770      	bx	lr

0800e1b0 <_fini>:
 800e1b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1b2:	bf00      	nop
 800e1b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1b6:	bc08      	pop	{r3}
 800e1b8:	469e      	mov	lr, r3
 800e1ba:	4770      	bx	lr
