\hypertarget{stm32f7xx__hal__pwr_8h}{}\section{Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f7xx\+\_\+hal\+\_\+pwr.h File Reference}
\label{stm32f7xx__hal__pwr_8h}\index{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_pwr.h@{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_pwr.h}}


Header file of P\+WR H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h\char`\"{}}\newline
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em P\+WR P\+VD configuration structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+P\+V\+D\+L\+E\+V\+E\+L\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f90ed5fb8f7820030d4af6dd328e878}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V0}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+P\+V\+D\+L\+E\+V\+E\+L\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c408bce8836b7af46141cddcd6f20ac}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V1}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+P\+V\+D\+L\+E\+V\+E\+L\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ecef9c0e7ba8ce56e16245bc71e08f}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V2}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+P\+V\+D\+L\+E\+V\+E\+L\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582890057e060cbf8a55109adf7e0de1}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V3}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+P\+V\+D\+L\+E\+V\+E\+L\+\_\+4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cd20cdf94731917fce93dfd4edbd779}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V4}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+P\+V\+D\+L\+E\+V\+E\+L\+\_\+5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf62a1df94e4815553b9f4d7a0ba8d38d}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V5}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+P\+V\+D\+L\+E\+V\+E\+L\+\_\+6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb05102ebd0b1df9e1224e4dfa4f56f}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+P\+L\+S\+\_\+\+L\+E\+V6}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+P\+V\+D\+L\+E\+V\+E\+L\+\_\+7}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga3a4bf701a36a14a4edf4dc5a28153277}{P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+M\+O\+D\+E\+\_\+\+N\+O\+R\+M\+AL}}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga102d7b8354419990a2a780f61cd020a6}{P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+R\+I\+S\+I\+NG}}~((uint32\+\_\+t)0x00010001\+U)
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_gab600a54f3a588de836cfe4b727ab8a53}{P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+F\+A\+L\+L\+I\+NG}}~((uint32\+\_\+t)0x00010002\+U)
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_gac531fbf14457e6595505354fad521b67}{P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}}~((uint32\+\_\+t)0x00010003\+U)
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga1a946b01887aa886de329a92c3ab0dd4}{P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+E\+N\+T\+\_\+\+R\+I\+S\+I\+NG}}~((uint32\+\_\+t)0x00020001\+U)
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_gaaedbe45f1a1ea6c30af6ac51abae0cae}{P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+E\+N\+T\+\_\+\+F\+A\+L\+L\+I\+NG}}~((uint32\+\_\+t)0x00020002\+U)
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga7455387c8e9049f9f66b46423d4f4091}{P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+E\+N\+T\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}}~((uint32\+\_\+t)0x00020003\+U)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+M\+A\+I\+N\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+L\+O\+W\+P\+O\+W\+E\+R\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc60f674740c4000a25b0e3e50ede47d}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+L\+P\+DS}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+S\+L\+E\+E\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FI}~((uint8\+\_\+t)0x01\+U)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+S\+L\+E\+E\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FE}~((uint8\+\_\+t)0x02\+U)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+S\+T\+O\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FI}~((uint8\+\_\+t)0x01\+U)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+S\+T\+O\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FE}~((uint8\+\_\+t)0x02\+U)
\item 
\#define {\bfseries P\+W\+R\+\_\+\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+S\+C\+A\+L\+E1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0de060b7b7fbbb12926c28cf5252c61}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+V\+OS}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+S\+C\+A\+L\+E2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc72946b4e421a4279cd7340f3135db}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+V\+O\+S\+\_\+1}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+S\+C\+A\+L\+E3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e74cd6e5c3d16efc03c27d75a4624cb}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+V\+O\+S\+\_\+0}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+WU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadb3674bdab2b1251940a0df086f51f}{P\+W\+R\+\_\+\+C\+S\+R1\+\_\+\+W\+U\+IF}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+SB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab880a9892c2b1a88de26232503c8f94f}{P\+W\+R\+\_\+\+C\+S\+R1\+\_\+\+S\+BF}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+P\+V\+DO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e9a5812547f32576265e00802de3d0}{P\+W\+R\+\_\+\+C\+S\+R1\+\_\+\+P\+V\+DO}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+B\+RR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917228a807ef4ab126e5b185fd2bd169}{P\+W\+R\+\_\+\+C\+S\+R1\+\_\+\+B\+RR}}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+F\+L\+A\+G\+\_\+\+V\+O\+S\+R\+DY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d6257579bf96da986e5491d2621470e}{P\+W\+R\+\_\+\+C\+S\+R1\+\_\+\+V\+O\+S\+R\+DY}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga1ee778f7ff494723bd0ef04ec44b0f77}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+V\+O\+L\+T\+A\+G\+E\+S\+C\+A\+L\+I\+N\+G\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em macros configure the main internal regulator output voltage. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((P\+WR-\/$>$C\+S\+R1 \& (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check P\+WR flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga96f24bf4b16c9f944cd829100bf746e5}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(P\+WR-\/$>$C\+R1 $\vert$=  (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+) $<$$<$ 2)
\begin{DoxyCompactList}\small\item\em Clear the P\+WR\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga3180f039cf14ef78a64089f387f8f9c2}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}}()~(E\+X\+TI-\/$>$I\+MR $\vert$= (\mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}}))
\begin{DoxyCompactList}\small\item\em Enable the P\+VD Exti Line 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_gad240d7bf8f15191b068497b9aead1f1f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}}()~(E\+X\+TI-\/$>$I\+MR \&= $\sim$(\mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}}))
\begin{DoxyCompactList}\small\item\em Disable the P\+VD E\+X\+TI Line 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_gae5ba5672fe8cb7c1686c7f2cc211b128}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+E\+V\+E\+NT}}()~(E\+X\+TI-\/$>$E\+MR $\vert$= (\mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}}))
\begin{DoxyCompactList}\small\item\em Enable event on P\+VD Exti Line 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga8bd379e960497722450c7cea474a7e7a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+E\+V\+E\+NT}}()~(E\+X\+TI-\/$>$E\+MR \&= $\sim$(\mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}}))
\begin{DoxyCompactList}\small\item\em Disable event on P\+VD Exti Line 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga7bef3f30c9fe267c99d5240fbf3f878c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+E\+D\+GE}}()~S\+E\+T\+\_\+\+B\+IT(E\+X\+TI-\/$>$R\+T\+SR, \mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}})
\begin{DoxyCompactList}\small\item\em Enable the P\+VD Extended Interrupt Rising Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga1ca8fd7f3286a176f6be540c75a004c6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+E\+D\+GE}}()~C\+L\+E\+A\+R\+\_\+\+B\+IT(E\+X\+TI-\/$>$R\+T\+SR, \mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}})
\begin{DoxyCompactList}\small\item\em Disable the P\+VD Extended Interrupt Rising Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga5b971478563a00e1ee1a9d8ca8054e08}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+E\+D\+GE}}()~S\+E\+T\+\_\+\+B\+IT(E\+X\+TI-\/$>$F\+T\+SR, \mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}})
\begin{DoxyCompactList}\small\item\em Enable the P\+VD Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga1ca57168205f8cd8d1014e6eb9465f2d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+E\+D\+GE}}()~C\+L\+E\+A\+R\+\_\+\+B\+IT(E\+X\+TI-\/$>$F\+T\+SR, \mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}})
\begin{DoxyCompactList}\small\item\em Disable the P\+VD Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga638033d236eb78c1e5ecb9b49c4e7f36}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+E\+D\+GE}}()~\mbox{\hyperlink{group___p_w_r___exported___macro_ga7bef3f30c9fe267c99d5240fbf3f878c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+E\+D\+GE}}();\mbox{\hyperlink{group___p_w_r___exported___macro_ga5b971478563a00e1ee1a9d8ca8054e08}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+E\+D\+GE}}();
\begin{DoxyCompactList}\small\item\em P\+VD E\+X\+TI line configuration\+: set rising \& falling edge trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga3f66c9c0c214cd08c24674904dcdc4e0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+E\+D\+GE}}()~\mbox{\hyperlink{group___p_w_r___exported___macro_ga1ca8fd7f3286a176f6be540c75a004c6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+E\+D\+GE}}();\mbox{\hyperlink{group___p_w_r___exported___macro_ga1ca57168205f8cd8d1014e6eb9465f2d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+E\+D\+GE}}();
\begin{DoxyCompactList}\small\item\em Disable the P\+VD Extended Interrupt Rising \& Falling Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_ga5e66fa75359b51066e0731ac1e5ae438}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}}()~(E\+X\+TI-\/$>$PR \& (\mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}}))
\begin{DoxyCompactList}\small\item\em checks whether the specified P\+VD Exti interrupt flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_gac0fb2218bc050f5d8fdb1a3f28590352}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}()~(E\+X\+TI-\/$>$PR = (\mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}}))
\begin{DoxyCompactList}\small\item\em Clear the P\+VD Exti flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macro_gaba4a7968f5c4c4ca6a7047b147ba18d4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+E\+X\+T\+I\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+S\+W\+IT}}()~(E\+X\+TI-\/$>$S\+W\+I\+ER $\vert$= (\mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}}))
\begin{DoxyCompactList}\small\item\em Generates a Software interrupt on P\+VD E\+X\+TI line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___e_x_t_i___line_ga43a49255649e03d2d2b6b12c5c379d2b}{P\+W\+R\+\_\+\+E\+X\+T\+I\+\_\+\+L\+I\+N\+E\+\_\+\+P\+VD}}~((uint32\+\_\+t)E\+X\+T\+I\+\_\+\+I\+M\+R\+\_\+\+I\+M16)
\item 
\#define {\bfseries I\+S\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+L\+E\+V\+EL}(L\+E\+V\+EL)
\item 
\#define {\bfseries I\+S\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries I\+S\+\_\+\+P\+W\+R\+\_\+\+R\+E\+G\+U\+L\+A\+T\+OR}(R\+E\+G\+U\+L\+A\+T\+OR)
\item 
\#define {\bfseries I\+S\+\_\+\+P\+W\+R\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+T\+RY}(E\+N\+T\+RY)~(((E\+N\+T\+RY) == P\+W\+R\+\_\+\+S\+L\+E\+E\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FI) $\vert$$\vert$ ((E\+N\+T\+RY) == P\+W\+R\+\_\+\+S\+L\+E\+E\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FE))
\item 
\#define {\bfseries I\+S\+\_\+\+P\+W\+R\+\_\+\+S\+T\+O\+P\+\_\+\+E\+N\+T\+RY}(E\+N\+T\+RY)~(((E\+N\+T\+RY) == P\+W\+R\+\_\+\+S\+T\+O\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FI) $\vert$$\vert$ ((E\+N\+T\+RY) == P\+W\+R\+\_\+\+S\+T\+O\+P\+E\+N\+T\+R\+Y\+\_\+\+W\+FE))
\item 
\#define {\bfseries I\+S\+\_\+\+P\+W\+R\+\_\+\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+V\+O\+L\+T\+A\+GE}(V\+O\+L\+T\+A\+GE)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+De\+Init} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enable\+Bk\+Up\+Access} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Disable\+Bk\+Up\+Access} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Config\+P\+VD} (\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def}} $\ast$s\+Config\+P\+VD)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enable\+P\+VD} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Disable\+P\+VD} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enable\+Wake\+Up\+Pin} (uint32\+\_\+t Wake\+Up\+Pin\+Polarity)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Disable\+Wake\+Up\+Pin} (uint32\+\_\+t Wake\+Up\+Pinx)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enter\+S\+T\+O\+P\+Mode} (uint32\+\_\+t Regulator, uint8\+\_\+t S\+T\+O\+P\+Entry)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enter\+S\+L\+E\+E\+P\+Mode} (uint32\+\_\+t Regulator, uint8\+\_\+t S\+L\+E\+E\+P\+Entry)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enter\+S\+T\+A\+N\+D\+B\+Y\+Mode} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+\_\+\+I\+R\+Q\+Handler} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+P\+V\+D\+Callback} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enable\+Sleep\+On\+Exit} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Disable\+Sleep\+On\+Exit} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Enable\+S\+E\+V\+On\+Pend} (void)
\item 
void {\bfseries H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+Disable\+S\+E\+V\+On\+Pend} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of P\+WR H\+AL module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} Copyright (c) 2017 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 