INFO-FLOW: Workspace /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1 opened at Mon Mar 31 16:08:27 CDT 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute   set_part virtex7 
INFO: [HLS 200-1510] Running: set_part virtex7 
Execute     create_platform virtex7 -board  
DBG:HLSDevice: Trying to load device library: /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
Command     create_platform done; 2.3 sec.
Execute     source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 2.46 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.36 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.62 seconds. CPU system time: 0.64 seconds. Elapsed time: 2.36 seconds; current allocated memory: 251.006 MB.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.72 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.8 seconds. CPU system time: 0.64 seconds. Elapsed time: 2.72 seconds; current allocated memory: 251.128 MB.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.78 sec.
INFO-FLOW: Workspace /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1 opened at Mon Mar 31 16:11:25 CDT 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7v585t-ffg1761-2 
Execute       create_platform xc7v585t-ffg1761-2 -board  
DBG:HLSDevice: Trying to load device library: /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtex7_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
Command       create_platform done; 2.32 sec.
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.48 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.51 sec.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.23 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.11 seconds. CPU system time: 0.94 seconds. Elapsed time: 4.23 seconds; current allocated memory: 250.702 MB.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.78 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.84 seconds. CPU system time: 0.74 seconds. Elapsed time: 2.78 seconds; current allocated memory: 250.821 MB.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.19 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.18 seconds. CPU system time: 0.76 seconds. Elapsed time: 3.19 seconds; current allocated memory: 250.938 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 251.170 MB.
INFO: [HLS 200-10] Analyzing design file 'arr_mult_2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling arr_mult_2d.cpp as C++
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang arr_mult_2d.cpp -foptimization-record-file=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.arr_mult_2d.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -hls-platform-db-name=/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.arr_mult_2d.cpp.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.arr_mult_2d.cpp.err.log 
Command       ap_eval done; 0.27 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top arr_mult_2d -name=arr_mult_2d 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -hls-platform-db-name=/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.14 sec.
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: arr_mult_2d.cpp:11:9
Execute       clang_tidy xilinx-systemc-detector /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp std=gnu++14 -target fpga  -directive=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/.systemc_flag -fix-errors /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.08 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp std=gnu++14 -target fpga  -directive=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/all.directive.json -fix-errors /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.59 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.56 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang-tidy.arr_mult_2d.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang-tidy.arr_mult_2d.pp.0.cpp.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang-tidy.arr_mult_2d.pp.0.cpp.err.log 
Command         ap_eval done; 1.81 sec.
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.99 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/xilinx-dataflow-lawyer.arr_mult_2d.pp.0.cpp.diag.yml /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/xilinx-dataflow-lawyer.arr_mult_2d.pp.0.cpp.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/xilinx-dataflow-lawyer.arr_mult_2d.pp.0.cpp.err.log 
Command       ap_eval done; 0.97 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.arr_mult_2d.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.bc -hls-platform-db-name=/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.arr_mult_2d.pp.0.cpp.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.arr_mult_2d.pp.0.cpp.err.log 
Command       ap_eval done; 0.88 sec.
WARNING: [HLS 207-5301] unused parameter 'print': /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.98 seconds. CPU system time: 1.14 seconds. Elapsed time: 9.88 seconds; current allocated memory: 253.016 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.0.bc -args  "/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.g.bc"  
Execute         ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.g.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.0.bc > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.1.lower.bc > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.2.m1.bc > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.6 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.61 sec.
Execute       run_link_or_opt -opt -out /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=arr_mult_2d -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=arr_mult_2d -reflow-float-conversion -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.04 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.04 sec.
Execute       run_link_or_opt -out /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.4.m2.bc > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.15 sec.
Execute       run_link_or_opt -opt -out /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=arr_mult_2d 
Execute         ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=arr_mult_2d -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=arr_mult_2d -mllvm -hls-db-dir -mllvm /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.76 sec.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'out' which is a m_axi interface.
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'inB' which is a m_axi interface.
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'inA' which is a m_axi interface.
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 32-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'inB' with non-compact mode in 32-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'inA' with non-compact mode in 32-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 200 and bit width 32 in loop 'VITIS_LOOP_18_1'(arr_mult_2d.cpp:18:22) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (arr_mult_2d.cpp:18:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i22.i32' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:23:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:23:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i22.i32' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225:18)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.38 seconds. CPU system time: 1.35 seconds. Elapsed time: 6.63 seconds; current allocated memory: 254.526 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.528 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top arr_mult_2d -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.0.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.14 seconds; current allocated memory: 261.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.1.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.2.prechk.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.18 seconds; current allocated memory: 270.694 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.1.bc to /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.o.1.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (arr_mult_2d.cpp:19) in function 'arr_mult_2d' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (arr_mult_2d.cpp:19) in function 'arr_mult_2d' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_3' (arr_mult_2d.cpp:20) in function 'arr_mult_2d' completely with a factor of 24.
Command         transform done; 0.17 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.o.1.tmp.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'arr_mult_2d' (arr_mult_2d.cpp:18:23)...23 expression(s) balanced.
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.32 seconds; current allocated memory: 302.641 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.o.2.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (arr_mult_2d.cpp:18:39) in function 'arr_mult_2d'.
Command         transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 311.605 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.86 sec.
Command     elaborate done; 17.42 sec.
Execute     ap_eval exec zip -j /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'arr_mult_2d' ...
Execute       ap_set_top_model arr_mult_2d 
Execute       get_model_list arr_mult_2d -filter all-wo-channel -topdown 
Execute       preproc_iomode -model arr_mult_2d 
Execute       preproc_iomode -model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       get_model_list arr_mult_2d -filter all-wo-channel 
INFO-FLOW: Model list for configure: arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 arr_mult_2d
INFO-FLOW: Configuring Module : arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 ...
Execute       set_default_model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       apply_spec_resource_limit arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
INFO-FLOW: Configuring Module : arr_mult_2d ...
Execute       set_default_model arr_mult_2d 
Execute       apply_spec_resource_limit arr_mult_2d 
INFO-FLOW: Model list for preprocess: arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 arr_mult_2d
INFO-FLOW: Preprocessing Module: arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 ...
Execute       set_default_model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       cdfg_preprocess -model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
INFO-FLOW: Preprocessing Module: arr_mult_2d ...
Execute       set_default_model arr_mult_2d 
Execute       cdfg_preprocess -model arr_mult_2d 
Execute       rtl_gen_preprocess arr_mult_2d 
WARNING: [SYN 201-107] Renaming port name 'arr_mult_2d/out' to 'arr_mult_2d/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 arr_mult_2d
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       schedule -model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'): Unable to schedule bus request operation ('gmem_load_1_req') on port 'gmem' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'): Unable to schedule bus request operation ('gmem_load_16_req') on port 'gmem' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'): Unable to schedule bus request operation ('gmem_load_24_req') on port 'gmem' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'): Unable to schedule bus request operation ('gmem_load_2_req') on port 'gmem' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'): Unable to schedule bus request operation ('gmem_load_41_req') on port 'gmem' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'): Unable to schedule bus request operation ('gmem_load_45_req') on port 'gmem' due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'): Unable to schedule bus request operation ('gmem_load_47_req') on port 'gmem' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 48, Depth = 62, loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.33 seconds; current allocated memory: 313.799 MB.
Execute       syn_report -verbosereport -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.43 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.
Execute       set_default_model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       bind -model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.8 seconds; current allocated memory: 316.112 MB.
Execute       syn_report -verbosereport -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.56 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.bind.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish binding arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arr_mult_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model arr_mult_2d 
Execute       schedule -model arr_mult_2d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.76 seconds; current allocated memory: 316.228 MB.
Execute       syn_report -verbosereport -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.sched.adb -f 
INFO-FLOW: Finish scheduling arr_mult_2d.
Execute       set_default_model arr_mult_2d 
Execute       bind -model arr_mult_2d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 316.385 MB.
Execute       syn_report -verbosereport -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.27 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.bind.adb -f 
INFO-FLOW: Finish binding arr_mult_2d.
Execute       get_model_list arr_mult_2d -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess arr_mult_2d 
INFO-FLOW: Model list for RTL generation: arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 arr_mult_2d
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -top_prefix arr_mult_2d_ -sub_prefix arr_mult_2d_ -mg_file /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2'.
Command       create_rtl_model done; 0.65 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.95 seconds; current allocated memory: 320.818 MB.
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.rtl_wrap.cfg.tcl 
Execute       gen_rtl arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -style xilinx -f -lang vhdl -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/syn/vhdl/arr_mult_2d_arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       gen_rtl arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -style xilinx -f -lang vlog -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/syn/verilog/arr_mult_2d_arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       syn_report -csynth -model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/syn/report/arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.35 sec.
Execute       syn_report -rtlxml -model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/syn/report/arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       syn_report -verbosereport -model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.74 sec.
Execute       db_write -model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -f -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.adb 
Command       db_write done; 0.33 sec.
Execute       db_write -model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -bindview -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -p /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arr_mult_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model arr_mult_2d -top_prefix  -sub_prefix arr_mult_2d_ -mg_file /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'arr_mult_2d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inA', 'inB', 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'arr_mult_2d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.04 seconds; current allocated memory: 328.940 MB.
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.rtl_wrap.cfg.tcl 
Execute       gen_rtl arr_mult_2d -istop -style xilinx -f -lang vhdl -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/syn/vhdl/arr_mult_2d 
Execute       gen_rtl arr_mult_2d -istop -style xilinx -f -lang vlog -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/syn/verilog/arr_mult_2d 
Execute       syn_report -csynth -model arr_mult_2d -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/syn/report/arr_mult_2d_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model arr_mult_2d -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/syn/report/arr_mult_2d_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model arr_mult_2d -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.31 sec.
Execute       db_write -model arr_mult_2d -f -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.adb 
Execute       db_write -model arr_mult_2d -bindview -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info arr_mult_2d -p /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d 
Execute       export_constraint_db -f -tool general -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.constraint.tcl 
Execute       syn_report -designview -model arr_mult_2d -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.design.xml 
Command       syn_report done; 0.35 sec.
Execute       syn_report -csynthDesign -model arr_mult_2d -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model arr_mult_2d -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model arr_mult_2d -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks arr_mult_2d 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain arr_mult_2d 
INFO-FLOW: Model list for RTL component generation: arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 arr_mult_2d
INFO-FLOW: Handling components in module [arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2] ... 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.compgen.tcl 
INFO-FLOW: Found component arr_mult_2d_mul_10s_10s_10_1_1.
INFO-FLOW: Append model arr_mult_2d_mul_10s_10s_10_1_1
INFO-FLOW: Found component arr_mult_2d_mac_muladd_10s_10s_10ns_10_4_1.
INFO-FLOW: Append model arr_mult_2d_mac_muladd_10s_10s_10ns_10_4_1
INFO-FLOW: Found component arr_mult_2d_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model arr_mult_2d_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [arr_mult_2d] ... 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.compgen.tcl 
INFO-FLOW: Found component arr_mult_2d_control_s_axi.
INFO-FLOW: Append model arr_mult_2d_control_s_axi
INFO-FLOW: Found component arr_mult_2d_gmem_m_axi.
INFO-FLOW: Append model arr_mult_2d_gmem_m_axi
INFO-FLOW: Append model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
INFO-FLOW: Append model arr_mult_2d
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: arr_mult_2d_mul_10s_10s_10_1_1 arr_mult_2d_mac_muladd_10s_10s_10ns_10_4_1 arr_mult_2d_flow_control_loop_pipe_sequential_init arr_mult_2d_control_s_axi arr_mult_2d_gmem_m_axi arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 arr_mult_2d
INFO-FLOW: Generating /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model arr_mult_2d_mul_10s_10s_10_1_1
INFO-FLOW: To file: write model arr_mult_2d_mac_muladd_10s_10s_10ns_10_4_1
INFO-FLOW: To file: write model arr_mult_2d_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model arr_mult_2d_control_s_axi
INFO-FLOW: To file: write model arr_mult_2d_gmem_m_axi
INFO-FLOW: To file: write model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
INFO-FLOW: To file: write model arr_mult_2d
INFO-FLOW: Generating /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/vhdl' dstVlogDir='/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/vlog' tclDir='/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db' modelList='arr_mult_2d_mul_10s_10s_10_1_1
arr_mult_2d_mac_muladd_10s_10s_10ns_10_4_1
arr_mult_2d_flow_control_loop_pipe_sequential_init
arr_mult_2d_control_s_axi
arr_mult_2d_gmem_m_axi
arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
arr_mult_2d
' expOnly='0'
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Command       ap_source done; 0.12 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.95 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.47 seconds; current allocated memory: 333.656 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name arr_mult_2d
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -disable_deadlock_detection 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='arr_mult_2d_mul_10s_10s_10_1_1
arr_mult_2d_mac_muladd_10s_10s_10ns_10_4_1
arr_mult_2d_flow_control_loop_pipe_sequential_init
arr_mult_2d_control_s_axi
arr_mult_2d_gmem_m_axi
arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
arr_mult_2d
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.compgen.dataonly.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.compgen.dataonly.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.rtl_wrap.cfg.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.constraint.tcl 
Execute       sc_get_clocks arr_mult_2d 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.39 seconds; current allocated memory: 338.478 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for arr_mult_2d.
INFO: [VLOG 209-307] Generating Verilog RTL for arr_mult_2d.
Execute       syn_report -model arr_mult_2d -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 8.88 sec.
Command   csynth_design done; 26.37 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.62 seconds. CPU system time: 4.07 seconds. Elapsed time: 26.37 seconds; current allocated memory: 338.463 MB.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.11 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.22 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.33 seconds. CPU system time: 0.77 seconds. Elapsed time: 3.22 seconds; current allocated memory: 338.819 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 338.899 MB.
INFO: [HLS 200-10] Analyzing design file 'arr_mult_2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling arr_mult_2d.cpp as C++
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang arr_mult_2d.cpp -foptimization-record-file=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.arr_mult_2d.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -hls-platform-db-name=/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.arr_mult_2d.cpp.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.arr_mult_2d.cpp.err.log 
Command       ap_eval done; 0.27 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top arr_mult_2d -name=arr_mult_2d 
Execute       list_core -type functional_unit 
Execute       ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -hls-platform-db-name=/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; error code: 1; 1.12 sec.
ERROR: [HLS 207-3771] use of undeclared identifier 'pit': arr_mult_2d.cpp:13:33
WARNING: [HLS 207-5523] invalid variable expr : arr_mult_2d.cpp:13:33
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: arr_mult_2d.cpp:14:9
INFO-FLOW: Error in clang_39_open_source : 
Command     elaborate done; error code: 2; 1.61 sec.
Command   csynth_design done; error code: 2; 1.73 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.22 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.73 seconds; current allocated memory: 338.929 MB.
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute     source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.2 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.28 seconds. CPU system time: 0.78 seconds. Elapsed time: 3.2 seconds; current allocated memory: 339.013 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 339.065 MB.
INFO: [HLS 200-10] Analyzing design file 'arr_mult_2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling arr_mult_2d.cpp as C++
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang arr_mult_2d.cpp -foptimization-record-file=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.arr_mult_2d.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -hls-platform-db-name=/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.arr_mult_2d.cpp.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.arr_mult_2d.cpp.err.log 
Command       ap_eval done; 0.29 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top arr_mult_2d -name=arr_mult_2d 
Execute       list_core -type functional_unit 
Execute       ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -hls-platform-db-name=/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.15 sec.
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: arr_mult_2d.cpp:14:9
Execute       clang_tidy xilinx-systemc-detector /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp std=gnu++14 -target fpga  -directive=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/.systemc_flag -fix-errors /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.03 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp std=gnu++14 -target fpga  -directive=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/all.directive.json -fix-errors /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.32 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.33 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang-tidy.arr_mult_2d.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang-tidy.arr_mult_2d.pp.0.cpp.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang-tidy.arr_mult_2d.pp.0.cpp.err.log 
Command         ap_eval done; 1.35 sec.
Command       clang_tidy done; 1.49 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/xilinx-dataflow-lawyer.arr_mult_2d.pp.0.cpp.diag.yml /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/xilinx-dataflow-lawyer.arr_mult_2d.pp.0.cpp.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/xilinx-dataflow-lawyer.arr_mult_2d.pp.0.cpp.err.log 
Command       ap_eval done; 0.77 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.arr_mult_2d.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.bc -hls-platform-db-name=/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.arr_mult_2d.pp.0.cpp.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.arr_mult_2d.pp.0.cpp.err.log 
Command       ap_eval done; 0.88 sec.
WARNING: [HLS 207-5301] unused parameter 'print': /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.88 seconds. CPU system time: 1.01 seconds. Elapsed time: 8.65 seconds; current allocated memory: 339.253 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.0.bc -args  "/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.g.bc"  
Execute         ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.g.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.0.bc > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.1.lower.bc > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.2.m1.bc > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.57 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.57 sec.
Execute       run_link_or_opt -opt -out /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=arr_mult_2d -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=arr_mult_2d -reflow-float-conversion -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.01 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.01 sec.
Execute       run_link_or_opt -out /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.4.m2.bc > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.15 sec.
Execute       run_link_or_opt -opt -out /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=arr_mult_2d 
Execute         ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=arr_mult_2d -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=arr_mult_2d -mllvm -hls-db-dir -mllvm /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium > /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.58 sec.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-248] Applying array_partition to 'inA': Complete partitioning on dimension 2. (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'inB': Complete partitioning on dimension 2. (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'out': Complete partitioning on dimension 2. (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_9' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_8' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_7' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_6' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_5' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_4' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_3' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_2' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_1' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_0' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_9' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_8' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_7' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_6' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_5' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_4' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_3' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_2' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_1' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_0' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_23' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_22' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_21' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_20' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_19' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_18' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_17' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_16' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_15' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_14' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_13' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_12' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_11' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_10' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_9' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_8' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_7' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_6' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_5' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_4' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_3' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_2' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_1' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_0' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.04 seconds. CPU system time: 1.48 seconds. Elapsed time: 9.12 seconds; current allocated memory: 341.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 341.804 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top arr_mult_2d -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.0.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.17 seconds; current allocated memory: 314.305 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.1.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.2.prechk.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 322.585 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.g.1.bc to /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.o.1.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (arr_mult_2d.cpp:22) in function 'arr_mult_2d' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_22_2' (arr_mult_2d.cpp:22) in function 'arr_mult_2d' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_23_3' (arr_mult_2d.cpp:23) in function 'arr_mult_2d' completely with a factor of 24.
Command         transform done; 0.57 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.o.1.tmp.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'arr_mult_2d' (arr_mult_2d.cpp:21:23)...45 expression(s) balanced.
Command         transform done; 0.29 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.78 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.9 seconds; current allocated memory: 357.987 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.o.2.bc -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_1' (arr_mult_2d.cpp:21:39) in function 'arr_mult_2d'.
Command         transform done; 0.65 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 363.012 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.89 sec.
Command     elaborate done; 19.71 sec.
Execute     ap_eval exec zip -j /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'arr_mult_2d' ...
Execute       ap_set_top_model arr_mult_2d 
Execute       get_model_list arr_mult_2d -filter all-wo-channel -topdown 
Execute       preproc_iomode -model arr_mult_2d 
Execute       get_model_list arr_mult_2d -filter all-wo-channel 
INFO-FLOW: Model list for configure: arr_mult_2d
INFO-FLOW: Configuring Module : arr_mult_2d ...
Execute       set_default_model arr_mult_2d 
Execute       apply_spec_resource_limit arr_mult_2d 
INFO-FLOW: Model list for preprocess: arr_mult_2d
INFO-FLOW: Preprocessing Module: arr_mult_2d ...
Execute       set_default_model arr_mult_2d 
Execute       cdfg_preprocess -model arr_mult_2d 
Command       cdfg_preprocess done; 0.12 sec.
Execute       rtl_gen_preprocess arr_mult_2d 
INFO-FLOW: Model list for synthesis: arr_mult_2d
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arr_mult_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model arr_mult_2d 
Execute       schedule -model arr_mult_2d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d' (loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'): Unable to schedule 'load' operation ('inB_8_load_9') on array 'inB_8' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'inB_8'.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d' (loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'): Unable to schedule 'load' operation ('inB_8_load_1') on array 'inB_8' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'inB_8'.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d' (loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'): Unable to schedule 'load' operation ('inB_8_load_3') on array 'inB_8' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'inB_8'.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d' (loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'): Unable to schedule 'load' operation ('inB_8_load_5') on array 'inB_8' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'inB_8'.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d' (loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'): Unable to schedule 'load' operation ('inB_8_load_20') on array 'inB_8' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'inB_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 14, loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.84 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.08 seconds; current allocated memory: 368.132 MB.
Execute       syn_report -verbosereport -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.31 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.sched.adb -f 
Command       db_write done; 0.28 sec.
INFO-FLOW: Finish scheduling arr_mult_2d.
Execute       set_default_model arr_mult_2d 
Execute       bind -model arr_mult_2d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.78 seconds; current allocated memory: 372.032 MB.
Execute       syn_report -verbosereport -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.5 sec.
Execute       db_write -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.bind.adb -f 
Command       db_write done; 0.31 sec.
INFO-FLOW: Finish binding arr_mult_2d.
Execute       get_model_list arr_mult_2d -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess arr_mult_2d 
INFO-FLOW: Model list for RTL generation: arr_mult_2d
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arr_mult_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model arr_mult_2d -top_prefix  -sub_prefix arr_mult_2d_ -mg_file /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_4' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_5' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_6' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_7' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_8' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_9' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_10' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_11' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_12' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_13' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_14' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_15' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_16' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_17' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_18' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_19' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_20' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_21' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_22' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_23' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_4' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_5' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_6' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_7' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_8' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_9' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_4' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_5' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_6' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_7' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_8' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_9' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'arr_mult_2d' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'arr_mult_2d' pipeline 'VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_5_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_6_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_6_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_9_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_10_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_10_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_11_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_11_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_12_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_12_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_13_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_13_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_14_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_14_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_15_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_15_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_16_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_16_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_17_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_17_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_18_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_18_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_19_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_19_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_20_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_20_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_21_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_21_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_22_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_22_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_23_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_23_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_0_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_0_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_1_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_1_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_2_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_2_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_3_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_3_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_4_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_4_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_5_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_5_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_5_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_6_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_6_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_6_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_6_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_7_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_7_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_8_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_8_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_9_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_9_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inB_9_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'arr_mult_2d'.
Command       create_rtl_model done; 0.92 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.48 seconds. Elapsed time: 1.74 seconds; current allocated memory: 376.279 MB.
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.rtl_wrap.cfg.tcl 
Execute       gen_rtl arr_mult_2d -istop -style xilinx -f -lang vhdl -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/syn/vhdl/arr_mult_2d 
Command       gen_rtl done; 0.19 sec.
Execute       gen_rtl arr_mult_2d -istop -style xilinx -f -lang vlog -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/syn/verilog/arr_mult_2d 
Execute       syn_report -csynth -model arr_mult_2d -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/syn/report/arr_mult_2d_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model arr_mult_2d -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/syn/report/arr_mult_2d_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model arr_mult_2d -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.6 sec.
Execute       db_write -model arr_mult_2d -f -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.adb 
Command       db_write done; 0.43 sec.
Execute       db_write -model arr_mult_2d -bindview -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info arr_mult_2d -p /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d 
Execute       export_constraint_db -f -tool general -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.constraint.tcl 
Execute       syn_report -designview -model arr_mult_2d -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.design.xml 
Command       syn_report done; 0.17 sec.
Execute       syn_report -csynthDesign -model arr_mult_2d -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model arr_mult_2d -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model arr_mult_2d -o /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks arr_mult_2d 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain arr_mult_2d 
INFO-FLOW: Model list for RTL component generation: arr_mult_2d
INFO-FLOW: Handling components in module [arr_mult_2d] ... 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.compgen.tcl 
INFO-FLOW: Found component arr_mult_2d_mul_10s_10s_10_1_1.
INFO-FLOW: Append model mul_10s_10s_10_1_1
INFO-FLOW: Found component arr_mult_2d_mac_muladd_10s_10s_10ns_10_4_1.
INFO-FLOW: Append model mac_muladd_10s_10s_10ns_10_4_1
INFO-FLOW: Found component arr_mult_2d_control_s_axi.
INFO-FLOW: Append model control_s_axi
INFO-FLOW: Found component arr_mult_2d_flow_control_loop_pipe.
INFO-FLOW: Append model flow_control_loop_pipe
INFO-FLOW: Append model arr_mult_2d
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: arr_mult_2d_mul_10s_10s_10_1_1 arr_mult_2d_mac_muladd_10s_10s_10ns_10_4_1 arr_mult_2d_flow_control_loop_pipe_sequential_init arr_mult_2d_control_s_axi arr_mult_2d_gmem_m_axi arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 arr_mult_2d mul_10s_10s_10_1_1 mac_muladd_10s_10s_10ns_10_4_1 control_s_axi flow_control_loop_pipe arr_mult_2d
INFO-FLOW: Generating /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model arr_mult_2d_mul_10s_10s_10_1_1
INFO-FLOW: To file: write model arr_mult_2d_mac_muladd_10s_10s_10ns_10_4_1
INFO-FLOW: To file: write model arr_mult_2d_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model arr_mult_2d_control_s_axi
INFO-FLOW: To file: write model arr_mult_2d_gmem_m_axi
INFO-FLOW: To file: write model arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
INFO-FLOW: To file: write model arr_mult_2d
INFO-FLOW: To file: write model mul_10s_10s_10_1_1
INFO-FLOW: To file: write model mac_muladd_10s_10s_10ns_10_4_1
INFO-FLOW: To file: write model control_s_axi
INFO-FLOW: To file: write model flow_control_loop_pipe
INFO-FLOW: To file: write model arr_mult_2d
INFO-FLOW: Generating /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/vhdl' dstVlogDir='/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/vlog' tclDir='/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db' modelList='arr_mult_2d_mul_10s_10s_10_1_1
arr_mult_2d_mac_muladd_10s_10s_10ns_10_4_1
arr_mult_2d_flow_control_loop_pipe_sequential_init
arr_mult_2d_control_s_axi
arr_mult_2d_gmem_m_axi
arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
arr_mult_2d
mul_10s_10s_10_1_1
mac_muladd_10s_10s_10ns_10_4_1
control_s_axi
flow_control_loop_pipe
arr_mult_2d
' expOnly='0'
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.compgen.tcl 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.42 sec.
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.92 seconds. CPU system time: 0.62 seconds. Elapsed time: 3.32 seconds; current allocated memory: 392.262 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -disable_deadlock_detection 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='arr_mult_2d_mul_10s_10s_10_1_1
arr_mult_2d_mac_muladd_10s_10s_10ns_10_4_1
arr_mult_2d_flow_control_loop_pipe_sequential_init
arr_mult_2d_control_s_axi
arr_mult_2d_gmem_m_axi
arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
arr_mult_2d
mul_10s_10s_10_1_1
mac_muladd_10s_10s_10ns_10_4_1
control_s_axi
flow_control_loop_pipe
arr_mult_2d
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.compgen.dataonly.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.compgen.dataonly.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.rtl_wrap.cfg.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.tbgen.tcl 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/arr_mult_2d.constraint.tcl 
Execute       sc_get_clocks arr_mult_2d 
Execute       source /afs/hep.wisc.edu/user/ekauffma/tachep/ekauffma_tachepfpga_assignment4-5/assignment5/assigment5_2d/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.45 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.73 seconds; current allocated memory: 399.361 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for arr_mult_2d.
INFO: [VLOG 209-307] Generating Verilog RTL for arr_mult_2d.
Execute       syn_report -model arr_mult_2d -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.34 MHz
Command     autosyn done; 15.63 sec.
Command   csynth_design done; 35.5 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28.46 seconds. CPU system time: 4.2 seconds. Elapsed time: 35.5 seconds; current allocated memory: 399.347 MB.
Execute   cleanup_all 
