// Seed: 3892862871
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  final $clog2(19);
  ;
  wire id_6;
  logic [7:0] id_7;
  logic id_8;
  ;
  parameter id_9 = -1'h0;
  assign id_7[1] = id_7;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_11;
  wire id_12;
  ;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8,
      id_5,
      id_12
  );
endmodule
