#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2452bb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2446d00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x2456030 .functor NOT 1, L_0x24a6bc0, C4<0>, C4<0>, C4<0>;
L_0x24a69c0 .functor XOR 298, L_0x24a6760, L_0x24a6920, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x24a6b00 .functor XOR 298, L_0x24a69c0, L_0x24a6a30, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x2493620_0 .net *"_ivl_10", 297 0, L_0x24a6a30;  1 drivers
v0x2493720_0 .net *"_ivl_12", 297 0, L_0x24a6b00;  1 drivers
v0x2493800_0 .net *"_ivl_2", 297 0, L_0x24a66c0;  1 drivers
v0x24938c0_0 .net *"_ivl_4", 297 0, L_0x24a6760;  1 drivers
v0x24939a0_0 .net *"_ivl_6", 297 0, L_0x24a6920;  1 drivers
v0x2493ad0_0 .net *"_ivl_8", 297 0, L_0x24a69c0;  1 drivers
v0x2493bb0_0 .var "clk", 0 0;
v0x2493c50_0 .net "in", 99 0, v0x2491e40_0;  1 drivers
v0x2493cf0_0 .net "out_any_dut", 99 1, L_0x2495670;  1 drivers
v0x2493db0_0 .net "out_any_ref", 99 1, L_0x2494cc0;  1 drivers
v0x2493e80_0 .net "out_both_dut", 98 0, L_0x2495470;  1 drivers
v0x2493f50_0 .net "out_both_ref", 98 0, L_0x24948b0;  1 drivers
v0x2494020_0 .net "out_different_dut", 99 0, L_0x2496060;  1 drivers
v0x24940f0_0 .net "out_different_ref", 99 0, L_0x2495220;  1 drivers
v0x24941c0_0 .var/2u "stats1", 287 0;
v0x2494280_0 .var/2u "strobe", 0 0;
v0x2494340_0 .net "tb_match", 0 0, L_0x24a6bc0;  1 drivers
v0x2494520_0 .net "tb_mismatch", 0 0, L_0x2456030;  1 drivers
E_0x245a300/0 .event negedge, v0x2491d60_0;
E_0x245a300/1 .event posedge, v0x2491d60_0;
E_0x245a300 .event/or E_0x245a300/0, E_0x245a300/1;
L_0x24a66c0 .concat [ 100 99 99 0], L_0x2495220, L_0x2494cc0, L_0x24948b0;
L_0x24a6760 .concat [ 100 99 99 0], L_0x2495220, L_0x2494cc0, L_0x24948b0;
L_0x24a6920 .concat [ 100 99 99 0], L_0x2496060, L_0x2495670, L_0x2495470;
L_0x24a6a30 .concat [ 100 99 99 0], L_0x2495220, L_0x2494cc0, L_0x24948b0;
L_0x24a6bc0 .cmp/eeq 298, L_0x24a66c0, L_0x24a6b00;
S_0x2446aa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x2446d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x24947f0 .functor AND 100, v0x2491e40_0, L_0x24946b0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x2494c00 .functor OR 100, v0x2491e40_0, L_0x2494ac0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x2495220 .functor XOR 100, v0x2491e40_0, L_0x24950e0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x2461080_0 .net *"_ivl_1", 98 0, L_0x2494610;  1 drivers
v0x2490dd0_0 .net *"_ivl_11", 98 0, L_0x24949f0;  1 drivers
v0x2490eb0_0 .net *"_ivl_12", 99 0, L_0x2494ac0;  1 drivers
L_0x7f31d632c060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2490f70_0 .net *"_ivl_15", 0 0, L_0x7f31d632c060;  1 drivers
v0x2491050_0 .net *"_ivl_16", 99 0, L_0x2494c00;  1 drivers
v0x2491180_0 .net *"_ivl_2", 99 0, L_0x24946b0;  1 drivers
v0x2491260_0 .net *"_ivl_21", 0 0, L_0x2494e40;  1 drivers
v0x2491340_0 .net *"_ivl_23", 98 0, L_0x2494ff0;  1 drivers
v0x2491420_0 .net *"_ivl_24", 99 0, L_0x24950e0;  1 drivers
L_0x7f31d632c018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2491590_0 .net *"_ivl_5", 0 0, L_0x7f31d632c018;  1 drivers
v0x2491670_0 .net *"_ivl_6", 99 0, L_0x24947f0;  1 drivers
v0x2491750_0 .net "in", 99 0, v0x2491e40_0;  alias, 1 drivers
v0x2491830_0 .net "out_any", 99 1, L_0x2494cc0;  alias, 1 drivers
v0x2491910_0 .net "out_both", 98 0, L_0x24948b0;  alias, 1 drivers
v0x24919f0_0 .net "out_different", 99 0, L_0x2495220;  alias, 1 drivers
L_0x2494610 .part v0x2491e40_0, 1, 99;
L_0x24946b0 .concat [ 99 1 0 0], L_0x2494610, L_0x7f31d632c018;
L_0x24948b0 .part L_0x24947f0, 0, 99;
L_0x24949f0 .part v0x2491e40_0, 1, 99;
L_0x2494ac0 .concat [ 99 1 0 0], L_0x24949f0, L_0x7f31d632c060;
L_0x2494cc0 .part L_0x2494c00, 0, 99;
L_0x2494e40 .part v0x2491e40_0, 0, 1;
L_0x2494ff0 .part v0x2491e40_0, 1, 99;
L_0x24950e0 .concat [ 99 1 0 0], L_0x2494ff0, L_0x2494e40;
S_0x2491b50 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x2446d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x2491d60_0 .net "clk", 0 0, v0x2493bb0_0;  1 drivers
v0x2491e40_0 .var "in", 99 0;
v0x2491f00_0 .net "tb_match", 0 0, L_0x24a6bc0;  alias, 1 drivers
E_0x2459e80 .event posedge, v0x2491d60_0;
E_0x245a790 .event negedge, v0x2491d60_0;
S_0x2492000 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x2446d00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x2495470 .functor AND 99, L_0x2495330, L_0x24953d0, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x2495960 .functor OR 99, L_0x24957e0, L_0x2495880, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x2495f50 .functor XOR 1, L_0x2495bb0, L_0x2495eb0, C4<0>, C4<0>;
v0x2492270_0 .net *"_ivl_1", 98 0, L_0x2495330;  1 drivers
v0x2492330_0 .net *"_ivl_14", 98 0, L_0x24957e0;  1 drivers
v0x2492410_0 .net *"_ivl_16", 98 0, L_0x2495880;  1 drivers
v0x2492500_0 .net *"_ivl_17", 98 0, L_0x2495960;  1 drivers
v0x24925e0_0 .net *"_ivl_20", 97 0, L_0x2495a70;  1 drivers
v0x2492710_0 .net *"_ivl_24", 0 0, L_0x2495bb0;  1 drivers
v0x24927f0_0 .net *"_ivl_26", 0 0, L_0x2495eb0;  1 drivers
v0x24928d0_0 .net *"_ivl_27", 0 0, L_0x2495f50;  1 drivers
v0x2492990_0 .net *"_ivl_3", 98 0, L_0x24953d0;  1 drivers
v0x2492b00_0 .net *"_ivl_33", 98 0, L_0x2496200;  1 drivers
v0x2492be0_0 .net *"_ivl_35", 98 0, L_0x24962a0;  1 drivers
v0x2492cc0_0 .net *"_ivl_36", 0 0, L_0x24963b0;  1 drivers
v0x2492d80_0 .net *"_ivl_38", 98 0, L_0x24964a0;  1 drivers
L_0x7f31d632c0a8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2492e60_0 .net *"_ivl_41", 97 0, L_0x7f31d632c0a8;  1 drivers
v0x2492f40_0 .net *"_ivl_9", 0 0, L_0x24955d0;  1 drivers
v0x2493020_0 .net "in", 99 0, v0x2491e40_0;  alias, 1 drivers
v0x24930e0_0 .net "out_any", 99 1, L_0x2495670;  alias, 1 drivers
v0x24931c0_0 .net "out_both", 98 0, L_0x2495470;  alias, 1 drivers
v0x24932a0_0 .net "out_different", 99 0, L_0x2496060;  alias, 1 drivers
L_0x2495330 .part v0x2491e40_0, 0, 99;
L_0x24953d0 .part v0x2491e40_0, 1, 99;
L_0x24955d0 .part v0x2491e40_0, 99, 1;
L_0x2495670 .concat8 [ 98 1 0 0], L_0x2495a70, L_0x24955d0;
L_0x24957e0 .part v0x2491e40_0, 0, 99;
L_0x2495880 .part v0x2491e40_0, 1, 99;
L_0x2495a70 .part L_0x2495960, 0, 98;
L_0x2495bb0 .part v0x2491e40_0, 99, 1;
L_0x2495eb0 .part v0x2491e40_0, 0, 1;
L_0x2496060 .concat8 [ 99 1 0 0], L_0x24964a0, L_0x2495f50;
L_0x2496200 .part v0x2491e40_0, 0, 99;
L_0x24962a0 .part v0x2491e40_0, 1, 99;
L_0x24963b0 .cmp/ne 99, L_0x2496200, L_0x24962a0;
L_0x24964a0 .concat [ 1 98 0 0], L_0x24963b0, L_0x7f31d632c0a8;
S_0x2493400 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x2446d00;
 .timescale -12 -12;
E_0x2443a20 .event anyedge, v0x2494280_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2494280_0;
    %nor/r;
    %assign/vec4 v0x2494280_0, 0;
    %wait E_0x2443a20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2491b50;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x2491e40_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x245a790;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x2491e40_0, 0;
    %wait E_0x2459e80;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x2491e40_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2446d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2493bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2494280_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2446d00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x2493bb0_0;
    %inv;
    %store/vec4 v0x2493bb0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2446d00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2491d60_0, v0x2494520_0, v0x2493c50_0, v0x2493f50_0, v0x2493e80_0, v0x2493db0_0, v0x2493cf0_0, v0x24940f0_0, v0x2494020_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2446d00;
T_5 ;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2446d00;
T_6 ;
    %wait E_0x245a300;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24941c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24941c0_0, 4, 32;
    %load/vec4 v0x2494340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24941c0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24941c0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24941c0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x2493f50_0;
    %load/vec4 v0x2493f50_0;
    %load/vec4 v0x2493e80_0;
    %xor;
    %load/vec4 v0x2493f50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24941c0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24941c0_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x2493db0_0;
    %load/vec4 v0x2493db0_0;
    %load/vec4 v0x2493cf0_0;
    %xor;
    %load/vec4 v0x2493db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24941c0_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24941c0_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x24940f0_0;
    %load/vec4 v0x24940f0_0;
    %load/vec4 v0x2494020_0;
    %xor;
    %load/vec4 v0x24940f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24941c0_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x24941c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24941c0_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/gatesv100/iter3/response4/top_module.sv";
