XRT Build Version: 2.19.0 (Vitis)
       Build Date: 2025-02-07 10:52:04
          Hash ID: f02de266f785111094b02d32a9012bd0da3abd58
------------------------------------------------------------------------------
Warning: The option '--output' has not been specified. All operations will    
         be done in memory with the exception of the '--dump-section' command.
------------------------------------------------------------------------------
Reading xclbin file into memory.  File: vadd.xclbin

==============================================================================
XRT Build Version: 2.19.0 (Vitis)
       Build Date: 2025-02-07 10:52:04
          Hash ID: f02de266f785111094b02d32a9012bd0da3abd58
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2025.2) on 2025-11-13-01:29:13
   Version:                2.18.179
   Kernels:                vadd
   Signature:              
   Content:                HW Emulation Binary
   UUID (xclbin):          cbb93a3c-1db4-b1a9-24b3-2e4d80d17640
   Sections:               DEBUG_IP_LAYOUT, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, BUILD_METADATA, EMBEDDED_METADATA, 
                           SYSTEM_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY, 
                           BITSTREAM, PDI
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  board
   Name:                   name
   Version:                0.0
   Generated Version:      Vivado 2025.2 (SW Build: 6299465)
   Created:
               Sun Feb  1 17:06:46 2026   FPGA Device:            --
   Board Vendor:           
   Board Name:             
   Board Part:             
   Platform VBNV:          xilinx_board_name_0_0
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   No scalable clock data available.

System Clocks
------
   Name:           clk_wizard_0_clk_out1 
   Type:           FIXED 
   Default Freq:   199.998 MHz

   Name:           clk_wizard_0_clk_out2 
   Type:           FIXED 
   Default Freq:   199.998 MHz

Memory Configuration
--------------------
   Name:         DDR
   Index:        0
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x80000000
   Bank Used:    Yes

   Name:         DDR
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x800000000
   Address Size: 0x180000000
   Bank Used:    Yes
==============================================================================
Kernel: vadd

Definition
----------
   Signature: vadd (void* in, void* out, unsigned int size)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x30
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        vadd_1
   Base Address: 0xa4010000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR (MEM_DRAM)
   Memory:            DDR (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            DDR (MEM_DRAM)
   Memory:            DDR (MEM_DRAM)

   Argument:          size
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2025.2 - 2025-11-13-01:29:13 (SW BUILD: 6295257)
   Command Line:  v++ --advanced.misc solution_name=vadd --config /home/synthara/VersalPrjs/felix/AM_felix2101/felix-155-xpfm/felix-155-platform/vadd_project/vadd/hw_link/vadd-link.cfg --connectivity.nk vadd:1:vadd_1 --connectivity.sp vadd_1.in:DDR --connectivity.sp vadd_1.out:DDR --debug --input_files /home/synthara/VersalPrjs/felix/AM_felix2101/felix-155-xpfm/felix-155-platform/vadd_project/vadd_vadd/vadd/vadd.xo --link --log_dir vadd/logs --optimize 0 --output vadd.xsa --platform /home/synthara/VersalPrjs/felix/AM_felix2101/felix-155-xpfm/felix-155-platform/vitis_workspace/xcvp1552_custom_flx/export/xcvp1552_custom_flx/xcvp1552_custom_flx.xpfm --report_dir vadd/reports --report_level 0 --save-temps --target hw_emu --temp_dir vadd 
   Options:       --advanced.misc solution_name=vadd
                  --config /home/synthara/VersalPrjs/felix/AM_felix2101/felix-155-xpfm/felix-155-platform/vadd_project/vadd/hw_link/vadd-link.cfg
                  --connectivity.nk vadd:1:vadd_1
                  --connectivity.sp vadd_1.in:DDR
                  --connectivity.sp vadd_1.out:DDR
                  --debug
                  --input_files /home/synthara/VersalPrjs/felix/AM_felix2101/felix-155-xpfm/felix-155-platform/vadd_project/vadd_vadd/vadd/vadd.xo
                  --link
                  --log_dir vadd/logs
                  --optimize 0
                  --output vadd.xsa
                  --platform /home/synthara/VersalPrjs/felix/AM_felix2101/felix-155-xpfm/felix-155-platform/vitis_workspace/xcvp1552_custom_flx/export/xcvp1552_custom_flx/xcvp1552_custom_flx.xpfm
                  --report_dir vadd/reports
                  --report_level 0
                  --save-temps
                  --target hw_emu
                  --temp_dir vadd 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
Leaving xclbinutil.
