
current_sensor_v2.0_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ccbc  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  0810cf60  0810cf60  0001cf60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810d44c  0810d44c  0001d44c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810d454  0810d454  0001d454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0810d458  0810d458  0001d458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e8  10000000  0810d45c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000180  100001e8  0810d644  000201e8  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  10000368  0810d644  00020368  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001bdc0  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002b95  00000000  00000000  0003bfd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001590  00000000  00000000  0003eb70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001488  00000000  00000000  00040100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003d79f  00000000  00000000  00041588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001a1ea  00000000  00000000  0007ed27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0019ef0b  00000000  00000000  00098f11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00237e1c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000073a4  00000000  00000000  00237e6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	100001e8 	.word	0x100001e8
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810cf44 	.word	0x0810cf44

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	100001ec 	.word	0x100001ec
 81002dc:	0810cf44 	.word	0x0810cf44

081002e0 <strlen>:
 81002e0:	4603      	mov	r3, r0
 81002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 81002e6:	2a00      	cmp	r2, #0
 81002e8:	d1fb      	bne.n	81002e2 <strlen+0x2>
 81002ea:	1a18      	subs	r0, r3, r0
 81002ec:	3801      	subs	r0, #1
 81002ee:	4770      	bx	lr

081002f0 <memchr>:
 81002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002f4:	2a10      	cmp	r2, #16
 81002f6:	db2b      	blt.n	8100350 <memchr+0x60>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	d008      	beq.n	8100310 <memchr+0x20>
 81002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100302:	3a01      	subs	r2, #1
 8100304:	428b      	cmp	r3, r1
 8100306:	d02d      	beq.n	8100364 <memchr+0x74>
 8100308:	f010 0f07 	tst.w	r0, #7
 810030c:	b342      	cbz	r2, 8100360 <memchr+0x70>
 810030e:	d1f6      	bne.n	81002fe <memchr+0xe>
 8100310:	b4f0      	push	{r4, r5, r6, r7}
 8100312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810031a:	f022 0407 	bic.w	r4, r2, #7
 810031e:	f07f 0700 	mvns.w	r7, #0
 8100322:	2300      	movs	r3, #0
 8100324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100328:	3c08      	subs	r4, #8
 810032a:	ea85 0501 	eor.w	r5, r5, r1
 810032e:	ea86 0601 	eor.w	r6, r6, r1
 8100332:	fa85 f547 	uadd8	r5, r5, r7
 8100336:	faa3 f587 	sel	r5, r3, r7
 810033a:	fa86 f647 	uadd8	r6, r6, r7
 810033e:	faa5 f687 	sel	r6, r5, r7
 8100342:	b98e      	cbnz	r6, 8100368 <memchr+0x78>
 8100344:	d1ee      	bne.n	8100324 <memchr+0x34>
 8100346:	bcf0      	pop	{r4, r5, r6, r7}
 8100348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810034c:	f002 0207 	and.w	r2, r2, #7
 8100350:	b132      	cbz	r2, 8100360 <memchr+0x70>
 8100352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100356:	3a01      	subs	r2, #1
 8100358:	ea83 0301 	eor.w	r3, r3, r1
 810035c:	b113      	cbz	r3, 8100364 <memchr+0x74>
 810035e:	d1f8      	bne.n	8100352 <memchr+0x62>
 8100360:	2000      	movs	r0, #0
 8100362:	4770      	bx	lr
 8100364:	3801      	subs	r0, #1
 8100366:	4770      	bx	lr
 8100368:	2d00      	cmp	r5, #0
 810036a:	bf06      	itte	eq
 810036c:	4635      	moveq	r5, r6
 810036e:	3803      	subeq	r0, #3
 8100370:	3807      	subne	r0, #7
 8100372:	f015 0f01 	tst.w	r5, #1
 8100376:	d107      	bne.n	8100388 <memchr+0x98>
 8100378:	3001      	adds	r0, #1
 810037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810037e:	bf02      	ittt	eq
 8100380:	3001      	addeq	r0, #1
 8100382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100386:	3001      	addeq	r0, #1
 8100388:	bcf0      	pop	{r4, r5, r6, r7}
 810038a:	3801      	subs	r0, #1
 810038c:	4770      	bx	lr
 810038e:	bf00      	nop

08100390 <__aeabi_drsub>:
 8100390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8100394:	e002      	b.n	810039c <__adddf3>
 8100396:	bf00      	nop

08100398 <__aeabi_dsub>:
 8100398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0810039c <__adddf3>:
 810039c:	b530      	push	{r4, r5, lr}
 810039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003a6:	ea94 0f05 	teq	r4, r5
 81003aa:	bf08      	it	eq
 81003ac:	ea90 0f02 	teqeq	r0, r2
 81003b0:	bf1f      	itttt	ne
 81003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003c2:	f000 80e2 	beq.w	810058a <__adddf3+0x1ee>
 81003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ce:	bfb8      	it	lt
 81003d0:	426d      	neglt	r5, r5
 81003d2:	dd0c      	ble.n	81003ee <__adddf3+0x52>
 81003d4:	442c      	add	r4, r5
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	ea82 0000 	eor.w	r0, r2, r0
 81003e2:	ea83 0101 	eor.w	r1, r3, r1
 81003e6:	ea80 0202 	eor.w	r2, r0, r2
 81003ea:	ea81 0303 	eor.w	r3, r1, r3
 81003ee:	2d36      	cmp	r5, #54	; 0x36
 81003f0:	bf88      	it	hi
 81003f2:	bd30      	pophi	{r4, r5, pc}
 81003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 81003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8100400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100404:	d002      	beq.n	810040c <__adddf3+0x70>
 8100406:	4240      	negs	r0, r0
 8100408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100418:	d002      	beq.n	8100420 <__adddf3+0x84>
 810041a:	4252      	negs	r2, r2
 810041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100420:	ea94 0f05 	teq	r4, r5
 8100424:	f000 80a7 	beq.w	8100576 <__adddf3+0x1da>
 8100428:	f1a4 0401 	sub.w	r4, r4, #1
 810042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100430:	db0d      	blt.n	810044e <__adddf3+0xb2>
 8100432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100436:	fa22 f205 	lsr.w	r2, r2, r5
 810043a:	1880      	adds	r0, r0, r2
 810043c:	f141 0100 	adc.w	r1, r1, #0
 8100440:	fa03 f20e 	lsl.w	r2, r3, lr
 8100444:	1880      	adds	r0, r0, r2
 8100446:	fa43 f305 	asr.w	r3, r3, r5
 810044a:	4159      	adcs	r1, r3
 810044c:	e00e      	b.n	810046c <__adddf3+0xd0>
 810044e:	f1a5 0520 	sub.w	r5, r5, #32
 8100452:	f10e 0e20 	add.w	lr, lr, #32
 8100456:	2a01      	cmp	r2, #1
 8100458:	fa03 fc0e 	lsl.w	ip, r3, lr
 810045c:	bf28      	it	cs
 810045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100462:	fa43 f305 	asr.w	r3, r3, r5
 8100466:	18c0      	adds	r0, r0, r3
 8100468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100470:	d507      	bpl.n	8100482 <__adddf3+0xe6>
 8100472:	f04f 0e00 	mov.w	lr, #0
 8100476:	f1dc 0c00 	rsbs	ip, ip, #0
 810047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8100486:	d31b      	bcc.n	81004c0 <__adddf3+0x124>
 8100488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 810048c:	d30c      	bcc.n	81004a8 <__adddf3+0x10c>
 810048e:	0849      	lsrs	r1, r1, #1
 8100490:	ea5f 0030 	movs.w	r0, r0, rrx
 8100494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100498:	f104 0401 	add.w	r4, r4, #1
 810049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 81004a4:	f080 809a 	bcs.w	81005dc <__adddf3+0x240>
 81004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 81004ac:	bf08      	it	eq
 81004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004b2:	f150 0000 	adcs.w	r0, r0, #0
 81004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004ba:	ea41 0105 	orr.w	r1, r1, r5
 81004be:	bd30      	pop	{r4, r5, pc}
 81004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004c4:	4140      	adcs	r0, r0
 81004c6:	eb41 0101 	adc.w	r1, r1, r1
 81004ca:	3c01      	subs	r4, #1
 81004cc:	bf28      	it	cs
 81004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 81004d2:	d2e9      	bcs.n	81004a8 <__adddf3+0x10c>
 81004d4:	f091 0f00 	teq	r1, #0
 81004d8:	bf04      	itt	eq
 81004da:	4601      	moveq	r1, r0
 81004dc:	2000      	moveq	r0, #0
 81004de:	fab1 f381 	clz	r3, r1
 81004e2:	bf08      	it	eq
 81004e4:	3320      	addeq	r3, #32
 81004e6:	f1a3 030b 	sub.w	r3, r3, #11
 81004ea:	f1b3 0220 	subs.w	r2, r3, #32
 81004ee:	da0c      	bge.n	810050a <__adddf3+0x16e>
 81004f0:	320c      	adds	r2, #12
 81004f2:	dd08      	ble.n	8100506 <__adddf3+0x16a>
 81004f4:	f102 0c14 	add.w	ip, r2, #20
 81004f8:	f1c2 020c 	rsb	r2, r2, #12
 81004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8100500:	fa21 f102 	lsr.w	r1, r1, r2
 8100504:	e00c      	b.n	8100520 <__adddf3+0x184>
 8100506:	f102 0214 	add.w	r2, r2, #20
 810050a:	bfd8      	it	le
 810050c:	f1c2 0c20 	rsble	ip, r2, #32
 8100510:	fa01 f102 	lsl.w	r1, r1, r2
 8100514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100518:	bfdc      	itt	le
 810051a:	ea41 010c 	orrle.w	r1, r1, ip
 810051e:	4090      	lslle	r0, r2
 8100520:	1ae4      	subs	r4, r4, r3
 8100522:	bfa2      	ittt	ge
 8100524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100528:	4329      	orrge	r1, r5
 810052a:	bd30      	popge	{r4, r5, pc}
 810052c:	ea6f 0404 	mvn.w	r4, r4
 8100530:	3c1f      	subs	r4, #31
 8100532:	da1c      	bge.n	810056e <__adddf3+0x1d2>
 8100534:	340c      	adds	r4, #12
 8100536:	dc0e      	bgt.n	8100556 <__adddf3+0x1ba>
 8100538:	f104 0414 	add.w	r4, r4, #20
 810053c:	f1c4 0220 	rsb	r2, r4, #32
 8100540:	fa20 f004 	lsr.w	r0, r0, r4
 8100544:	fa01 f302 	lsl.w	r3, r1, r2
 8100548:	ea40 0003 	orr.w	r0, r0, r3
 810054c:	fa21 f304 	lsr.w	r3, r1, r4
 8100550:	ea45 0103 	orr.w	r1, r5, r3
 8100554:	bd30      	pop	{r4, r5, pc}
 8100556:	f1c4 040c 	rsb	r4, r4, #12
 810055a:	f1c4 0220 	rsb	r2, r4, #32
 810055e:	fa20 f002 	lsr.w	r0, r0, r2
 8100562:	fa01 f304 	lsl.w	r3, r1, r4
 8100566:	ea40 0003 	orr.w	r0, r0, r3
 810056a:	4629      	mov	r1, r5
 810056c:	bd30      	pop	{r4, r5, pc}
 810056e:	fa21 f004 	lsr.w	r0, r1, r4
 8100572:	4629      	mov	r1, r5
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f094 0f00 	teq	r4, #0
 810057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810057e:	bf06      	itte	eq
 8100580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8100584:	3401      	addeq	r4, #1
 8100586:	3d01      	subne	r5, #1
 8100588:	e74e      	b.n	8100428 <__adddf3+0x8c>
 810058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810058e:	bf18      	it	ne
 8100590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100594:	d029      	beq.n	81005ea <__adddf3+0x24e>
 8100596:	ea94 0f05 	teq	r4, r5
 810059a:	bf08      	it	eq
 810059c:	ea90 0f02 	teqeq	r0, r2
 81005a0:	d005      	beq.n	81005ae <__adddf3+0x212>
 81005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005a6:	bf04      	itt	eq
 81005a8:	4619      	moveq	r1, r3
 81005aa:	4610      	moveq	r0, r2
 81005ac:	bd30      	pop	{r4, r5, pc}
 81005ae:	ea91 0f03 	teq	r1, r3
 81005b2:	bf1e      	ittt	ne
 81005b4:	2100      	movne	r1, #0
 81005b6:	2000      	movne	r0, #0
 81005b8:	bd30      	popne	{r4, r5, pc}
 81005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005be:	d105      	bne.n	81005cc <__adddf3+0x230>
 81005c0:	0040      	lsls	r0, r0, #1
 81005c2:	4149      	adcs	r1, r1
 81005c4:	bf28      	it	cs
 81005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ca:	bd30      	pop	{r4, r5, pc}
 81005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005d0:	bf3c      	itt	cc
 81005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005d6:	bd30      	popcc	{r4, r5, pc}
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 81005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 81005e4:	f04f 0000 	mov.w	r0, #0
 81005e8:	bd30      	pop	{r4, r5, pc}
 81005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ee:	bf1a      	itte	ne
 81005f0:	4619      	movne	r1, r3
 81005f2:	4610      	movne	r0, r2
 81005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005f8:	bf1c      	itt	ne
 81005fa:	460b      	movne	r3, r1
 81005fc:	4602      	movne	r2, r0
 81005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100602:	bf06      	itte	eq
 8100604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100608:	ea91 0f03 	teqeq	r1, r3
 810060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100610:	bd30      	pop	{r4, r5, pc}
 8100612:	bf00      	nop

08100614 <__aeabi_ui2d>:
 8100614:	f090 0f00 	teq	r0, #0
 8100618:	bf04      	itt	eq
 810061a:	2100      	moveq	r1, #0
 810061c:	4770      	bxeq	lr
 810061e:	b530      	push	{r4, r5, lr}
 8100620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100628:	f04f 0500 	mov.w	r5, #0
 810062c:	f04f 0100 	mov.w	r1, #0
 8100630:	e750      	b.n	81004d4 <__adddf3+0x138>
 8100632:	bf00      	nop

08100634 <__aeabi_i2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810064c:	bf48      	it	mi
 810064e:	4240      	negmi	r0, r0
 8100650:	f04f 0100 	mov.w	r1, #0
 8100654:	e73e      	b.n	81004d4 <__adddf3+0x138>
 8100656:	bf00      	nop

08100658 <__aeabi_f2d>:
 8100658:	0042      	lsls	r2, r0, #1
 810065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100666:	bf1f      	itttt	ne
 8100668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100674:	4770      	bxne	lr
 8100676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810067a:	bf08      	it	eq
 810067c:	4770      	bxeq	lr
 810067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8100682:	bf04      	itt	eq
 8100684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8100688:	4770      	bxeq	lr
 810068a:	b530      	push	{r4, r5, lr}
 810068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8100690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100698:	e71c      	b.n	81004d4 <__adddf3+0x138>
 810069a:	bf00      	nop

0810069c <__aeabi_ul2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f04f 0500 	mov.w	r5, #0
 81006aa:	e00a      	b.n	81006c2 <__aeabi_l2d+0x16>

081006ac <__aeabi_l2d>:
 81006ac:	ea50 0201 	orrs.w	r2, r0, r1
 81006b0:	bf08      	it	eq
 81006b2:	4770      	bxeq	lr
 81006b4:	b530      	push	{r4, r5, lr}
 81006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006ba:	d502      	bpl.n	81006c2 <__aeabi_l2d+0x16>
 81006bc:	4240      	negs	r0, r0
 81006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ce:	f43f aed8 	beq.w	8100482 <__adddf3+0xe6>
 81006d2:	f04f 0203 	mov.w	r2, #3
 81006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006da:	bf18      	it	ne
 81006dc:	3203      	addne	r2, #3
 81006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006e2:	bf18      	it	ne
 81006e4:	3203      	addne	r2, #3
 81006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006ea:	f1c2 0320 	rsb	r3, r2, #32
 81006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 81006f2:	fa20 f002 	lsr.w	r0, r0, r2
 81006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006fa:	ea40 000e 	orr.w	r0, r0, lr
 81006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8100702:	4414      	add	r4, r2
 8100704:	e6bd      	b.n	8100482 <__adddf3+0xe6>
 8100706:	bf00      	nop

08100708 <__aeabi_dmul>:
 8100708:	b570      	push	{r4, r5, r6, lr}
 810070a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 810070e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100716:	bf1d      	ittte	ne
 8100718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810071c:	ea94 0f0c 	teqne	r4, ip
 8100720:	ea95 0f0c 	teqne	r5, ip
 8100724:	f000 f8de 	bleq	81008e4 <__aeabi_dmul+0x1dc>
 8100728:	442c      	add	r4, r5
 810072a:	ea81 0603 	eor.w	r6, r1, r3
 810072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810073a:	bf18      	it	ne
 810073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100740:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8100748:	d038      	beq.n	81007bc <__aeabi_dmul+0xb4>
 810074a:	fba0 ce02 	umull	ip, lr, r0, r2
 810074e:	f04f 0500 	mov.w	r5, #0
 8100752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100756:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 810075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810075e:	f04f 0600 	mov.w	r6, #0
 8100762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100766:	f09c 0f00 	teq	ip, #0
 810076a:	bf18      	it	ne
 810076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100770:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8100774:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8100778:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 810077c:	d204      	bcs.n	8100788 <__aeabi_dmul+0x80>
 810077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8100782:	416d      	adcs	r5, r5
 8100784:	eb46 0606 	adc.w	r6, r6, r6
 8100788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 810078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8100790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8100794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8100798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 810079c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 81007a0:	bf88      	it	hi
 81007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 81007a6:	d81e      	bhi.n	81007e6 <__aeabi_dmul+0xde>
 81007a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 81007ac:	bf08      	it	eq
 81007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007b2:	f150 0000 	adcs.w	r0, r0, #0
 81007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007ba:	bd70      	pop	{r4, r5, r6, pc}
 81007bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 81007c0:	ea46 0101 	orr.w	r1, r6, r1
 81007c4:	ea40 0002 	orr.w	r0, r0, r2
 81007c8:	ea81 0103 	eor.w	r1, r1, r3
 81007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007d0:	bfc2      	ittt	gt
 81007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007da:	bd70      	popgt	{r4, r5, r6, pc}
 81007dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 81007e0:	f04f 0e00 	mov.w	lr, #0
 81007e4:	3c01      	subs	r4, #1
 81007e6:	f300 80ab 	bgt.w	8100940 <__aeabi_dmul+0x238>
 81007ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 81007ee:	bfde      	ittt	le
 81007f0:	2000      	movle	r0, #0
 81007f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 81007f6:	bd70      	pople	{r4, r5, r6, pc}
 81007f8:	f1c4 0400 	rsb	r4, r4, #0
 81007fc:	3c20      	subs	r4, #32
 81007fe:	da35      	bge.n	810086c <__aeabi_dmul+0x164>
 8100800:	340c      	adds	r4, #12
 8100802:	dc1b      	bgt.n	810083c <__aeabi_dmul+0x134>
 8100804:	f104 0414 	add.w	r4, r4, #20
 8100808:	f1c4 0520 	rsb	r5, r4, #32
 810080c:	fa00 f305 	lsl.w	r3, r0, r5
 8100810:	fa20 f004 	lsr.w	r0, r0, r4
 8100814:	fa01 f205 	lsl.w	r2, r1, r5
 8100818:	ea40 0002 	orr.w	r0, r0, r2
 810081c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8100820:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100828:	fa21 f604 	lsr.w	r6, r1, r4
 810082c:	eb42 0106 	adc.w	r1, r2, r6
 8100830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100834:	bf08      	it	eq
 8100836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810083a:	bd70      	pop	{r4, r5, r6, pc}
 810083c:	f1c4 040c 	rsb	r4, r4, #12
 8100840:	f1c4 0520 	rsb	r5, r4, #32
 8100844:	fa00 f304 	lsl.w	r3, r0, r4
 8100848:	fa20 f005 	lsr.w	r0, r0, r5
 810084c:	fa01 f204 	lsl.w	r2, r1, r4
 8100850:	ea40 0002 	orr.w	r0, r0, r2
 8100854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810085c:	f141 0100 	adc.w	r1, r1, #0
 8100860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100864:	bf08      	it	eq
 8100866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810086a:	bd70      	pop	{r4, r5, r6, pc}
 810086c:	f1c4 0520 	rsb	r5, r4, #32
 8100870:	fa00 f205 	lsl.w	r2, r0, r5
 8100874:	ea4e 0e02 	orr.w	lr, lr, r2
 8100878:	fa20 f304 	lsr.w	r3, r0, r4
 810087c:	fa01 f205 	lsl.w	r2, r1, r5
 8100880:	ea43 0302 	orr.w	r3, r3, r2
 8100884:	fa21 f004 	lsr.w	r0, r1, r4
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 810088c:	fa21 f204 	lsr.w	r2, r1, r4
 8100890:	ea20 0002 	bic.w	r0, r0, r2
 8100894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8100898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810089c:	bf08      	it	eq
 810089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008a2:	bd70      	pop	{r4, r5, r6, pc}
 81008a4:	f094 0f00 	teq	r4, #0
 81008a8:	d10f      	bne.n	81008ca <__aeabi_dmul+0x1c2>
 81008aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 81008ae:	0040      	lsls	r0, r0, #1
 81008b0:	eb41 0101 	adc.w	r1, r1, r1
 81008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81008b8:	bf08      	it	eq
 81008ba:	3c01      	subeq	r4, #1
 81008bc:	d0f7      	beq.n	81008ae <__aeabi_dmul+0x1a6>
 81008be:	ea41 0106 	orr.w	r1, r1, r6
 81008c2:	f095 0f00 	teq	r5, #0
 81008c6:	bf18      	it	ne
 81008c8:	4770      	bxne	lr
 81008ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 81008ce:	0052      	lsls	r2, r2, #1
 81008d0:	eb43 0303 	adc.w	r3, r3, r3
 81008d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3d01      	subeq	r5, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1c6>
 81008de:	ea43 0306 	orr.w	r3, r3, r6
 81008e2:	4770      	bx	lr
 81008e4:	ea94 0f0c 	teq	r4, ip
 81008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 81008ec:	bf18      	it	ne
 81008ee:	ea95 0f0c 	teqne	r5, ip
 81008f2:	d00c      	beq.n	810090e <__aeabi_dmul+0x206>
 81008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 81008f8:	bf18      	it	ne
 81008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 81008fe:	d1d1      	bne.n	81008a4 <__aeabi_dmul+0x19c>
 8100900:	ea81 0103 	eor.w	r1, r1, r3
 8100904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100908:	f04f 0000 	mov.w	r0, #0
 810090c:	bd70      	pop	{r4, r5, r6, pc}
 810090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100912:	bf06      	itte	eq
 8100914:	4610      	moveq	r0, r2
 8100916:	4619      	moveq	r1, r3
 8100918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091c:	d019      	beq.n	8100952 <__aeabi_dmul+0x24a>
 810091e:	ea94 0f0c 	teq	r4, ip
 8100922:	d102      	bne.n	810092a <__aeabi_dmul+0x222>
 8100924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100928:	d113      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810092a:	ea95 0f0c 	teq	r5, ip
 810092e:	d105      	bne.n	810093c <__aeabi_dmul+0x234>
 8100930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100934:	bf1c      	itt	ne
 8100936:	4610      	movne	r0, r2
 8100938:	4619      	movne	r1, r3
 810093a:	d10a      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810093c:	ea81 0103 	eor.w	r1, r1, r3
 8100940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100944:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100948:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810094c:	f04f 0000 	mov.w	r0, #0
 8100950:	bd70      	pop	{r4, r5, r6, pc}
 8100952:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100956:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 810095a:	bd70      	pop	{r4, r5, r6, pc}

0810095c <__aeabi_ddiv>:
 810095c:	b570      	push	{r4, r5, r6, lr}
 810095e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8100962:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810096a:	bf1d      	ittte	ne
 810096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100970:	ea94 0f0c 	teqne	r4, ip
 8100974:	ea95 0f0c 	teqne	r5, ip
 8100978:	f000 f8a7 	bleq	8100aca <__aeabi_ddiv+0x16e>
 810097c:	eba4 0405 	sub.w	r4, r4, r5
 8100980:	ea81 0e03 	eor.w	lr, r1, r3
 8100984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810098c:	f000 8088 	beq.w	8100aa0 <__aeabi_ddiv+0x144>
 8100990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100994:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8100998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 810099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 81009b4:	429d      	cmp	r5, r3
 81009b6:	bf08      	it	eq
 81009b8:	4296      	cmpeq	r6, r2
 81009ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 81009be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 81009c2:	d202      	bcs.n	81009ca <__aeabi_ddiv+0x6e>
 81009c4:	085b      	lsrs	r3, r3, #1
 81009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ca:	1ab6      	subs	r6, r6, r2
 81009cc:	eb65 0503 	sbc.w	r5, r5, r3
 81009d0:	085b      	lsrs	r3, r3, #1
 81009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 81009da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 81009de:	ebb6 0e02 	subs.w	lr, r6, r2
 81009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009e6:	bf22      	ittt	cs
 81009e8:	1ab6      	subcs	r6, r6, r2
 81009ea:	4675      	movcs	r5, lr
 81009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 81009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009fe:	bf22      	ittt	cs
 8100a00:	1ab6      	subcs	r6, r6, r2
 8100a02:	4675      	movcs	r5, lr
 8100a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a08:	085b      	lsrs	r3, r3, #1
 8100a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a16:	bf22      	ittt	cs
 8100a18:	1ab6      	subcs	r6, r6, r2
 8100a1a:	4675      	movcs	r5, lr
 8100a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a20:	085b      	lsrs	r3, r3, #1
 8100a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a2e:	bf22      	ittt	cs
 8100a30:	1ab6      	subcs	r6, r6, r2
 8100a32:	4675      	movcs	r5, lr
 8100a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a3c:	d018      	beq.n	8100a70 <__aeabi_ddiv+0x114>
 8100a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a5a:	d1c0      	bne.n	81009de <__aeabi_ddiv+0x82>
 8100a5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a60:	d10b      	bne.n	8100a7a <__aeabi_ddiv+0x11e>
 8100a62:	ea41 0100 	orr.w	r1, r1, r0
 8100a66:	f04f 0000 	mov.w	r0, #0
 8100a6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8100a6e:	e7b6      	b.n	81009de <__aeabi_ddiv+0x82>
 8100a70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a74:	bf04      	itt	eq
 8100a76:	4301      	orreq	r1, r0
 8100a78:	2000      	moveq	r0, #0
 8100a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8100a7e:	bf88      	it	hi
 8100a80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8100a84:	f63f aeaf 	bhi.w	81007e6 <__aeabi_dmul+0xde>
 8100a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8100a8c:	bf04      	itt	eq
 8100a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100a96:	f150 0000 	adcs.w	r0, r0, #0
 8100a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100a9e:	bd70      	pop	{r4, r5, r6, pc}
 8100aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8100aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100aac:	bfc2      	ittt	gt
 8100aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ab8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100abc:	f04f 0e00 	mov.w	lr, #0
 8100ac0:	3c01      	subs	r4, #1
 8100ac2:	e690      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ac8:	e68d      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100ace:	ea94 0f0c 	teq	r4, ip
 8100ad2:	bf08      	it	eq
 8100ad4:	ea95 0f0c 	teqeq	r5, ip
 8100ad8:	f43f af3b 	beq.w	8100952 <__aeabi_dmul+0x24a>
 8100adc:	ea94 0f0c 	teq	r4, ip
 8100ae0:	d10a      	bne.n	8100af8 <__aeabi_ddiv+0x19c>
 8100ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100ae6:	f47f af34 	bne.w	8100952 <__aeabi_dmul+0x24a>
 8100aea:	ea95 0f0c 	teq	r5, ip
 8100aee:	f47f af25 	bne.w	810093c <__aeabi_dmul+0x234>
 8100af2:	4610      	mov	r0, r2
 8100af4:	4619      	mov	r1, r3
 8100af6:	e72c      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100af8:	ea95 0f0c 	teq	r5, ip
 8100afc:	d106      	bne.n	8100b0c <__aeabi_ddiv+0x1b0>
 8100afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b02:	f43f aefd 	beq.w	8100900 <__aeabi_dmul+0x1f8>
 8100b06:	4610      	mov	r0, r2
 8100b08:	4619      	mov	r1, r3
 8100b0a:	e722      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b10:	bf18      	it	ne
 8100b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b16:	f47f aec5 	bne.w	81008a4 <__aeabi_dmul+0x19c>
 8100b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b1e:	f47f af0d 	bne.w	810093c <__aeabi_dmul+0x234>
 8100b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b26:	f47f aeeb 	bne.w	8100900 <__aeabi_dmul+0x1f8>
 8100b2a:	e712      	b.n	8100952 <__aeabi_dmul+0x24a>

08100b2c <__gedf2>:
 8100b2c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b30:	e006      	b.n	8100b40 <__cmpdf2+0x4>
 8100b32:	bf00      	nop

08100b34 <__ledf2>:
 8100b34:	f04f 0c01 	mov.w	ip, #1
 8100b38:	e002      	b.n	8100b40 <__cmpdf2+0x4>
 8100b3a:	bf00      	nop

08100b3c <__cmpdf2>:
 8100b3c:	f04f 0c01 	mov.w	ip, #1
 8100b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b50:	bf18      	it	ne
 8100b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b56:	d01b      	beq.n	8100b90 <__cmpdf2+0x54>
 8100b58:	b001      	add	sp, #4
 8100b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b5e:	bf0c      	ite	eq
 8100b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b64:	ea91 0f03 	teqne	r1, r3
 8100b68:	bf02      	ittt	eq
 8100b6a:	ea90 0f02 	teqeq	r0, r2
 8100b6e:	2000      	moveq	r0, #0
 8100b70:	4770      	bxeq	lr
 8100b72:	f110 0f00 	cmn.w	r0, #0
 8100b76:	ea91 0f03 	teq	r1, r3
 8100b7a:	bf58      	it	pl
 8100b7c:	4299      	cmppl	r1, r3
 8100b7e:	bf08      	it	eq
 8100b80:	4290      	cmpeq	r0, r2
 8100b82:	bf2c      	ite	cs
 8100b84:	17d8      	asrcs	r0, r3, #31
 8100b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100b8a:	f040 0001 	orr.w	r0, r0, #1
 8100b8e:	4770      	bx	lr
 8100b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b98:	d102      	bne.n	8100ba0 <__cmpdf2+0x64>
 8100b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b9e:	d107      	bne.n	8100bb0 <__cmpdf2+0x74>
 8100ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba8:	d1d6      	bne.n	8100b58 <__cmpdf2+0x1c>
 8100baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bae:	d0d3      	beq.n	8100b58 <__cmpdf2+0x1c>
 8100bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bb4:	4770      	bx	lr
 8100bb6:	bf00      	nop

08100bb8 <__aeabi_cdrcmple>:
 8100bb8:	4684      	mov	ip, r0
 8100bba:	4610      	mov	r0, r2
 8100bbc:	4662      	mov	r2, ip
 8100bbe:	468c      	mov	ip, r1
 8100bc0:	4619      	mov	r1, r3
 8100bc2:	4663      	mov	r3, ip
 8100bc4:	e000      	b.n	8100bc8 <__aeabi_cdcmpeq>
 8100bc6:	bf00      	nop

08100bc8 <__aeabi_cdcmpeq>:
 8100bc8:	b501      	push	{r0, lr}
 8100bca:	f7ff ffb7 	bl	8100b3c <__cmpdf2>
 8100bce:	2800      	cmp	r0, #0
 8100bd0:	bf48      	it	mi
 8100bd2:	f110 0f00 	cmnmi.w	r0, #0
 8100bd6:	bd01      	pop	{r0, pc}

08100bd8 <__aeabi_dcmpeq>:
 8100bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bdc:	f7ff fff4 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100be0:	bf0c      	ite	eq
 8100be2:	2001      	moveq	r0, #1
 8100be4:	2000      	movne	r0, #0
 8100be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bea:	bf00      	nop

08100bec <__aeabi_dcmplt>:
 8100bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bf0:	f7ff ffea 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100bf4:	bf34      	ite	cc
 8100bf6:	2001      	movcc	r0, #1
 8100bf8:	2000      	movcs	r0, #0
 8100bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bfe:	bf00      	nop

08100c00 <__aeabi_dcmple>:
 8100c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c04:	f7ff ffe0 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100c08:	bf94      	ite	ls
 8100c0a:	2001      	movls	r0, #1
 8100c0c:	2000      	movhi	r0, #0
 8100c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c12:	bf00      	nop

08100c14 <__aeabi_dcmpge>:
 8100c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c18:	f7ff ffce 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c1c:	bf94      	ite	ls
 8100c1e:	2001      	movls	r0, #1
 8100c20:	2000      	movhi	r0, #0
 8100c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c26:	bf00      	nop

08100c28 <__aeabi_dcmpgt>:
 8100c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c2c:	f7ff ffc4 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c30:	bf34      	ite	cc
 8100c32:	2001      	movcc	r0, #1
 8100c34:	2000      	movcs	r0, #0
 8100c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c3a:	bf00      	nop

08100c3c <__aeabi_dcmpun>:
 8100c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c44:	d102      	bne.n	8100c4c <__aeabi_dcmpun+0x10>
 8100c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c4a:	d10a      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c54:	d102      	bne.n	8100c5c <__aeabi_dcmpun+0x20>
 8100c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c5a:	d102      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c5c:	f04f 0000 	mov.w	r0, #0
 8100c60:	4770      	bx	lr
 8100c62:	f04f 0001 	mov.w	r0, #1
 8100c66:	4770      	bx	lr

08100c68 <__aeabi_d2iz>:
 8100c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100c70:	d215      	bcs.n	8100c9e <__aeabi_d2iz+0x36>
 8100c72:	d511      	bpl.n	8100c98 <__aeabi_d2iz+0x30>
 8100c74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c7c:	d912      	bls.n	8100ca4 <__aeabi_d2iz+0x3c>
 8100c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100c8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8100c92:	bf18      	it	ne
 8100c94:	4240      	negne	r0, r0
 8100c96:	4770      	bx	lr
 8100c98:	f04f 0000 	mov.w	r0, #0
 8100c9c:	4770      	bx	lr
 8100c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100ca2:	d105      	bne.n	8100cb0 <__aeabi_d2iz+0x48>
 8100ca4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100ca8:	bf08      	it	eq
 8100caa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8100cae:	4770      	bx	lr
 8100cb0:	f04f 0000 	mov.w	r0, #0
 8100cb4:	4770      	bx	lr
 8100cb6:	bf00      	nop

08100cb8 <__aeabi_d2uiz>:
 8100cb8:	004a      	lsls	r2, r1, #1
 8100cba:	d211      	bcs.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100cc0:	d211      	bcs.n	8100ce6 <__aeabi_d2uiz+0x2e>
 8100cc2:	d50d      	bpl.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100ccc:	d40e      	bmi.n	8100cec <__aeabi_d2uiz+0x34>
 8100cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100cd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100cda:	fa23 f002 	lsr.w	r0, r3, r2
 8100cde:	4770      	bx	lr
 8100ce0:	f04f 0000 	mov.w	r0, #0
 8100ce4:	4770      	bx	lr
 8100ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cea:	d102      	bne.n	8100cf2 <__aeabi_d2uiz+0x3a>
 8100cec:	f04f 30ff 	mov.w	r0, #4294967295
 8100cf0:	4770      	bx	lr
 8100cf2:	f04f 0000 	mov.w	r0, #0
 8100cf6:	4770      	bx	lr

08100cf8 <__aeabi_d2f>:
 8100cf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8100d00:	bf24      	itt	cs
 8100d02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8100d06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8100d0a:	d90d      	bls.n	8100d28 <__aeabi_d2f+0x30>
 8100d0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8100d10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100d14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100d18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8100d1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d20:	bf08      	it	eq
 8100d22:	f020 0001 	biceq.w	r0, r0, #1
 8100d26:	4770      	bx	lr
 8100d28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8100d2c:	d121      	bne.n	8100d72 <__aeabi_d2f+0x7a>
 8100d2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8100d32:	bfbc      	itt	lt
 8100d34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8100d38:	4770      	bxlt	lr
 8100d3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100d3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d42:	f1c2 0218 	rsb	r2, r2, #24
 8100d46:	f1c2 0c20 	rsb	ip, r2, #32
 8100d4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d4e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d52:	bf18      	it	ne
 8100d54:	f040 0001 	orrne.w	r0, r0, #1
 8100d58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d64:	ea40 000c 	orr.w	r0, r0, ip
 8100d68:	fa23 f302 	lsr.w	r3, r3, r2
 8100d6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d70:	e7cc      	b.n	8100d0c <__aeabi_d2f+0x14>
 8100d72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d76:	d107      	bne.n	8100d88 <__aeabi_d2f+0x90>
 8100d78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d7c:	bf1e      	ittt	ne
 8100d7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8100d82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8100d86:	4770      	bxne	lr
 8100d88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8100d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8100d90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8100d94:	4770      	bx	lr
 8100d96:	bf00      	nop

08100d98 <__aeabi_uldivmod>:
 8100d98:	b953      	cbnz	r3, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9a:	b94a      	cbnz	r2, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9c:	2900      	cmp	r1, #0
 8100d9e:	bf08      	it	eq
 8100da0:	2800      	cmpeq	r0, #0
 8100da2:	bf1c      	itt	ne
 8100da4:	f04f 31ff 	movne.w	r1, #4294967295
 8100da8:	f04f 30ff 	movne.w	r0, #4294967295
 8100dac:	f000 b9aa 	b.w	8101104 <__aeabi_idiv0>
 8100db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8100db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100db8:	f000 f83c 	bl	8100e34 <__udivmoddi4>
 8100dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dc4:	b004      	add	sp, #16
 8100dc6:	4770      	bx	lr

08100dc8 <__aeabi_d2lz>:
 8100dc8:	b538      	push	{r3, r4, r5, lr}
 8100dca:	2200      	movs	r2, #0
 8100dcc:	2300      	movs	r3, #0
 8100dce:	4604      	mov	r4, r0
 8100dd0:	460d      	mov	r5, r1
 8100dd2:	f7ff ff0b 	bl	8100bec <__aeabi_dcmplt>
 8100dd6:	b928      	cbnz	r0, 8100de4 <__aeabi_d2lz+0x1c>
 8100dd8:	4620      	mov	r0, r4
 8100dda:	4629      	mov	r1, r5
 8100ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8100de0:	f000 b80a 	b.w	8100df8 <__aeabi_d2ulz>
 8100de4:	4620      	mov	r0, r4
 8100de6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8100dea:	f000 f805 	bl	8100df8 <__aeabi_d2ulz>
 8100dee:	4240      	negs	r0, r0
 8100df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100df4:	bd38      	pop	{r3, r4, r5, pc}
 8100df6:	bf00      	nop

08100df8 <__aeabi_d2ulz>:
 8100df8:	b5d0      	push	{r4, r6, r7, lr}
 8100dfa:	4b0c      	ldr	r3, [pc, #48]	; (8100e2c <__aeabi_d2ulz+0x34>)
 8100dfc:	2200      	movs	r2, #0
 8100dfe:	4606      	mov	r6, r0
 8100e00:	460f      	mov	r7, r1
 8100e02:	f7ff fc81 	bl	8100708 <__aeabi_dmul>
 8100e06:	f7ff ff57 	bl	8100cb8 <__aeabi_d2uiz>
 8100e0a:	4604      	mov	r4, r0
 8100e0c:	f7ff fc02 	bl	8100614 <__aeabi_ui2d>
 8100e10:	4b07      	ldr	r3, [pc, #28]	; (8100e30 <__aeabi_d2ulz+0x38>)
 8100e12:	2200      	movs	r2, #0
 8100e14:	f7ff fc78 	bl	8100708 <__aeabi_dmul>
 8100e18:	4602      	mov	r2, r0
 8100e1a:	460b      	mov	r3, r1
 8100e1c:	4630      	mov	r0, r6
 8100e1e:	4639      	mov	r1, r7
 8100e20:	f7ff faba 	bl	8100398 <__aeabi_dsub>
 8100e24:	f7ff ff48 	bl	8100cb8 <__aeabi_d2uiz>
 8100e28:	4621      	mov	r1, r4
 8100e2a:	bdd0      	pop	{r4, r6, r7, pc}
 8100e2c:	3df00000 	.word	0x3df00000
 8100e30:	41f00000 	.word	0x41f00000

08100e34 <__udivmoddi4>:
 8100e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100e38:	9d08      	ldr	r5, [sp, #32]
 8100e3a:	4604      	mov	r4, r0
 8100e3c:	468e      	mov	lr, r1
 8100e3e:	2b00      	cmp	r3, #0
 8100e40:	d14d      	bne.n	8100ede <__udivmoddi4+0xaa>
 8100e42:	428a      	cmp	r2, r1
 8100e44:	4694      	mov	ip, r2
 8100e46:	d969      	bls.n	8100f1c <__udivmoddi4+0xe8>
 8100e48:	fab2 f282 	clz	r2, r2
 8100e4c:	b152      	cbz	r2, 8100e64 <__udivmoddi4+0x30>
 8100e4e:	fa01 f302 	lsl.w	r3, r1, r2
 8100e52:	f1c2 0120 	rsb	r1, r2, #32
 8100e56:	fa20 f101 	lsr.w	r1, r0, r1
 8100e5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8100e5e:	ea41 0e03 	orr.w	lr, r1, r3
 8100e62:	4094      	lsls	r4, r2
 8100e64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8100e68:	0c21      	lsrs	r1, r4, #16
 8100e6a:	fbbe f6f8 	udiv	r6, lr, r8
 8100e6e:	fa1f f78c 	uxth.w	r7, ip
 8100e72:	fb08 e316 	mls	r3, r8, r6, lr
 8100e76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8100e7a:	fb06 f107 	mul.w	r1, r6, r7
 8100e7e:	4299      	cmp	r1, r3
 8100e80:	d90a      	bls.n	8100e98 <__udivmoddi4+0x64>
 8100e82:	eb1c 0303 	adds.w	r3, ip, r3
 8100e86:	f106 30ff 	add.w	r0, r6, #4294967295
 8100e8a:	f080 811f 	bcs.w	81010cc <__udivmoddi4+0x298>
 8100e8e:	4299      	cmp	r1, r3
 8100e90:	f240 811c 	bls.w	81010cc <__udivmoddi4+0x298>
 8100e94:	3e02      	subs	r6, #2
 8100e96:	4463      	add	r3, ip
 8100e98:	1a5b      	subs	r3, r3, r1
 8100e9a:	b2a4      	uxth	r4, r4
 8100e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8100ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8100ea4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100ea8:	fb00 f707 	mul.w	r7, r0, r7
 8100eac:	42a7      	cmp	r7, r4
 8100eae:	d90a      	bls.n	8100ec6 <__udivmoddi4+0x92>
 8100eb0:	eb1c 0404 	adds.w	r4, ip, r4
 8100eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8100eb8:	f080 810a 	bcs.w	81010d0 <__udivmoddi4+0x29c>
 8100ebc:	42a7      	cmp	r7, r4
 8100ebe:	f240 8107 	bls.w	81010d0 <__udivmoddi4+0x29c>
 8100ec2:	4464      	add	r4, ip
 8100ec4:	3802      	subs	r0, #2
 8100ec6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100eca:	1be4      	subs	r4, r4, r7
 8100ecc:	2600      	movs	r6, #0
 8100ece:	b11d      	cbz	r5, 8100ed8 <__udivmoddi4+0xa4>
 8100ed0:	40d4      	lsrs	r4, r2
 8100ed2:	2300      	movs	r3, #0
 8100ed4:	e9c5 4300 	strd	r4, r3, [r5]
 8100ed8:	4631      	mov	r1, r6
 8100eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ede:	428b      	cmp	r3, r1
 8100ee0:	d909      	bls.n	8100ef6 <__udivmoddi4+0xc2>
 8100ee2:	2d00      	cmp	r5, #0
 8100ee4:	f000 80ef 	beq.w	81010c6 <__udivmoddi4+0x292>
 8100ee8:	2600      	movs	r6, #0
 8100eea:	e9c5 0100 	strd	r0, r1, [r5]
 8100eee:	4630      	mov	r0, r6
 8100ef0:	4631      	mov	r1, r6
 8100ef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ef6:	fab3 f683 	clz	r6, r3
 8100efa:	2e00      	cmp	r6, #0
 8100efc:	d14a      	bne.n	8100f94 <__udivmoddi4+0x160>
 8100efe:	428b      	cmp	r3, r1
 8100f00:	d302      	bcc.n	8100f08 <__udivmoddi4+0xd4>
 8100f02:	4282      	cmp	r2, r0
 8100f04:	f200 80f9 	bhi.w	81010fa <__udivmoddi4+0x2c6>
 8100f08:	1a84      	subs	r4, r0, r2
 8100f0a:	eb61 0303 	sbc.w	r3, r1, r3
 8100f0e:	2001      	movs	r0, #1
 8100f10:	469e      	mov	lr, r3
 8100f12:	2d00      	cmp	r5, #0
 8100f14:	d0e0      	beq.n	8100ed8 <__udivmoddi4+0xa4>
 8100f16:	e9c5 4e00 	strd	r4, lr, [r5]
 8100f1a:	e7dd      	b.n	8100ed8 <__udivmoddi4+0xa4>
 8100f1c:	b902      	cbnz	r2, 8100f20 <__udivmoddi4+0xec>
 8100f1e:	deff      	udf	#255	; 0xff
 8100f20:	fab2 f282 	clz	r2, r2
 8100f24:	2a00      	cmp	r2, #0
 8100f26:	f040 8092 	bne.w	810104e <__udivmoddi4+0x21a>
 8100f2a:	eba1 010c 	sub.w	r1, r1, ip
 8100f2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100f32:	fa1f fe8c 	uxth.w	lr, ip
 8100f36:	2601      	movs	r6, #1
 8100f38:	0c20      	lsrs	r0, r4, #16
 8100f3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8100f3e:	fb07 1113 	mls	r1, r7, r3, r1
 8100f42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100f46:	fb0e f003 	mul.w	r0, lr, r3
 8100f4a:	4288      	cmp	r0, r1
 8100f4c:	d908      	bls.n	8100f60 <__udivmoddi4+0x12c>
 8100f4e:	eb1c 0101 	adds.w	r1, ip, r1
 8100f52:	f103 38ff 	add.w	r8, r3, #4294967295
 8100f56:	d202      	bcs.n	8100f5e <__udivmoddi4+0x12a>
 8100f58:	4288      	cmp	r0, r1
 8100f5a:	f200 80cb 	bhi.w	81010f4 <__udivmoddi4+0x2c0>
 8100f5e:	4643      	mov	r3, r8
 8100f60:	1a09      	subs	r1, r1, r0
 8100f62:	b2a4      	uxth	r4, r4
 8100f64:	fbb1 f0f7 	udiv	r0, r1, r7
 8100f68:	fb07 1110 	mls	r1, r7, r0, r1
 8100f6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8100f70:	fb0e fe00 	mul.w	lr, lr, r0
 8100f74:	45a6      	cmp	lr, r4
 8100f76:	d908      	bls.n	8100f8a <__udivmoddi4+0x156>
 8100f78:	eb1c 0404 	adds.w	r4, ip, r4
 8100f7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8100f80:	d202      	bcs.n	8100f88 <__udivmoddi4+0x154>
 8100f82:	45a6      	cmp	lr, r4
 8100f84:	f200 80bb 	bhi.w	81010fe <__udivmoddi4+0x2ca>
 8100f88:	4608      	mov	r0, r1
 8100f8a:	eba4 040e 	sub.w	r4, r4, lr
 8100f8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8100f92:	e79c      	b.n	8100ece <__udivmoddi4+0x9a>
 8100f94:	f1c6 0720 	rsb	r7, r6, #32
 8100f98:	40b3      	lsls	r3, r6
 8100f9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8100f9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8100fa2:	fa20 f407 	lsr.w	r4, r0, r7
 8100fa6:	fa01 f306 	lsl.w	r3, r1, r6
 8100faa:	431c      	orrs	r4, r3
 8100fac:	40f9      	lsrs	r1, r7
 8100fae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8100fb2:	fa00 f306 	lsl.w	r3, r0, r6
 8100fb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8100fba:	0c20      	lsrs	r0, r4, #16
 8100fbc:	fa1f fe8c 	uxth.w	lr, ip
 8100fc0:	fb09 1118 	mls	r1, r9, r8, r1
 8100fc4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100fc8:	fb08 f00e 	mul.w	r0, r8, lr
 8100fcc:	4288      	cmp	r0, r1
 8100fce:	fa02 f206 	lsl.w	r2, r2, r6
 8100fd2:	d90b      	bls.n	8100fec <__udivmoddi4+0x1b8>
 8100fd4:	eb1c 0101 	adds.w	r1, ip, r1
 8100fd8:	f108 3aff 	add.w	sl, r8, #4294967295
 8100fdc:	f080 8088 	bcs.w	81010f0 <__udivmoddi4+0x2bc>
 8100fe0:	4288      	cmp	r0, r1
 8100fe2:	f240 8085 	bls.w	81010f0 <__udivmoddi4+0x2bc>
 8100fe6:	f1a8 0802 	sub.w	r8, r8, #2
 8100fea:	4461      	add	r1, ip
 8100fec:	1a09      	subs	r1, r1, r0
 8100fee:	b2a4      	uxth	r4, r4
 8100ff0:	fbb1 f0f9 	udiv	r0, r1, r9
 8100ff4:	fb09 1110 	mls	r1, r9, r0, r1
 8100ff8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8100ffc:	fb00 fe0e 	mul.w	lr, r0, lr
 8101000:	458e      	cmp	lr, r1
 8101002:	d908      	bls.n	8101016 <__udivmoddi4+0x1e2>
 8101004:	eb1c 0101 	adds.w	r1, ip, r1
 8101008:	f100 34ff 	add.w	r4, r0, #4294967295
 810100c:	d26c      	bcs.n	81010e8 <__udivmoddi4+0x2b4>
 810100e:	458e      	cmp	lr, r1
 8101010:	d96a      	bls.n	81010e8 <__udivmoddi4+0x2b4>
 8101012:	3802      	subs	r0, #2
 8101014:	4461      	add	r1, ip
 8101016:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 810101a:	fba0 9402 	umull	r9, r4, r0, r2
 810101e:	eba1 010e 	sub.w	r1, r1, lr
 8101022:	42a1      	cmp	r1, r4
 8101024:	46c8      	mov	r8, r9
 8101026:	46a6      	mov	lr, r4
 8101028:	d356      	bcc.n	81010d8 <__udivmoddi4+0x2a4>
 810102a:	d053      	beq.n	81010d4 <__udivmoddi4+0x2a0>
 810102c:	b15d      	cbz	r5, 8101046 <__udivmoddi4+0x212>
 810102e:	ebb3 0208 	subs.w	r2, r3, r8
 8101032:	eb61 010e 	sbc.w	r1, r1, lr
 8101036:	fa01 f707 	lsl.w	r7, r1, r7
 810103a:	fa22 f306 	lsr.w	r3, r2, r6
 810103e:	40f1      	lsrs	r1, r6
 8101040:	431f      	orrs	r7, r3
 8101042:	e9c5 7100 	strd	r7, r1, [r5]
 8101046:	2600      	movs	r6, #0
 8101048:	4631      	mov	r1, r6
 810104a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810104e:	f1c2 0320 	rsb	r3, r2, #32
 8101052:	40d8      	lsrs	r0, r3
 8101054:	fa0c fc02 	lsl.w	ip, ip, r2
 8101058:	fa21 f303 	lsr.w	r3, r1, r3
 810105c:	4091      	lsls	r1, r2
 810105e:	4301      	orrs	r1, r0
 8101060:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8101064:	fa1f fe8c 	uxth.w	lr, ip
 8101068:	fbb3 f0f7 	udiv	r0, r3, r7
 810106c:	fb07 3610 	mls	r6, r7, r0, r3
 8101070:	0c0b      	lsrs	r3, r1, #16
 8101072:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8101076:	fb00 f60e 	mul.w	r6, r0, lr
 810107a:	429e      	cmp	r6, r3
 810107c:	fa04 f402 	lsl.w	r4, r4, r2
 8101080:	d908      	bls.n	8101094 <__udivmoddi4+0x260>
 8101082:	eb1c 0303 	adds.w	r3, ip, r3
 8101086:	f100 38ff 	add.w	r8, r0, #4294967295
 810108a:	d22f      	bcs.n	81010ec <__udivmoddi4+0x2b8>
 810108c:	429e      	cmp	r6, r3
 810108e:	d92d      	bls.n	81010ec <__udivmoddi4+0x2b8>
 8101090:	3802      	subs	r0, #2
 8101092:	4463      	add	r3, ip
 8101094:	1b9b      	subs	r3, r3, r6
 8101096:	b289      	uxth	r1, r1
 8101098:	fbb3 f6f7 	udiv	r6, r3, r7
 810109c:	fb07 3316 	mls	r3, r7, r6, r3
 81010a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 81010a4:	fb06 f30e 	mul.w	r3, r6, lr
 81010a8:	428b      	cmp	r3, r1
 81010aa:	d908      	bls.n	81010be <__udivmoddi4+0x28a>
 81010ac:	eb1c 0101 	adds.w	r1, ip, r1
 81010b0:	f106 38ff 	add.w	r8, r6, #4294967295
 81010b4:	d216      	bcs.n	81010e4 <__udivmoddi4+0x2b0>
 81010b6:	428b      	cmp	r3, r1
 81010b8:	d914      	bls.n	81010e4 <__udivmoddi4+0x2b0>
 81010ba:	3e02      	subs	r6, #2
 81010bc:	4461      	add	r1, ip
 81010be:	1ac9      	subs	r1, r1, r3
 81010c0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 81010c4:	e738      	b.n	8100f38 <__udivmoddi4+0x104>
 81010c6:	462e      	mov	r6, r5
 81010c8:	4628      	mov	r0, r5
 81010ca:	e705      	b.n	8100ed8 <__udivmoddi4+0xa4>
 81010cc:	4606      	mov	r6, r0
 81010ce:	e6e3      	b.n	8100e98 <__udivmoddi4+0x64>
 81010d0:	4618      	mov	r0, r3
 81010d2:	e6f8      	b.n	8100ec6 <__udivmoddi4+0x92>
 81010d4:	454b      	cmp	r3, r9
 81010d6:	d2a9      	bcs.n	810102c <__udivmoddi4+0x1f8>
 81010d8:	ebb9 0802 	subs.w	r8, r9, r2
 81010dc:	eb64 0e0c 	sbc.w	lr, r4, ip
 81010e0:	3801      	subs	r0, #1
 81010e2:	e7a3      	b.n	810102c <__udivmoddi4+0x1f8>
 81010e4:	4646      	mov	r6, r8
 81010e6:	e7ea      	b.n	81010be <__udivmoddi4+0x28a>
 81010e8:	4620      	mov	r0, r4
 81010ea:	e794      	b.n	8101016 <__udivmoddi4+0x1e2>
 81010ec:	4640      	mov	r0, r8
 81010ee:	e7d1      	b.n	8101094 <__udivmoddi4+0x260>
 81010f0:	46d0      	mov	r8, sl
 81010f2:	e77b      	b.n	8100fec <__udivmoddi4+0x1b8>
 81010f4:	3b02      	subs	r3, #2
 81010f6:	4461      	add	r1, ip
 81010f8:	e732      	b.n	8100f60 <__udivmoddi4+0x12c>
 81010fa:	4630      	mov	r0, r6
 81010fc:	e709      	b.n	8100f12 <__udivmoddi4+0xde>
 81010fe:	4464      	add	r4, ip
 8101100:	3802      	subs	r0, #2
 8101102:	e742      	b.n	8100f8a <__udivmoddi4+0x156>

08101104 <__aeabi_idiv0>:
 8101104:	4770      	bx	lr
 8101106:	bf00      	nop

08101108 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8101108:	b480      	push	{r7}
 810110a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 810110c:	4b09      	ldr	r3, [pc, #36]	; (8101134 <SystemInit+0x2c>)
 810110e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8101112:	4a08      	ldr	r2, [pc, #32]	; (8101134 <SystemInit+0x2c>)
 8101114:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8101118:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 810111c:	4b05      	ldr	r3, [pc, #20]	; (8101134 <SystemInit+0x2c>)
 810111e:	691b      	ldr	r3, [r3, #16]
 8101120:	4a04      	ldr	r2, [pc, #16]	; (8101134 <SystemInit+0x2c>)
 8101122:	f043 0310 	orr.w	r3, r3, #16
 8101126:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8101128:	bf00      	nop
 810112a:	46bd      	mov	sp, r7
 810112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101130:	4770      	bx	lr
 8101132:	bf00      	nop
 8101134:	e000ed00 	.word	0xe000ed00

08101138 <calibration>:
double getCurrentValue(int adcStartAddr, int adcPollForConversionAddr, int adcGetValue, int hadcAddr);

/* Functions -----------------------------------------------------------------*/


int calibration(int adcStartAddr, int adcPollForConversionAddr, int adcGetValue, int hadcAddr){
 8101138:	b580      	push	{r7, lr}
 810113a:	b08e      	sub	sp, #56	; 0x38
 810113c:	af00      	add	r7, sp, #0
 810113e:	60f8      	str	r0, [r7, #12]
 8101140:	60b9      	str	r1, [r7, #8]
 8101142:	607a      	str	r2, [r7, #4]
 8101144:	603b      	str	r3, [r7, #0]
	// pointer to a adc start function
	void (*adcStartFcn)(int) = adcStartAddr;
 8101146:	68fb      	ldr	r3, [r7, #12]
 8101148:	627b      	str	r3, [r7, #36]	; 0x24
	// pointer to a adc poll function
	HAL_StatusTypeDef (*adcPollForConversionFcn)(int, int) = adcPollForConversionAddr;
 810114a:	68bb      	ldr	r3, [r7, #8]
 810114c:	623b      	str	r3, [r7, #32]
	// pointer to a adc GetValue function
	uint32_t (*adcGetValueFcn)(int) = adcGetValue;
 810114e:	687b      	ldr	r3, [r7, #4]
 8101150:	61fb      	str	r3, [r7, #28]

	/* loop for at least 5 seconds and average the values to calculate the offset
	 * 5 seconds --> 5000ms / READING_ADC_TIME = cycle to do
	 */
	double sum = 0;
 8101152:	f04f 0200 	mov.w	r2, #0
 8101156:	f04f 0300 	mov.w	r3, #0
 810115a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	double average;
	//int range = (int) CALIBRATION_TIME / READING_ADC_TIME;
	int range = 1000;
 810115e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101162:	61bb      	str	r3, [r7, #24]

	double rilevazione;

	for(int i = 0; i < 20; i++){
 8101164:	2300      	movs	r3, #0
 8101166:	62fb      	str	r3, [r7, #44]	; 0x2c
 8101168:	e008      	b.n	810117c <calibration+0x44>
			getFilteredValue(adcStartAddr,adcPollForConversionAddr,adcGetValue,hadcAddr );
 810116a:	683b      	ldr	r3, [r7, #0]
 810116c:	687a      	ldr	r2, [r7, #4]
 810116e:	68b9      	ldr	r1, [r7, #8]
 8101170:	68f8      	ldr	r0, [r7, #12]
 8101172:	f000 f845 	bl	8101200 <getFilteredValue>
	for(int i = 0; i < 20; i++){
 8101176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8101178:	3301      	adds	r3, #1
 810117a:	62fb      	str	r3, [r7, #44]	; 0x2c
 810117c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810117e:	2b13      	cmp	r3, #19
 8101180:	ddf3      	ble.n	810116a <calibration+0x32>
		}

	for(int i = 0; i < (int)range; i++){
 8101182:	2300      	movs	r3, #0
 8101184:	62bb      	str	r3, [r7, #40]	; 0x28
 8101186:	e012      	b.n	81011ae <calibration+0x76>
		sum = sum + getFilteredValue(adcStartAddr,adcPollForConversionAddr,adcGetValue,hadcAddr );
 8101188:	683b      	ldr	r3, [r7, #0]
 810118a:	687a      	ldr	r2, [r7, #4]
 810118c:	68b9      	ldr	r1, [r7, #8]
 810118e:	68f8      	ldr	r0, [r7, #12]
 8101190:	f000 f836 	bl	8101200 <getFilteredValue>
 8101194:	ec53 2b10 	vmov	r2, r3, d0
 8101198:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 810119c:	f7ff f8fe 	bl	810039c <__adddf3>
 81011a0:	4602      	mov	r2, r0
 81011a2:	460b      	mov	r3, r1
 81011a4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	for(int i = 0; i < (int)range; i++){
 81011a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81011aa:	3301      	adds	r3, #1
 81011ac:	62bb      	str	r3, [r7, #40]	; 0x28
 81011ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 81011b0:	69bb      	ldr	r3, [r7, #24]
 81011b2:	429a      	cmp	r2, r3
 81011b4:	dbe8      	blt.n	8101188 <calibration+0x50>
		//HAL_Delay(15);
	}
	average = sum / (range);
 81011b6:	69b8      	ldr	r0, [r7, #24]
 81011b8:	f7ff fa3c 	bl	8100634 <__aeabi_i2d>
 81011bc:	4602      	mov	r2, r0
 81011be:	460b      	mov	r3, r1
 81011c0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 81011c4:	f7ff fbca 	bl	810095c <__aeabi_ddiv>
 81011c8:	4602      	mov	r2, r0
 81011ca:	460b      	mov	r3, r1
 81011cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
	realVRef = average;	// calculating voltage offset
 81011d0:	4908      	ldr	r1, [pc, #32]	; (81011f4 <calibration+0xbc>)
 81011d2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 81011d6:	e9c1 2300 	strd	r2, r3, [r1]
	bMedia = average;
 81011da:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 81011de:	f7ff fd6b 	bl	8100cb8 <__aeabi_d2uiz>
 81011e2:	4603      	mov	r3, r0
 81011e4:	4a04      	ldr	r2, [pc, #16]	; (81011f8 <calibration+0xc0>)
 81011e6:	6013      	str	r3, [r2, #0]
}
 81011e8:	bf00      	nop
 81011ea:	4618      	mov	r0, r3
 81011ec:	3738      	adds	r7, #56	; 0x38
 81011ee:	46bd      	mov	sp, r7
 81011f0:	bd80      	pop	{r7, pc}
 81011f2:	bf00      	nop
 81011f4:	10000208 	.word	0x10000208
 81011f8:	10000008 	.word	0x10000008
 81011fc:	00000000 	.word	0x00000000

08101200 <getFilteredValue>:

double getFilteredValue(int adcStartAddr, int adcPollForConversionAddr, int adcGetValue, int hadcAddr){
 8101200:	b580      	push	{r7, lr}
 8101202:	b08c      	sub	sp, #48	; 0x30
 8101204:	af00      	add	r7, sp, #0
 8101206:	60f8      	str	r0, [r7, #12]
 8101208:	60b9      	str	r1, [r7, #8]
 810120a:	607a      	str	r2, [r7, #4]
 810120c:	603b      	str	r3, [r7, #0]
	// pointer to a adc start function
	void (*adcStartFcn)(int) = adcStartAddr;
 810120e:	68fb      	ldr	r3, [r7, #12]
 8101210:	62fb      	str	r3, [r7, #44]	; 0x2c
	// pointer to a adc poll function
	HAL_StatusTypeDef (*adcPollForConversionFcn)(int, int) = adcPollForConversionAddr;
 8101212:	68bb      	ldr	r3, [r7, #8]
 8101214:	62bb      	str	r3, [r7, #40]	; 0x28
	// pointer to a adc GetValue function
	uint32_t (*adcGetValueFcn)(int) = adcGetValue;
 8101216:	687b      	ldr	r3, [r7, #4]
 8101218:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t CountValue;
	double delta;
	double voltMedia;
	double current;

	adcStartFcn(hadcAddr);
 810121a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810121c:	6838      	ldr	r0, [r7, #0]
 810121e:	4798      	blx	r3
	adcPollForConversionFcn(hadcAddr,ADC_TIMEOUT);
 8101220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8101222:	2164      	movs	r1, #100	; 0x64
 8101224:	6838      	ldr	r0, [r7, #0]
 8101226:	4798      	blx	r3
	CountValue = adcGetValueFcn(hadcAddr);
 8101228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810122a:	6838      	ldr	r0, [r7, #0]
 810122c:	4798      	blx	r3
 810122e:	6238      	str	r0, [r7, #32]
	printf("%f\n",CountValue *3.3 /(ADC_RESOLUTION-1));
 8101230:	6a38      	ldr	r0, [r7, #32]
 8101232:	f7ff f9ef 	bl	8100614 <__aeabi_ui2d>
 8101236:	a342      	add	r3, pc, #264	; (adr r3, 8101340 <getFilteredValue+0x140>)
 8101238:	e9d3 2300 	ldrd	r2, r3, [r3]
 810123c:	f7ff fa64 	bl	8100708 <__aeabi_dmul>
 8101240:	4602      	mov	r2, r0
 8101242:	460b      	mov	r3, r1
 8101244:	4610      	mov	r0, r2
 8101246:	4619      	mov	r1, r3
 8101248:	a33f      	add	r3, pc, #252	; (adr r3, 8101348 <getFilteredValue+0x148>)
 810124a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810124e:	f7ff fb85 	bl	810095c <__aeabi_ddiv>
 8101252:	4602      	mov	r2, r0
 8101254:	460b      	mov	r3, r1
 8101256:	483e      	ldr	r0, [pc, #248]	; (8101350 <getFilteredValue+0x150>)
 8101258:	f007 fff2 	bl	8109240 <iprintf>

	if (bMedia > CountValue){
 810125c:	4b3d      	ldr	r3, [pc, #244]	; (8101354 <getFilteredValue+0x154>)
 810125e:	681b      	ldr	r3, [r3, #0]
 8101260:	6a3a      	ldr	r2, [r7, #32]
 8101262:	429a      	cmp	r2, r3
 8101264:	d222      	bcs.n	81012ac <getFilteredValue+0xac>
		delta = ((double)(bMedia - CountValue)) / FILTER;
 8101266:	4b3b      	ldr	r3, [pc, #236]	; (8101354 <getFilteredValue+0x154>)
 8101268:	681a      	ldr	r2, [r3, #0]
 810126a:	6a3b      	ldr	r3, [r7, #32]
 810126c:	1ad3      	subs	r3, r2, r3
 810126e:	4618      	mov	r0, r3
 8101270:	f7ff f9d0 	bl	8100614 <__aeabi_ui2d>
 8101274:	f04f 0200 	mov.w	r2, #0
 8101278:	4b37      	ldr	r3, [pc, #220]	; (8101358 <getFilteredValue+0x158>)
 810127a:	f7ff fb6f 	bl	810095c <__aeabi_ddiv>
 810127e:	4602      	mov	r2, r0
 8101280:	460b      	mov	r3, r1
 8101282:	e9c7 2306 	strd	r2, r3, [r7, #24]
		bMedia -= delta;
 8101286:	4b33      	ldr	r3, [pc, #204]	; (8101354 <getFilteredValue+0x154>)
 8101288:	681b      	ldr	r3, [r3, #0]
 810128a:	4618      	mov	r0, r3
 810128c:	f7ff f9c2 	bl	8100614 <__aeabi_ui2d>
 8101290:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8101294:	f7ff f880 	bl	8100398 <__aeabi_dsub>
 8101298:	4602      	mov	r2, r0
 810129a:	460b      	mov	r3, r1
 810129c:	4610      	mov	r0, r2
 810129e:	4619      	mov	r1, r3
 81012a0:	f7ff fd0a 	bl	8100cb8 <__aeabi_d2uiz>
 81012a4:	4603      	mov	r3, r0
 81012a6:	4a2b      	ldr	r2, [pc, #172]	; (8101354 <getFilteredValue+0x154>)
 81012a8:	6013      	str	r3, [r2, #0]
 81012aa:	e026      	b.n	81012fa <getFilteredValue+0xfa>
	}else if (bMedia < CountValue){
 81012ac:	4b29      	ldr	r3, [pc, #164]	; (8101354 <getFilteredValue+0x154>)
 81012ae:	681b      	ldr	r3, [r3, #0]
 81012b0:	6a3a      	ldr	r2, [r7, #32]
 81012b2:	429a      	cmp	r2, r3
 81012b4:	d921      	bls.n	81012fa <getFilteredValue+0xfa>
		delta = ((double)(CountValue - bMedia )) / FILTER;
 81012b6:	4b27      	ldr	r3, [pc, #156]	; (8101354 <getFilteredValue+0x154>)
 81012b8:	681b      	ldr	r3, [r3, #0]
 81012ba:	6a3a      	ldr	r2, [r7, #32]
 81012bc:	1ad3      	subs	r3, r2, r3
 81012be:	4618      	mov	r0, r3
 81012c0:	f7ff f9a8 	bl	8100614 <__aeabi_ui2d>
 81012c4:	f04f 0200 	mov.w	r2, #0
 81012c8:	4b23      	ldr	r3, [pc, #140]	; (8101358 <getFilteredValue+0x158>)
 81012ca:	f7ff fb47 	bl	810095c <__aeabi_ddiv>
 81012ce:	4602      	mov	r2, r0
 81012d0:	460b      	mov	r3, r1
 81012d2:	e9c7 2306 	strd	r2, r3, [r7, #24]
		bMedia += delta;
 81012d6:	4b1f      	ldr	r3, [pc, #124]	; (8101354 <getFilteredValue+0x154>)
 81012d8:	681b      	ldr	r3, [r3, #0]
 81012da:	4618      	mov	r0, r3
 81012dc:	f7ff f99a 	bl	8100614 <__aeabi_ui2d>
 81012e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 81012e4:	f7ff f85a 	bl	810039c <__adddf3>
 81012e8:	4602      	mov	r2, r0
 81012ea:	460b      	mov	r3, r1
 81012ec:	4610      	mov	r0, r2
 81012ee:	4619      	mov	r1, r3
 81012f0:	f7ff fce2 	bl	8100cb8 <__aeabi_d2uiz>
 81012f4:	4603      	mov	r3, r0
 81012f6:	4a17      	ldr	r2, [pc, #92]	; (8101354 <getFilteredValue+0x154>)
 81012f8:	6013      	str	r3, [r2, #0]
	}


	voltMedia = bMedia * 3.3 /(ADC_RESOLUTION-1);
 81012fa:	4b16      	ldr	r3, [pc, #88]	; (8101354 <getFilteredValue+0x154>)
 81012fc:	681b      	ldr	r3, [r3, #0]
 81012fe:	4618      	mov	r0, r3
 8101300:	f7ff f988 	bl	8100614 <__aeabi_ui2d>
 8101304:	a30e      	add	r3, pc, #56	; (adr r3, 8101340 <getFilteredValue+0x140>)
 8101306:	e9d3 2300 	ldrd	r2, r3, [r3]
 810130a:	f7ff f9fd 	bl	8100708 <__aeabi_dmul>
 810130e:	4602      	mov	r2, r0
 8101310:	460b      	mov	r3, r1
 8101312:	4610      	mov	r0, r2
 8101314:	4619      	mov	r1, r3
 8101316:	a30c      	add	r3, pc, #48	; (adr r3, 8101348 <getFilteredValue+0x148>)
 8101318:	e9d3 2300 	ldrd	r2, r3, [r3]
 810131c:	f7ff fb1e 	bl	810095c <__aeabi_ddiv>
 8101320:	4602      	mov	r2, r0
 8101322:	460b      	mov	r3, r1
 8101324:	e9c7 2304 	strd	r2, r3, [r7, #16]
	return voltMedia;
 8101328:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 810132c:	ec43 2b17 	vmov	d7, r2, r3
}
 8101330:	eeb0 0a47 	vmov.f32	s0, s14
 8101334:	eef0 0a67 	vmov.f32	s1, s15
 8101338:	3730      	adds	r7, #48	; 0x30
 810133a:	46bd      	mov	sp, r7
 810133c:	bd80      	pop	{r7, pc}
 810133e:	bf00      	nop
 8101340:	66666666 	.word	0x66666666
 8101344:	400a6666 	.word	0x400a6666
 8101348:	00000000 	.word	0x00000000
 810134c:	40affe00 	.word	0x40affe00
 8101350:	0810cf60 	.word	0x0810cf60
 8101354:	10000008 	.word	0x10000008
 8101358:	402e0000 	.word	0x402e0000
 810135c:	00000000 	.word	0x00000000

08101360 <processCurrent>:


double processCurrent(double voltMedia){
 8101360:	b580      	push	{r7, lr}
 8101362:	b084      	sub	sp, #16
 8101364:	af00      	add	r7, sp, #0
 8101366:	ed87 0b00 	vstr	d0, [r7]
	double current =  (realVRef - voltMedia) / 0.4;
 810136a:	4b17      	ldr	r3, [pc, #92]	; (81013c8 <processCurrent+0x68>)
 810136c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8101370:	e9d7 2300 	ldrd	r2, r3, [r7]
 8101374:	f7ff f810 	bl	8100398 <__aeabi_dsub>
 8101378:	4602      	mov	r2, r0
 810137a:	460b      	mov	r3, r1
 810137c:	4610      	mov	r0, r2
 810137e:	4619      	mov	r1, r3
 8101380:	a30f      	add	r3, pc, #60	; (adr r3, 81013c0 <processCurrent+0x60>)
 8101382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101386:	f7ff fae9 	bl	810095c <__aeabi_ddiv>
 810138a:	4602      	mov	r2, r0
 810138c:	460b      	mov	r3, r1
 810138e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	printf("%f\n",realVRef);
 8101392:	4b0d      	ldr	r3, [pc, #52]	; (81013c8 <processCurrent+0x68>)
 8101394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101398:	480c      	ldr	r0, [pc, #48]	; (81013cc <processCurrent+0x6c>)
 810139a:	f007 ff51 	bl	8109240 <iprintf>
	printf("%f\n",voltMedia);
 810139e:	e9d7 2300 	ldrd	r2, r3, [r7]
 81013a2:	480a      	ldr	r0, [pc, #40]	; (81013cc <processCurrent+0x6c>)
 81013a4:	f007 ff4c 	bl	8109240 <iprintf>
	return current;
 81013a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 81013ac:	ec43 2b17 	vmov	d7, r2, r3
}
 81013b0:	eeb0 0a47 	vmov.f32	s0, s14
 81013b4:	eef0 0a67 	vmov.f32	s1, s15
 81013b8:	3710      	adds	r7, #16
 81013ba:	46bd      	mov	sp, r7
 81013bc:	bd80      	pop	{r7, pc}
 81013be:	bf00      	nop
 81013c0:	9999999a 	.word	0x9999999a
 81013c4:	3fd99999 	.word	0x3fd99999
 81013c8:	10000208 	.word	0x10000208
 81013cc:	0810cf60 	.word	0x0810cf60

081013d0 <getCurrentValue>:

double getCurrentValue(int adcStartAddr, int adcPollForConversionAddr, int adcGetValue, int hadcAddr){
 81013d0:	b580      	push	{r7, lr}
 81013d2:	b084      	sub	sp, #16
 81013d4:	af00      	add	r7, sp, #0
 81013d6:	60f8      	str	r0, [r7, #12]
 81013d8:	60b9      	str	r1, [r7, #8]
 81013da:	607a      	str	r2, [r7, #4]
 81013dc:	603b      	str	r3, [r7, #0]
	return processCurrent(getFilteredValue(adcStartAddr,adcPollForConversionAddr,adcGetValue,hadcAddr ));
 81013de:	683b      	ldr	r3, [r7, #0]
 81013e0:	687a      	ldr	r2, [r7, #4]
 81013e2:	68b9      	ldr	r1, [r7, #8]
 81013e4:	68f8      	ldr	r0, [r7, #12]
 81013e6:	f7ff ff0b 	bl	8101200 <getFilteredValue>
 81013ea:	eeb0 7a40 	vmov.f32	s14, s0
 81013ee:	eef0 7a60 	vmov.f32	s15, s1
 81013f2:	eeb0 0a47 	vmov.f32	s0, s14
 81013f6:	eef0 0a67 	vmov.f32	s1, s15
 81013fa:	f7ff ffb1 	bl	8101360 <processCurrent>
 81013fe:	eeb0 7a40 	vmov.f32	s14, s0
 8101402:	eef0 7a60 	vmov.f32	s15, s1
}
 8101406:	eeb0 0a47 	vmov.f32	s0, s14
 810140a:	eef0 0a67 	vmov.f32	s1, s15
 810140e:	3710      	adds	r7, #16
 8101410:	46bd      	mov	sp, r7
 8101412:	bd80      	pop	{r7, pc}

08101414 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8101414:	b580      	push	{r7, lr}
 8101416:	b084      	sub	sp, #16
 8101418:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 810141a:	4b28      	ldr	r3, [pc, #160]	; (81014bc <main+0xa8>)
 810141c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101420:	4a26      	ldr	r2, [pc, #152]	; (81014bc <main+0xa8>)
 8101422:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8101426:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810142a:	4b24      	ldr	r3, [pc, #144]	; (81014bc <main+0xa8>)
 810142c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101430:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8101434:	607b      	str	r3, [r7, #4]
 8101436:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101438:	2001      	movs	r0, #1
 810143a:	f002 fb75 	bl	8103b28 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 810143e:	f002 fbff 	bl	8103c40 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8101442:	2201      	movs	r2, #1
 8101444:	2102      	movs	r1, #2
 8101446:	2000      	movs	r0, #0
 8101448:	f002 fb80 	bl	8103b4c <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810144c:	4b1c      	ldr	r3, [pc, #112]	; (81014c0 <main+0xac>)
 810144e:	681b      	ldr	r3, [r3, #0]
 8101450:	091b      	lsrs	r3, r3, #4
 8101452:	f003 030f 	and.w	r3, r3, #15
 8101456:	2b07      	cmp	r3, #7
 8101458:	d108      	bne.n	810146c <main+0x58>
 810145a:	4b1a      	ldr	r3, [pc, #104]	; (81014c4 <main+0xb0>)
 810145c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8101460:	4a18      	ldr	r2, [pc, #96]	; (81014c4 <main+0xb0>)
 8101462:	f043 0301 	orr.w	r3, r3, #1
 8101466:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 810146a:	e007      	b.n	810147c <main+0x68>
 810146c:	4b15      	ldr	r3, [pc, #84]	; (81014c4 <main+0xb0>)
 810146e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8101472:	4a14      	ldr	r2, [pc, #80]	; (81014c4 <main+0xb0>)
 8101474:	f043 0301 	orr.w	r3, r3, #1
 8101478:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 810147c:	f000 fc72 	bl	8101d64 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8101480:	f000 f99c 	bl	81017bc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8101484:	f000 f94e 	bl	8101724 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8101488:	f000 f828 	bl	81014dc <MX_ADC1_Init>
  MX_TIM1_Init();
 810148c:	f000 f89e 	bl	81015cc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(2000);
 8101490:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8101494:	f000 fd1a 	bl	8101ecc <HAL_Delay>
  //printf("Start calibration...\r\n");
  calibration(HAL_ADC_Start, HAL_ADC_PollForConversion, HAL_ADC_GetValue, &hadc1);
 8101498:	480b      	ldr	r0, [pc, #44]	; (81014c8 <main+0xb4>)
 810149a:	490c      	ldr	r1, [pc, #48]	; (81014cc <main+0xb8>)
 810149c:	4a0c      	ldr	r2, [pc, #48]	; (81014d0 <main+0xbc>)
 810149e:	4b0d      	ldr	r3, [pc, #52]	; (81014d4 <main+0xc0>)
 81014a0:	f7ff fe4a 	bl	8101138 <calibration>
  printf("OK\n");
 81014a4:	480c      	ldr	r0, [pc, #48]	; (81014d8 <main+0xc4>)
 81014a6:	f007 ff51 	bl	810934c <puts>
  /* USER CODE BEGIN WHILE */
  //HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
  //TIM1->CCR1 = 999;
  while (1)
  {
	  value = getCurrentValue(HAL_ADC_Start, HAL_ADC_PollForConversion, HAL_ADC_GetValue, &hadc1);
 81014aa:	4807      	ldr	r0, [pc, #28]	; (81014c8 <main+0xb4>)
 81014ac:	4907      	ldr	r1, [pc, #28]	; (81014cc <main+0xb8>)
 81014ae:	4a08      	ldr	r2, [pc, #32]	; (81014d0 <main+0xbc>)
 81014b0:	4b08      	ldr	r3, [pc, #32]	; (81014d4 <main+0xc0>)
 81014b2:	f7ff ff8d 	bl	81013d0 <getCurrentValue>
 81014b6:	ed87 0b02 	vstr	d0, [r7, #8]
 81014ba:	e7f6      	b.n	81014aa <main+0x96>
 81014bc:	58024400 	.word	0x58024400
 81014c0:	e000ed00 	.word	0xe000ed00
 81014c4:	58026400 	.word	0x58026400
 81014c8:	08102635 	.word	0x08102635
 81014cc:	081027c9 	.word	0x081027c9
 81014d0:	081029b1 	.word	0x081029b1
 81014d4:	10000210 	.word	0x10000210
 81014d8:	0810cf64 	.word	0x0810cf64

081014dc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 81014dc:	b580      	push	{r7, lr}
 81014de:	b08a      	sub	sp, #40	; 0x28
 81014e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 81014e2:	f107 031c 	add.w	r3, r7, #28
 81014e6:	2200      	movs	r2, #0
 81014e8:	601a      	str	r2, [r3, #0]
 81014ea:	605a      	str	r2, [r3, #4]
 81014ec:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 81014ee:	463b      	mov	r3, r7
 81014f0:	2200      	movs	r2, #0
 81014f2:	601a      	str	r2, [r3, #0]
 81014f4:	605a      	str	r2, [r3, #4]
 81014f6:	609a      	str	r2, [r3, #8]
 81014f8:	60da      	str	r2, [r3, #12]
 81014fa:	611a      	str	r2, [r3, #16]
 81014fc:	615a      	str	r2, [r3, #20]
 81014fe:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8101500:	4b2f      	ldr	r3, [pc, #188]	; (81015c0 <MX_ADC1_Init+0xe4>)
 8101502:	4a30      	ldr	r2, [pc, #192]	; (81015c4 <MX_ADC1_Init+0xe8>)
 8101504:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8101506:	4b2e      	ldr	r3, [pc, #184]	; (81015c0 <MX_ADC1_Init+0xe4>)
 8101508:	2200      	movs	r2, #0
 810150a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 810150c:	4b2c      	ldr	r3, [pc, #176]	; (81015c0 <MX_ADC1_Init+0xe4>)
 810150e:	2208      	movs	r2, #8
 8101510:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8101512:	4b2b      	ldr	r3, [pc, #172]	; (81015c0 <MX_ADC1_Init+0xe4>)
 8101514:	2200      	movs	r2, #0
 8101516:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8101518:	4b29      	ldr	r3, [pc, #164]	; (81015c0 <MX_ADC1_Init+0xe4>)
 810151a:	2204      	movs	r2, #4
 810151c:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 810151e:	4b28      	ldr	r3, [pc, #160]	; (81015c0 <MX_ADC1_Init+0xe4>)
 8101520:	2200      	movs	r2, #0
 8101522:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8101524:	4b26      	ldr	r3, [pc, #152]	; (81015c0 <MX_ADC1_Init+0xe4>)
 8101526:	2200      	movs	r2, #0
 8101528:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 810152a:	4b25      	ldr	r3, [pc, #148]	; (81015c0 <MX_ADC1_Init+0xe4>)
 810152c:	2201      	movs	r2, #1
 810152e:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8101530:	4b23      	ldr	r3, [pc, #140]	; (81015c0 <MX_ADC1_Init+0xe4>)
 8101532:	2200      	movs	r2, #0
 8101534:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8101536:	4b22      	ldr	r3, [pc, #136]	; (81015c0 <MX_ADC1_Init+0xe4>)
 8101538:	2200      	movs	r2, #0
 810153a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 810153c:	4b20      	ldr	r3, [pc, #128]	; (81015c0 <MX_ADC1_Init+0xe4>)
 810153e:	2200      	movs	r2, #0
 8101540:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8101542:	4b1f      	ldr	r3, [pc, #124]	; (81015c0 <MX_ADC1_Init+0xe4>)
 8101544:	2200      	movs	r2, #0
 8101546:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8101548:	4b1d      	ldr	r3, [pc, #116]	; (81015c0 <MX_ADC1_Init+0xe4>)
 810154a:	2200      	movs	r2, #0
 810154c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 810154e:	4b1c      	ldr	r3, [pc, #112]	; (81015c0 <MX_ADC1_Init+0xe4>)
 8101550:	2200      	movs	r2, #0
 8101552:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8101554:	4b1a      	ldr	r3, [pc, #104]	; (81015c0 <MX_ADC1_Init+0xe4>)
 8101556:	2200      	movs	r2, #0
 8101558:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 810155c:	4818      	ldr	r0, [pc, #96]	; (81015c0 <MX_ADC1_Init+0xe4>)
 810155e:	f000 fec7 	bl	81022f0 <HAL_ADC_Init>
 8101562:	4603      	mov	r3, r0
 8101564:	2b00      	cmp	r3, #0
 8101566:	d001      	beq.n	810156c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8101568:	f000 f98e 	bl	8101888 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 810156c:	2300      	movs	r3, #0
 810156e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8101570:	f107 031c 	add.w	r3, r7, #28
 8101574:	4619      	mov	r1, r3
 8101576:	4812      	ldr	r0, [pc, #72]	; (81015c0 <MX_ADC1_Init+0xe4>)
 8101578:	f001 ff32 	bl	81033e0 <HAL_ADCEx_MultiModeConfigChannel>
 810157c:	4603      	mov	r3, r0
 810157e:	2b00      	cmp	r3, #0
 8101580:	d001      	beq.n	8101586 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8101582:	f000 f981 	bl	8101888 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8101586:	4b10      	ldr	r3, [pc, #64]	; (81015c8 <MX_ADC1_Init+0xec>)
 8101588:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 810158a:	2306      	movs	r3, #6
 810158c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 810158e:	2300      	movs	r3, #0
 8101590:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8101592:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8101596:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8101598:	2304      	movs	r3, #4
 810159a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 810159c:	2300      	movs	r3, #0
 810159e:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 81015a0:	2300      	movs	r3, #0
 81015a2:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81015a4:	463b      	mov	r3, r7
 81015a6:	4619      	mov	r1, r3
 81015a8:	4805      	ldr	r0, [pc, #20]	; (81015c0 <MX_ADC1_Init+0xe4>)
 81015aa:	f001 fa0f 	bl	81029cc <HAL_ADC_ConfigChannel>
 81015ae:	4603      	mov	r3, r0
 81015b0:	2b00      	cmp	r3, #0
 81015b2:	d001      	beq.n	81015b8 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 81015b4:	f000 f968 	bl	8101888 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 81015b8:	bf00      	nop
 81015ba:	3728      	adds	r7, #40	; 0x28
 81015bc:	46bd      	mov	sp, r7
 81015be:	bd80      	pop	{r7, pc}
 81015c0:	10000210 	.word	0x10000210
 81015c4:	40022000 	.word	0x40022000
 81015c8:	3ef08000 	.word	0x3ef08000

081015cc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 81015cc:	b580      	push	{r7, lr}
 81015ce:	b09a      	sub	sp, #104	; 0x68
 81015d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 81015d2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 81015d6:	2200      	movs	r2, #0
 81015d8:	601a      	str	r2, [r3, #0]
 81015da:	605a      	str	r2, [r3, #4]
 81015dc:	609a      	str	r2, [r3, #8]
 81015de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 81015e0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 81015e4:	2200      	movs	r2, #0
 81015e6:	601a      	str	r2, [r3, #0]
 81015e8:	605a      	str	r2, [r3, #4]
 81015ea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 81015ec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 81015f0:	2200      	movs	r2, #0
 81015f2:	601a      	str	r2, [r3, #0]
 81015f4:	605a      	str	r2, [r3, #4]
 81015f6:	609a      	str	r2, [r3, #8]
 81015f8:	60da      	str	r2, [r3, #12]
 81015fa:	611a      	str	r2, [r3, #16]
 81015fc:	615a      	str	r2, [r3, #20]
 81015fe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8101600:	1d3b      	adds	r3, r7, #4
 8101602:	222c      	movs	r2, #44	; 0x2c
 8101604:	2100      	movs	r1, #0
 8101606:	4618      	mov	r0, r3
 8101608:	f006 ff98 	bl	810853c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 810160c:	4b43      	ldr	r3, [pc, #268]	; (810171c <MX_TIM1_Init+0x150>)
 810160e:	4a44      	ldr	r2, [pc, #272]	; (8101720 <MX_TIM1_Init+0x154>)
 8101610:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 240-1;
 8101612:	4b42      	ldr	r3, [pc, #264]	; (810171c <MX_TIM1_Init+0x150>)
 8101614:	22ef      	movs	r2, #239	; 0xef
 8101616:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101618:	4b40      	ldr	r3, [pc, #256]	; (810171c <MX_TIM1_Init+0x150>)
 810161a:	2200      	movs	r2, #0
 810161c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 810161e:	4b3f      	ldr	r3, [pc, #252]	; (810171c <MX_TIM1_Init+0x150>)
 8101620:	f240 32e7 	movw	r2, #999	; 0x3e7
 8101624:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101626:	4b3d      	ldr	r3, [pc, #244]	; (810171c <MX_TIM1_Init+0x150>)
 8101628:	2200      	movs	r2, #0
 810162a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 810162c:	4b3b      	ldr	r3, [pc, #236]	; (810171c <MX_TIM1_Init+0x150>)
 810162e:	2200      	movs	r2, #0
 8101630:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101632:	4b3a      	ldr	r3, [pc, #232]	; (810171c <MX_TIM1_Init+0x150>)
 8101634:	2200      	movs	r2, #0
 8101636:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8101638:	4838      	ldr	r0, [pc, #224]	; (810171c <MX_TIM1_Init+0x150>)
 810163a:	f004 fe73 	bl	8106324 <HAL_TIM_Base_Init>
 810163e:	4603      	mov	r3, r0
 8101640:	2b00      	cmp	r3, #0
 8101642:	d001      	beq.n	8101648 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8101644:	f000 f920 	bl	8101888 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8101648:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810164c:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 810164e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8101652:	4619      	mov	r1, r3
 8101654:	4831      	ldr	r0, [pc, #196]	; (810171c <MX_TIM1_Init+0x150>)
 8101656:	f005 f831 	bl	81066bc <HAL_TIM_ConfigClockSource>
 810165a:	4603      	mov	r3, r0
 810165c:	2b00      	cmp	r3, #0
 810165e:	d001      	beq.n	8101664 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8101660:	f000 f912 	bl	8101888 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8101664:	482d      	ldr	r0, [pc, #180]	; (810171c <MX_TIM1_Init+0x150>)
 8101666:	f004 feb4 	bl	81063d2 <HAL_TIM_PWM_Init>
 810166a:	4603      	mov	r3, r0
 810166c:	2b00      	cmp	r3, #0
 810166e:	d001      	beq.n	8101674 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8101670:	f000 f90a 	bl	8101888 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8101674:	2300      	movs	r3, #0
 8101676:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8101678:	2300      	movs	r3, #0
 810167a:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 810167c:	2300      	movs	r3, #0
 810167e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8101680:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8101684:	4619      	mov	r1, r3
 8101686:	4825      	ldr	r0, [pc, #148]	; (810171c <MX_TIM1_Init+0x150>)
 8101688:	f005 fd1c 	bl	81070c4 <HAL_TIMEx_MasterConfigSynchronization>
 810168c:	4603      	mov	r3, r0
 810168e:	2b00      	cmp	r3, #0
 8101690:	d001      	beq.n	8101696 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8101692:	f000 f8f9 	bl	8101888 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8101696:	2360      	movs	r3, #96	; 0x60
 8101698:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 25;
 810169a:	2319      	movs	r3, #25
 810169c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 810169e:	2300      	movs	r3, #0
 81016a0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 81016a2:	2300      	movs	r3, #0
 81016a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 81016a6:	2300      	movs	r3, #0
 81016a8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 81016aa:	2300      	movs	r3, #0
 81016ac:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 81016ae:	2300      	movs	r3, #0
 81016b0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 81016b2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 81016b6:	2200      	movs	r2, #0
 81016b8:	4619      	mov	r1, r3
 81016ba:	4818      	ldr	r0, [pc, #96]	; (810171c <MX_TIM1_Init+0x150>)
 81016bc:	f004 feea 	bl	8106494 <HAL_TIM_PWM_ConfigChannel>
 81016c0:	4603      	mov	r3, r0
 81016c2:	2b00      	cmp	r3, #0
 81016c4:	d001      	beq.n	81016ca <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 81016c6:	f000 f8df 	bl	8101888 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 81016ca:	2300      	movs	r3, #0
 81016cc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 81016ce:	2300      	movs	r3, #0
 81016d0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 81016d2:	2300      	movs	r3, #0
 81016d4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 81016d6:	2300      	movs	r3, #0
 81016d8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 81016da:	2300      	movs	r3, #0
 81016dc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 81016de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 81016e2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 81016e4:	2300      	movs	r3, #0
 81016e6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 81016e8:	2300      	movs	r3, #0
 81016ea:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 81016ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 81016f0:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 81016f2:	2300      	movs	r3, #0
 81016f4:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 81016f6:	2300      	movs	r3, #0
 81016f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 81016fa:	1d3b      	adds	r3, r7, #4
 81016fc:	4619      	mov	r1, r3
 81016fe:	4807      	ldr	r0, [pc, #28]	; (810171c <MX_TIM1_Init+0x150>)
 8101700:	f005 fd6e 	bl	81071e0 <HAL_TIMEx_ConfigBreakDeadTime>
 8101704:	4603      	mov	r3, r0
 8101706:	2b00      	cmp	r3, #0
 8101708:	d001      	beq.n	810170e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 810170a:	f000 f8bd 	bl	8101888 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 810170e:	4803      	ldr	r0, [pc, #12]	; (810171c <MX_TIM1_Init+0x150>)
 8101710:	f000 f96c 	bl	81019ec <HAL_TIM_MspPostInit>

}
 8101714:	bf00      	nop
 8101716:	3768      	adds	r7, #104	; 0x68
 8101718:	46bd      	mov	sp, r7
 810171a:	bd80      	pop	{r7, pc}
 810171c:	10000274 	.word	0x10000274
 8101720:	40010000 	.word	0x40010000

08101724 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8101724:	b580      	push	{r7, lr}
 8101726:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8101728:	4b22      	ldr	r3, [pc, #136]	; (81017b4 <MX_USART3_UART_Init+0x90>)
 810172a:	4a23      	ldr	r2, [pc, #140]	; (81017b8 <MX_USART3_UART_Init+0x94>)
 810172c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 810172e:	4b21      	ldr	r3, [pc, #132]	; (81017b4 <MX_USART3_UART_Init+0x90>)
 8101730:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8101734:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8101736:	4b1f      	ldr	r3, [pc, #124]	; (81017b4 <MX_USART3_UART_Init+0x90>)
 8101738:	2200      	movs	r2, #0
 810173a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 810173c:	4b1d      	ldr	r3, [pc, #116]	; (81017b4 <MX_USART3_UART_Init+0x90>)
 810173e:	2200      	movs	r2, #0
 8101740:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8101742:	4b1c      	ldr	r3, [pc, #112]	; (81017b4 <MX_USART3_UART_Init+0x90>)
 8101744:	2200      	movs	r2, #0
 8101746:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8101748:	4b1a      	ldr	r3, [pc, #104]	; (81017b4 <MX_USART3_UART_Init+0x90>)
 810174a:	220c      	movs	r2, #12
 810174c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 810174e:	4b19      	ldr	r3, [pc, #100]	; (81017b4 <MX_USART3_UART_Init+0x90>)
 8101750:	2200      	movs	r2, #0
 8101752:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8101754:	4b17      	ldr	r3, [pc, #92]	; (81017b4 <MX_USART3_UART_Init+0x90>)
 8101756:	2200      	movs	r2, #0
 8101758:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 810175a:	4b16      	ldr	r3, [pc, #88]	; (81017b4 <MX_USART3_UART_Init+0x90>)
 810175c:	2200      	movs	r2, #0
 810175e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8101760:	4b14      	ldr	r3, [pc, #80]	; (81017b4 <MX_USART3_UART_Init+0x90>)
 8101762:	2200      	movs	r2, #0
 8101764:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8101766:	4b13      	ldr	r3, [pc, #76]	; (81017b4 <MX_USART3_UART_Init+0x90>)
 8101768:	2200      	movs	r2, #0
 810176a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 810176c:	4811      	ldr	r0, [pc, #68]	; (81017b4 <MX_USART3_UART_Init+0x90>)
 810176e:	f005 fdb5 	bl	81072dc <HAL_UART_Init>
 8101772:	4603      	mov	r3, r0
 8101774:	2b00      	cmp	r3, #0
 8101776:	d001      	beq.n	810177c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8101778:	f000 f886 	bl	8101888 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 810177c:	2100      	movs	r1, #0
 810177e:	480d      	ldr	r0, [pc, #52]	; (81017b4 <MX_USART3_UART_Init+0x90>)
 8101780:	f006 fde8 	bl	8108354 <HAL_UARTEx_SetTxFifoThreshold>
 8101784:	4603      	mov	r3, r0
 8101786:	2b00      	cmp	r3, #0
 8101788:	d001      	beq.n	810178e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 810178a:	f000 f87d 	bl	8101888 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 810178e:	2100      	movs	r1, #0
 8101790:	4808      	ldr	r0, [pc, #32]	; (81017b4 <MX_USART3_UART_Init+0x90>)
 8101792:	f006 fe1d 	bl	81083d0 <HAL_UARTEx_SetRxFifoThreshold>
 8101796:	4603      	mov	r3, r0
 8101798:	2b00      	cmp	r3, #0
 810179a:	d001      	beq.n	81017a0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 810179c:	f000 f874 	bl	8101888 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 81017a0:	4804      	ldr	r0, [pc, #16]	; (81017b4 <MX_USART3_UART_Init+0x90>)
 81017a2:	f006 fd9e 	bl	81082e2 <HAL_UARTEx_DisableFifoMode>
 81017a6:	4603      	mov	r3, r0
 81017a8:	2b00      	cmp	r3, #0
 81017aa:	d001      	beq.n	81017b0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 81017ac:	f000 f86c 	bl	8101888 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 81017b0:	bf00      	nop
 81017b2:	bd80      	pop	{r7, pc}
 81017b4:	100002c0 	.word	0x100002c0
 81017b8:	40004800 	.word	0x40004800

081017bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 81017bc:	b580      	push	{r7, lr}
 81017be:	b088      	sub	sp, #32
 81017c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81017c2:	f107 030c 	add.w	r3, r7, #12
 81017c6:	2200      	movs	r2, #0
 81017c8:	601a      	str	r2, [r3, #0]
 81017ca:	605a      	str	r2, [r3, #4]
 81017cc:	609a      	str	r2, [r3, #8]
 81017ce:	60da      	str	r2, [r3, #12]
 81017d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 81017d2:	4b22      	ldr	r3, [pc, #136]	; (810185c <MX_GPIO_Init+0xa0>)
 81017d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81017d8:	4a20      	ldr	r2, [pc, #128]	; (810185c <MX_GPIO_Init+0xa0>)
 81017da:	f043 0301 	orr.w	r3, r3, #1
 81017de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81017e2:	4b1e      	ldr	r3, [pc, #120]	; (810185c <MX_GPIO_Init+0xa0>)
 81017e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81017e8:	f003 0301 	and.w	r3, r3, #1
 81017ec:	60bb      	str	r3, [r7, #8]
 81017ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 81017f0:	4b1a      	ldr	r3, [pc, #104]	; (810185c <MX_GPIO_Init+0xa0>)
 81017f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81017f6:	4a19      	ldr	r2, [pc, #100]	; (810185c <MX_GPIO_Init+0xa0>)
 81017f8:	f043 0310 	orr.w	r3, r3, #16
 81017fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101800:	4b16      	ldr	r3, [pc, #88]	; (810185c <MX_GPIO_Init+0xa0>)
 8101802:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101806:	f003 0310 	and.w	r3, r3, #16
 810180a:	607b      	str	r3, [r7, #4]
 810180c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 810180e:	4b13      	ldr	r3, [pc, #76]	; (810185c <MX_GPIO_Init+0xa0>)
 8101810:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101814:	4a11      	ldr	r2, [pc, #68]	; (810185c <MX_GPIO_Init+0xa0>)
 8101816:	f043 0308 	orr.w	r3, r3, #8
 810181a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810181e:	4b0f      	ldr	r3, [pc, #60]	; (810185c <MX_GPIO_Init+0xa0>)
 8101820:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101824:	f003 0308 	and.w	r3, r3, #8
 8101828:	603b      	str	r3, [r7, #0]
 810182a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 810182c:	2200      	movs	r2, #0
 810182e:	2120      	movs	r1, #32
 8101830:	480b      	ldr	r0, [pc, #44]	; (8101860 <MX_GPIO_Init+0xa4>)
 8101832:	f002 f95f 	bl	8103af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8101836:	2320      	movs	r3, #32
 8101838:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 810183a:	2301      	movs	r3, #1
 810183c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810183e:	2300      	movs	r3, #0
 8101840:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101842:	2300      	movs	r3, #0
 8101844:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8101846:	f107 030c 	add.w	r3, r7, #12
 810184a:	4619      	mov	r1, r3
 810184c:	4804      	ldr	r0, [pc, #16]	; (8101860 <MX_GPIO_Init+0xa4>)
 810184e:	f001 ffa1 	bl	8103794 <HAL_GPIO_Init>

}
 8101852:	bf00      	nop
 8101854:	3720      	adds	r7, #32
 8101856:	46bd      	mov	sp, r7
 8101858:	bd80      	pop	{r7, pc}
 810185a:	bf00      	nop
 810185c:	58024400 	.word	0x58024400
 8101860:	58020000 	.word	0x58020000

08101864 <__io_putchar>:

/* USER CODE BEGIN 4 */

int __io_putchar(int ch){
 8101864:	b580      	push	{r7, lr}
 8101866:	b082      	sub	sp, #8
 8101868:	af00      	add	r7, sp, #0
 810186a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) &ch, 1, 0xFFFF);
 810186c:	1d39      	adds	r1, r7, #4
 810186e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8101872:	2201      	movs	r2, #1
 8101874:	4803      	ldr	r0, [pc, #12]	; (8101884 <__io_putchar+0x20>)
 8101876:	f005 fd81 	bl	810737c <HAL_UART_Transmit>
	return ch;
 810187a:	687b      	ldr	r3, [r7, #4]
}
 810187c:	4618      	mov	r0, r3
 810187e:	3708      	adds	r7, #8
 8101880:	46bd      	mov	sp, r7
 8101882:	bd80      	pop	{r7, pc}
 8101884:	100002c0 	.word	0x100002c0

08101888 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8101888:	b480      	push	{r7}
 810188a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 810188c:	b672      	cpsid	i
}
 810188e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8101890:	e7fe      	b.n	8101890 <Error_Handler+0x8>
	...

08101894 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8101894:	b480      	push	{r7}
 8101896:	b083      	sub	sp, #12
 8101898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810189a:	4b0a      	ldr	r3, [pc, #40]	; (81018c4 <HAL_MspInit+0x30>)
 810189c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81018a0:	4a08      	ldr	r2, [pc, #32]	; (81018c4 <HAL_MspInit+0x30>)
 81018a2:	f043 0302 	orr.w	r3, r3, #2
 81018a6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81018aa:	4b06      	ldr	r3, [pc, #24]	; (81018c4 <HAL_MspInit+0x30>)
 81018ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81018b0:	f003 0302 	and.w	r3, r3, #2
 81018b4:	607b      	str	r3, [r7, #4]
 81018b6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81018b8:	bf00      	nop
 81018ba:	370c      	adds	r7, #12
 81018bc:	46bd      	mov	sp, r7
 81018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018c2:	4770      	bx	lr
 81018c4:	58024400 	.word	0x58024400

081018c8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 81018c8:	b580      	push	{r7, lr}
 81018ca:	b0b8      	sub	sp, #224	; 0xe0
 81018cc:	af00      	add	r7, sp, #0
 81018ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81018d0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 81018d4:	2200      	movs	r2, #0
 81018d6:	601a      	str	r2, [r3, #0]
 81018d8:	605a      	str	r2, [r3, #4]
 81018da:	609a      	str	r2, [r3, #8]
 81018dc:	60da      	str	r2, [r3, #12]
 81018de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81018e0:	f107 0310 	add.w	r3, r7, #16
 81018e4:	22bc      	movs	r2, #188	; 0xbc
 81018e6:	2100      	movs	r1, #0
 81018e8:	4618      	mov	r0, r3
 81018ea:	f006 fe27 	bl	810853c <memset>
  if(hadc->Instance==ADC1)
 81018ee:	687b      	ldr	r3, [r7, #4]
 81018f0:	681b      	ldr	r3, [r3, #0]
 81018f2:	4a2a      	ldr	r2, [pc, #168]	; (810199c <HAL_ADC_MspInit+0xd4>)
 81018f4:	4293      	cmp	r3, r2
 81018f6:	d14d      	bne.n	8101994 <HAL_ADC_MspInit+0xcc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 81018f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 81018fc:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 81018fe:	2301      	movs	r3, #1
 8101900:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2N = 18;
 8101902:	2312      	movs	r3, #18
 8101904:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2P = 1;
 8101906:	2301      	movs	r3, #1
 8101908:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 810190a:	2302      	movs	r3, #2
 810190c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 810190e:	2302      	movs	r3, #2
 8101910:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8101912:	23c0      	movs	r3, #192	; 0xc0
 8101914:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8101916:	2320      	movs	r3, #32
 8101918:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 810191a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 810191e:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8101920:	2300      	movs	r3, #0
 8101922:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101926:	f107 0310 	add.w	r3, r7, #16
 810192a:	4618      	mov	r0, r3
 810192c:	f002 fb6e 	bl	810400c <HAL_RCCEx_PeriphCLKConfig>
 8101930:	4603      	mov	r3, r0
 8101932:	2b00      	cmp	r3, #0
 8101934:	d001      	beq.n	810193a <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 8101936:	f7ff ffa7 	bl	8101888 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 810193a:	4b19      	ldr	r3, [pc, #100]	; (81019a0 <HAL_ADC_MspInit+0xd8>)
 810193c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101940:	4a17      	ldr	r2, [pc, #92]	; (81019a0 <HAL_ADC_MspInit+0xd8>)
 8101942:	f043 0320 	orr.w	r3, r3, #32
 8101946:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 810194a:	4b15      	ldr	r3, [pc, #84]	; (81019a0 <HAL_ADC_MspInit+0xd8>)
 810194c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101950:	f003 0320 	and.w	r3, r3, #32
 8101954:	60fb      	str	r3, [r7, #12]
 8101956:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101958:	4b11      	ldr	r3, [pc, #68]	; (81019a0 <HAL_ADC_MspInit+0xd8>)
 810195a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810195e:	4a10      	ldr	r2, [pc, #64]	; (81019a0 <HAL_ADC_MspInit+0xd8>)
 8101960:	f043 0301 	orr.w	r3, r3, #1
 8101964:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101968:	4b0d      	ldr	r3, [pc, #52]	; (81019a0 <HAL_ADC_MspInit+0xd8>)
 810196a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810196e:	f003 0301 	and.w	r3, r3, #1
 8101972:	60bb      	str	r3, [r7, #8]
 8101974:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_INP15
    */
    GPIO_InitStruct.Pin = current_sensor_Pin;
 8101976:	2308      	movs	r3, #8
 8101978:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 810197c:	2303      	movs	r3, #3
 810197e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101982:	2300      	movs	r3, #0
 8101984:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(current_sensor_GPIO_Port, &GPIO_InitStruct);
 8101988:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 810198c:	4619      	mov	r1, r3
 810198e:	4805      	ldr	r0, [pc, #20]	; (81019a4 <HAL_ADC_MspInit+0xdc>)
 8101990:	f001 ff00 	bl	8103794 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8101994:	bf00      	nop
 8101996:	37e0      	adds	r7, #224	; 0xe0
 8101998:	46bd      	mov	sp, r7
 810199a:	bd80      	pop	{r7, pc}
 810199c:	40022000 	.word	0x40022000
 81019a0:	58024400 	.word	0x58024400
 81019a4:	58020000 	.word	0x58020000

081019a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 81019a8:	b480      	push	{r7}
 81019aa:	b085      	sub	sp, #20
 81019ac:	af00      	add	r7, sp, #0
 81019ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 81019b0:	687b      	ldr	r3, [r7, #4]
 81019b2:	681b      	ldr	r3, [r3, #0]
 81019b4:	4a0b      	ldr	r2, [pc, #44]	; (81019e4 <HAL_TIM_Base_MspInit+0x3c>)
 81019b6:	4293      	cmp	r3, r2
 81019b8:	d10e      	bne.n	81019d8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 81019ba:	4b0b      	ldr	r3, [pc, #44]	; (81019e8 <HAL_TIM_Base_MspInit+0x40>)
 81019bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81019c0:	4a09      	ldr	r2, [pc, #36]	; (81019e8 <HAL_TIM_Base_MspInit+0x40>)
 81019c2:	f043 0301 	orr.w	r3, r3, #1
 81019c6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 81019ca:	4b07      	ldr	r3, [pc, #28]	; (81019e8 <HAL_TIM_Base_MspInit+0x40>)
 81019cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81019d0:	f003 0301 	and.w	r3, r3, #1
 81019d4:	60fb      	str	r3, [r7, #12]
 81019d6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 81019d8:	bf00      	nop
 81019da:	3714      	adds	r7, #20
 81019dc:	46bd      	mov	sp, r7
 81019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81019e2:	4770      	bx	lr
 81019e4:	40010000 	.word	0x40010000
 81019e8:	58024400 	.word	0x58024400

081019ec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 81019ec:	b580      	push	{r7, lr}
 81019ee:	b088      	sub	sp, #32
 81019f0:	af00      	add	r7, sp, #0
 81019f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81019f4:	f107 030c 	add.w	r3, r7, #12
 81019f8:	2200      	movs	r2, #0
 81019fa:	601a      	str	r2, [r3, #0]
 81019fc:	605a      	str	r2, [r3, #4]
 81019fe:	609a      	str	r2, [r3, #8]
 8101a00:	60da      	str	r2, [r3, #12]
 8101a02:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8101a04:	687b      	ldr	r3, [r7, #4]
 8101a06:	681b      	ldr	r3, [r3, #0]
 8101a08:	4a13      	ldr	r2, [pc, #76]	; (8101a58 <HAL_TIM_MspPostInit+0x6c>)
 8101a0a:	4293      	cmp	r3, r2
 8101a0c:	d11f      	bne.n	8101a4e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8101a0e:	4b13      	ldr	r3, [pc, #76]	; (8101a5c <HAL_TIM_MspPostInit+0x70>)
 8101a10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a14:	4a11      	ldr	r2, [pc, #68]	; (8101a5c <HAL_TIM_MspPostInit+0x70>)
 8101a16:	f043 0310 	orr.w	r3, r3, #16
 8101a1a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101a1e:	4b0f      	ldr	r3, [pc, #60]	; (8101a5c <HAL_TIM_MspPostInit+0x70>)
 8101a20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a24:	f003 0310 	and.w	r3, r3, #16
 8101a28:	60bb      	str	r3, [r7, #8]
 8101a2a:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8101a2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8101a30:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101a32:	2302      	movs	r3, #2
 8101a34:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a36:	2300      	movs	r3, #0
 8101a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a3a:	2300      	movs	r3, #0
 8101a3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8101a3e:	2301      	movs	r3, #1
 8101a40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8101a42:	f107 030c 	add.w	r3, r7, #12
 8101a46:	4619      	mov	r1, r3
 8101a48:	4805      	ldr	r0, [pc, #20]	; (8101a60 <HAL_TIM_MspPostInit+0x74>)
 8101a4a:	f001 fea3 	bl	8103794 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8101a4e:	bf00      	nop
 8101a50:	3720      	adds	r7, #32
 8101a52:	46bd      	mov	sp, r7
 8101a54:	bd80      	pop	{r7, pc}
 8101a56:	bf00      	nop
 8101a58:	40010000 	.word	0x40010000
 8101a5c:	58024400 	.word	0x58024400
 8101a60:	58021000 	.word	0x58021000

08101a64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8101a64:	b580      	push	{r7, lr}
 8101a66:	b0b8      	sub	sp, #224	; 0xe0
 8101a68:	af00      	add	r7, sp, #0
 8101a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101a6c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8101a70:	2200      	movs	r2, #0
 8101a72:	601a      	str	r2, [r3, #0]
 8101a74:	605a      	str	r2, [r3, #4]
 8101a76:	609a      	str	r2, [r3, #8]
 8101a78:	60da      	str	r2, [r3, #12]
 8101a7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101a7c:	f107 0310 	add.w	r3, r7, #16
 8101a80:	22bc      	movs	r2, #188	; 0xbc
 8101a82:	2100      	movs	r1, #0
 8101a84:	4618      	mov	r0, r3
 8101a86:	f006 fd59 	bl	810853c <memset>
  if(huart->Instance==USART3)
 8101a8a:	687b      	ldr	r3, [r7, #4]
 8101a8c:	681b      	ldr	r3, [r3, #0]
 8101a8e:	4a25      	ldr	r2, [pc, #148]	; (8101b24 <HAL_UART_MspInit+0xc0>)
 8101a90:	4293      	cmp	r3, r2
 8101a92:	d142      	bne.n	8101b1a <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8101a94:	2302      	movs	r3, #2
 8101a96:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8101a98:	2300      	movs	r3, #0
 8101a9a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101a9e:	f107 0310 	add.w	r3, r7, #16
 8101aa2:	4618      	mov	r0, r3
 8101aa4:	f002 fab2 	bl	810400c <HAL_RCCEx_PeriphCLKConfig>
 8101aa8:	4603      	mov	r3, r0
 8101aaa:	2b00      	cmp	r3, #0
 8101aac:	d001      	beq.n	8101ab2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8101aae:	f7ff feeb 	bl	8101888 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8101ab2:	4b1d      	ldr	r3, [pc, #116]	; (8101b28 <HAL_UART_MspInit+0xc4>)
 8101ab4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101ab8:	4a1b      	ldr	r2, [pc, #108]	; (8101b28 <HAL_UART_MspInit+0xc4>)
 8101aba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8101abe:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101ac2:	4b19      	ldr	r3, [pc, #100]	; (8101b28 <HAL_UART_MspInit+0xc4>)
 8101ac4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101ac8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8101acc:	60fb      	str	r3, [r7, #12]
 8101ace:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101ad0:	4b15      	ldr	r3, [pc, #84]	; (8101b28 <HAL_UART_MspInit+0xc4>)
 8101ad2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101ad6:	4a14      	ldr	r2, [pc, #80]	; (8101b28 <HAL_UART_MspInit+0xc4>)
 8101ad8:	f043 0308 	orr.w	r3, r3, #8
 8101adc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101ae0:	4b11      	ldr	r3, [pc, #68]	; (8101b28 <HAL_UART_MspInit+0xc4>)
 8101ae2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101ae6:	f003 0308 	and.w	r3, r3, #8
 8101aea:	60bb      	str	r3, [r7, #8]
 8101aec:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8101aee:	f44f 7340 	mov.w	r3, #768	; 0x300
 8101af2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101af6:	2302      	movs	r3, #2
 8101af8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101afc:	2300      	movs	r3, #0
 8101afe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101b02:	2300      	movs	r3, #0
 8101b04:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8101b08:	2307      	movs	r3, #7
 8101b0a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101b0e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8101b12:	4619      	mov	r1, r3
 8101b14:	4805      	ldr	r0, [pc, #20]	; (8101b2c <HAL_UART_MspInit+0xc8>)
 8101b16:	f001 fe3d 	bl	8103794 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8101b1a:	bf00      	nop
 8101b1c:	37e0      	adds	r7, #224	; 0xe0
 8101b1e:	46bd      	mov	sp, r7
 8101b20:	bd80      	pop	{r7, pc}
 8101b22:	bf00      	nop
 8101b24:	40004800 	.word	0x40004800
 8101b28:	58024400 	.word	0x58024400
 8101b2c:	58020c00 	.word	0x58020c00

08101b30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101b30:	b480      	push	{r7}
 8101b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8101b34:	e7fe      	b.n	8101b34 <NMI_Handler+0x4>

08101b36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8101b36:	b480      	push	{r7}
 8101b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101b3a:	e7fe      	b.n	8101b3a <HardFault_Handler+0x4>

08101b3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101b3c:	b480      	push	{r7}
 8101b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101b40:	e7fe      	b.n	8101b40 <MemManage_Handler+0x4>

08101b42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8101b42:	b480      	push	{r7}
 8101b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8101b46:	e7fe      	b.n	8101b46 <BusFault_Handler+0x4>

08101b48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101b48:	b480      	push	{r7}
 8101b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101b4c:	e7fe      	b.n	8101b4c <UsageFault_Handler+0x4>

08101b4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8101b4e:	b480      	push	{r7}
 8101b50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8101b52:	bf00      	nop
 8101b54:	46bd      	mov	sp, r7
 8101b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b5a:	4770      	bx	lr

08101b5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101b5c:	b480      	push	{r7}
 8101b5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101b60:	bf00      	nop
 8101b62:	46bd      	mov	sp, r7
 8101b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b68:	4770      	bx	lr

08101b6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8101b6a:	b480      	push	{r7}
 8101b6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8101b6e:	bf00      	nop
 8101b70:	46bd      	mov	sp, r7
 8101b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b76:	4770      	bx	lr

08101b78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8101b78:	b580      	push	{r7, lr}
 8101b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8101b7c:	f000 f986 	bl	8101e8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8101b80:	bf00      	nop
 8101b82:	bd80      	pop	{r7, pc}

08101b84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8101b84:	b480      	push	{r7}
 8101b86:	af00      	add	r7, sp, #0
	return 1;
 8101b88:	2301      	movs	r3, #1
}
 8101b8a:	4618      	mov	r0, r3
 8101b8c:	46bd      	mov	sp, r7
 8101b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b92:	4770      	bx	lr

08101b94 <_kill>:

int _kill(int pid, int sig)
{
 8101b94:	b580      	push	{r7, lr}
 8101b96:	b082      	sub	sp, #8
 8101b98:	af00      	add	r7, sp, #0
 8101b9a:	6078      	str	r0, [r7, #4]
 8101b9c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8101b9e:	f006 fca3 	bl	81084e8 <__errno>
 8101ba2:	4603      	mov	r3, r0
 8101ba4:	2216      	movs	r2, #22
 8101ba6:	601a      	str	r2, [r3, #0]
	return -1;
 8101ba8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101bac:	4618      	mov	r0, r3
 8101bae:	3708      	adds	r7, #8
 8101bb0:	46bd      	mov	sp, r7
 8101bb2:	bd80      	pop	{r7, pc}

08101bb4 <_exit>:

void _exit (int status)
{
 8101bb4:	b580      	push	{r7, lr}
 8101bb6:	b082      	sub	sp, #8
 8101bb8:	af00      	add	r7, sp, #0
 8101bba:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8101bbc:	f04f 31ff 	mov.w	r1, #4294967295
 8101bc0:	6878      	ldr	r0, [r7, #4]
 8101bc2:	f7ff ffe7 	bl	8101b94 <_kill>
	while (1) {}		/* Make sure we hang here */
 8101bc6:	e7fe      	b.n	8101bc6 <_exit+0x12>

08101bc8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8101bc8:	b580      	push	{r7, lr}
 8101bca:	b086      	sub	sp, #24
 8101bcc:	af00      	add	r7, sp, #0
 8101bce:	60f8      	str	r0, [r7, #12]
 8101bd0:	60b9      	str	r1, [r7, #8]
 8101bd2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101bd4:	2300      	movs	r3, #0
 8101bd6:	617b      	str	r3, [r7, #20]
 8101bd8:	e00a      	b.n	8101bf0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8101bda:	f3af 8000 	nop.w
 8101bde:	4601      	mov	r1, r0
 8101be0:	68bb      	ldr	r3, [r7, #8]
 8101be2:	1c5a      	adds	r2, r3, #1
 8101be4:	60ba      	str	r2, [r7, #8]
 8101be6:	b2ca      	uxtb	r2, r1
 8101be8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101bea:	697b      	ldr	r3, [r7, #20]
 8101bec:	3301      	adds	r3, #1
 8101bee:	617b      	str	r3, [r7, #20]
 8101bf0:	697a      	ldr	r2, [r7, #20]
 8101bf2:	687b      	ldr	r3, [r7, #4]
 8101bf4:	429a      	cmp	r2, r3
 8101bf6:	dbf0      	blt.n	8101bda <_read+0x12>
	}

return len;
 8101bf8:	687b      	ldr	r3, [r7, #4]
}
 8101bfa:	4618      	mov	r0, r3
 8101bfc:	3718      	adds	r7, #24
 8101bfe:	46bd      	mov	sp, r7
 8101c00:	bd80      	pop	{r7, pc}

08101c02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8101c02:	b580      	push	{r7, lr}
 8101c04:	b086      	sub	sp, #24
 8101c06:	af00      	add	r7, sp, #0
 8101c08:	60f8      	str	r0, [r7, #12]
 8101c0a:	60b9      	str	r1, [r7, #8]
 8101c0c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101c0e:	2300      	movs	r3, #0
 8101c10:	617b      	str	r3, [r7, #20]
 8101c12:	e009      	b.n	8101c28 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8101c14:	68bb      	ldr	r3, [r7, #8]
 8101c16:	1c5a      	adds	r2, r3, #1
 8101c18:	60ba      	str	r2, [r7, #8]
 8101c1a:	781b      	ldrb	r3, [r3, #0]
 8101c1c:	4618      	mov	r0, r3
 8101c1e:	f7ff fe21 	bl	8101864 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101c22:	697b      	ldr	r3, [r7, #20]
 8101c24:	3301      	adds	r3, #1
 8101c26:	617b      	str	r3, [r7, #20]
 8101c28:	697a      	ldr	r2, [r7, #20]
 8101c2a:	687b      	ldr	r3, [r7, #4]
 8101c2c:	429a      	cmp	r2, r3
 8101c2e:	dbf1      	blt.n	8101c14 <_write+0x12>
	}
	return len;
 8101c30:	687b      	ldr	r3, [r7, #4]
}
 8101c32:	4618      	mov	r0, r3
 8101c34:	3718      	adds	r7, #24
 8101c36:	46bd      	mov	sp, r7
 8101c38:	bd80      	pop	{r7, pc}

08101c3a <_close>:

int _close(int file)
{
 8101c3a:	b480      	push	{r7}
 8101c3c:	b083      	sub	sp, #12
 8101c3e:	af00      	add	r7, sp, #0
 8101c40:	6078      	str	r0, [r7, #4]
	return -1;
 8101c42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101c46:	4618      	mov	r0, r3
 8101c48:	370c      	adds	r7, #12
 8101c4a:	46bd      	mov	sp, r7
 8101c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c50:	4770      	bx	lr

08101c52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8101c52:	b480      	push	{r7}
 8101c54:	b083      	sub	sp, #12
 8101c56:	af00      	add	r7, sp, #0
 8101c58:	6078      	str	r0, [r7, #4]
 8101c5a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8101c5c:	683b      	ldr	r3, [r7, #0]
 8101c5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8101c62:	605a      	str	r2, [r3, #4]
	return 0;
 8101c64:	2300      	movs	r3, #0
}
 8101c66:	4618      	mov	r0, r3
 8101c68:	370c      	adds	r7, #12
 8101c6a:	46bd      	mov	sp, r7
 8101c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c70:	4770      	bx	lr

08101c72 <_isatty>:

int _isatty(int file)
{
 8101c72:	b480      	push	{r7}
 8101c74:	b083      	sub	sp, #12
 8101c76:	af00      	add	r7, sp, #0
 8101c78:	6078      	str	r0, [r7, #4]
	return 1;
 8101c7a:	2301      	movs	r3, #1
}
 8101c7c:	4618      	mov	r0, r3
 8101c7e:	370c      	adds	r7, #12
 8101c80:	46bd      	mov	sp, r7
 8101c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c86:	4770      	bx	lr

08101c88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8101c88:	b480      	push	{r7}
 8101c8a:	b085      	sub	sp, #20
 8101c8c:	af00      	add	r7, sp, #0
 8101c8e:	60f8      	str	r0, [r7, #12]
 8101c90:	60b9      	str	r1, [r7, #8]
 8101c92:	607a      	str	r2, [r7, #4]
	return 0;
 8101c94:	2300      	movs	r3, #0
}
 8101c96:	4618      	mov	r0, r3
 8101c98:	3714      	adds	r7, #20
 8101c9a:	46bd      	mov	sp, r7
 8101c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ca0:	4770      	bx	lr
	...

08101ca4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8101ca4:	b580      	push	{r7, lr}
 8101ca6:	b086      	sub	sp, #24
 8101ca8:	af00      	add	r7, sp, #0
 8101caa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8101cac:	4a14      	ldr	r2, [pc, #80]	; (8101d00 <_sbrk+0x5c>)
 8101cae:	4b15      	ldr	r3, [pc, #84]	; (8101d04 <_sbrk+0x60>)
 8101cb0:	1ad3      	subs	r3, r2, r3
 8101cb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8101cb4:	697b      	ldr	r3, [r7, #20]
 8101cb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8101cb8:	4b13      	ldr	r3, [pc, #76]	; (8101d08 <_sbrk+0x64>)
 8101cba:	681b      	ldr	r3, [r3, #0]
 8101cbc:	2b00      	cmp	r3, #0
 8101cbe:	d102      	bne.n	8101cc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8101cc0:	4b11      	ldr	r3, [pc, #68]	; (8101d08 <_sbrk+0x64>)
 8101cc2:	4a12      	ldr	r2, [pc, #72]	; (8101d0c <_sbrk+0x68>)
 8101cc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8101cc6:	4b10      	ldr	r3, [pc, #64]	; (8101d08 <_sbrk+0x64>)
 8101cc8:	681a      	ldr	r2, [r3, #0]
 8101cca:	687b      	ldr	r3, [r7, #4]
 8101ccc:	4413      	add	r3, r2
 8101cce:	693a      	ldr	r2, [r7, #16]
 8101cd0:	429a      	cmp	r2, r3
 8101cd2:	d207      	bcs.n	8101ce4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8101cd4:	f006 fc08 	bl	81084e8 <__errno>
 8101cd8:	4603      	mov	r3, r0
 8101cda:	220c      	movs	r2, #12
 8101cdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8101cde:	f04f 33ff 	mov.w	r3, #4294967295
 8101ce2:	e009      	b.n	8101cf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8101ce4:	4b08      	ldr	r3, [pc, #32]	; (8101d08 <_sbrk+0x64>)
 8101ce6:	681b      	ldr	r3, [r3, #0]
 8101ce8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8101cea:	4b07      	ldr	r3, [pc, #28]	; (8101d08 <_sbrk+0x64>)
 8101cec:	681a      	ldr	r2, [r3, #0]
 8101cee:	687b      	ldr	r3, [r7, #4]
 8101cf0:	4413      	add	r3, r2
 8101cf2:	4a05      	ldr	r2, [pc, #20]	; (8101d08 <_sbrk+0x64>)
 8101cf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8101cf6:	68fb      	ldr	r3, [r7, #12]
}
 8101cf8:	4618      	mov	r0, r3
 8101cfa:	3718      	adds	r7, #24
 8101cfc:	46bd      	mov	sp, r7
 8101cfe:	bd80      	pop	{r7, pc}
 8101d00:	10048000 	.word	0x10048000
 8101d04:	00000400 	.word	0x00000400
 8101d08:	10000350 	.word	0x10000350
 8101d0c:	10000368 	.word	0x10000368

08101d10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8101d10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8101d48 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8101d14:	f7ff f9f8 	bl	8101108 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8101d18:	480c      	ldr	r0, [pc, #48]	; (8101d4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8101d1a:	490d      	ldr	r1, [pc, #52]	; (8101d50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8101d1c:	4a0d      	ldr	r2, [pc, #52]	; (8101d54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8101d1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8101d20:	e002      	b.n	8101d28 <LoopCopyDataInit>

08101d22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8101d22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8101d24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8101d26:	3304      	adds	r3, #4

08101d28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8101d28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8101d2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8101d2c:	d3f9      	bcc.n	8101d22 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8101d2e:	4a0a      	ldr	r2, [pc, #40]	; (8101d58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8101d30:	4c0a      	ldr	r4, [pc, #40]	; (8101d5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8101d32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8101d34:	e001      	b.n	8101d3a <LoopFillZerobss>

08101d36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8101d36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8101d38:	3204      	adds	r2, #4

08101d3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8101d3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8101d3c:	d3fb      	bcc.n	8101d36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8101d3e:	f006 fbd9 	bl	81084f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8101d42:	f7ff fb67 	bl	8101414 <main>
  bx  lr
 8101d46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8101d48:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8101d4c:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8101d50:	100001e8 	.word	0x100001e8
  ldr r2, =_sidata
 8101d54:	0810d45c 	.word	0x0810d45c
  ldr r2, =_sbss
 8101d58:	100001e8 	.word	0x100001e8
  ldr r4, =_ebss
 8101d5c:	10000368 	.word	0x10000368

08101d60 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8101d60:	e7fe      	b.n	8101d60 <ADC3_IRQHandler>
	...

08101d64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8101d64:	b580      	push	{r7, lr}
 8101d66:	b082      	sub	sp, #8
 8101d68:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8101d6a:	4b28      	ldr	r3, [pc, #160]	; (8101e0c <HAL_Init+0xa8>)
 8101d6c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101d70:	4a26      	ldr	r2, [pc, #152]	; (8101e0c <HAL_Init+0xa8>)
 8101d72:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8101d76:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101d7a:	4b24      	ldr	r3, [pc, #144]	; (8101e0c <HAL_Init+0xa8>)
 8101d7c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101d80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8101d84:	603b      	str	r3, [r7, #0]
 8101d86:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8101d88:	4b21      	ldr	r3, [pc, #132]	; (8101e10 <HAL_Init+0xac>)
 8101d8a:	681b      	ldr	r3, [r3, #0]
 8101d8c:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8101d90:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8101d94:	4a1e      	ldr	r2, [pc, #120]	; (8101e10 <HAL_Init+0xac>)
 8101d96:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8101d9a:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8101d9c:	4b1c      	ldr	r3, [pc, #112]	; (8101e10 <HAL_Init+0xac>)
 8101d9e:	681b      	ldr	r3, [r3, #0]
 8101da0:	4a1b      	ldr	r2, [pc, #108]	; (8101e10 <HAL_Init+0xac>)
 8101da2:	f043 0301 	orr.w	r3, r3, #1
 8101da6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8101da8:	2003      	movs	r0, #3
 8101daa:	f001 fcad 	bl	8103708 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8101dae:	f001 ff55 	bl	8103c5c <HAL_RCC_GetSysClockFreq>
 8101db2:	4602      	mov	r2, r0
 8101db4:	4b15      	ldr	r3, [pc, #84]	; (8101e0c <HAL_Init+0xa8>)
 8101db6:	699b      	ldr	r3, [r3, #24]
 8101db8:	0a1b      	lsrs	r3, r3, #8
 8101dba:	f003 030f 	and.w	r3, r3, #15
 8101dbe:	4915      	ldr	r1, [pc, #84]	; (8101e14 <HAL_Init+0xb0>)
 8101dc0:	5ccb      	ldrb	r3, [r1, r3]
 8101dc2:	f003 031f 	and.w	r3, r3, #31
 8101dc6:	fa22 f303 	lsr.w	r3, r2, r3
 8101dca:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101dcc:	4b0f      	ldr	r3, [pc, #60]	; (8101e0c <HAL_Init+0xa8>)
 8101dce:	699b      	ldr	r3, [r3, #24]
 8101dd0:	f003 030f 	and.w	r3, r3, #15
 8101dd4:	4a0f      	ldr	r2, [pc, #60]	; (8101e14 <HAL_Init+0xb0>)
 8101dd6:	5cd3      	ldrb	r3, [r2, r3]
 8101dd8:	f003 031f 	and.w	r3, r3, #31
 8101ddc:	687a      	ldr	r2, [r7, #4]
 8101dde:	fa22 f303 	lsr.w	r3, r2, r3
 8101de2:	4a0d      	ldr	r2, [pc, #52]	; (8101e18 <HAL_Init+0xb4>)
 8101de4:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101de6:	4b0c      	ldr	r3, [pc, #48]	; (8101e18 <HAL_Init+0xb4>)
 8101de8:	681b      	ldr	r3, [r3, #0]
 8101dea:	4a0c      	ldr	r2, [pc, #48]	; (8101e1c <HAL_Init+0xb8>)
 8101dec:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8101dee:	2000      	movs	r0, #0
 8101df0:	f000 f816 	bl	8101e20 <HAL_InitTick>
 8101df4:	4603      	mov	r3, r0
 8101df6:	2b00      	cmp	r3, #0
 8101df8:	d001      	beq.n	8101dfe <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8101dfa:	2301      	movs	r3, #1
 8101dfc:	e002      	b.n	8101e04 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8101dfe:	f7ff fd49 	bl	8101894 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8101e02:	2300      	movs	r3, #0
}
 8101e04:	4618      	mov	r0, r3
 8101e06:	3708      	adds	r7, #8
 8101e08:	46bd      	mov	sp, r7
 8101e0a:	bd80      	pop	{r7, pc}
 8101e0c:	58024400 	.word	0x58024400
 8101e10:	40024400 	.word	0x40024400
 8101e14:	0810cf68 	.word	0x0810cf68
 8101e18:	10000004 	.word	0x10000004
 8101e1c:	10000000 	.word	0x10000000

08101e20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8101e20:	b580      	push	{r7, lr}
 8101e22:	b082      	sub	sp, #8
 8101e24:	af00      	add	r7, sp, #0
 8101e26:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8101e28:	4b15      	ldr	r3, [pc, #84]	; (8101e80 <HAL_InitTick+0x60>)
 8101e2a:	781b      	ldrb	r3, [r3, #0]
 8101e2c:	2b00      	cmp	r3, #0
 8101e2e:	d101      	bne.n	8101e34 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8101e30:	2301      	movs	r3, #1
 8101e32:	e021      	b.n	8101e78 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8101e34:	4b13      	ldr	r3, [pc, #76]	; (8101e84 <HAL_InitTick+0x64>)
 8101e36:	681a      	ldr	r2, [r3, #0]
 8101e38:	4b11      	ldr	r3, [pc, #68]	; (8101e80 <HAL_InitTick+0x60>)
 8101e3a:	781b      	ldrb	r3, [r3, #0]
 8101e3c:	4619      	mov	r1, r3
 8101e3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101e42:	fbb3 f3f1 	udiv	r3, r3, r1
 8101e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8101e4a:	4618      	mov	r0, r3
 8101e4c:	f001 fc81 	bl	8103752 <HAL_SYSTICK_Config>
 8101e50:	4603      	mov	r3, r0
 8101e52:	2b00      	cmp	r3, #0
 8101e54:	d001      	beq.n	8101e5a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8101e56:	2301      	movs	r3, #1
 8101e58:	e00e      	b.n	8101e78 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8101e5a:	687b      	ldr	r3, [r7, #4]
 8101e5c:	2b0f      	cmp	r3, #15
 8101e5e:	d80a      	bhi.n	8101e76 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8101e60:	2200      	movs	r2, #0
 8101e62:	6879      	ldr	r1, [r7, #4]
 8101e64:	f04f 30ff 	mov.w	r0, #4294967295
 8101e68:	f001 fc59 	bl	810371e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8101e6c:	4a06      	ldr	r2, [pc, #24]	; (8101e88 <HAL_InitTick+0x68>)
 8101e6e:	687b      	ldr	r3, [r7, #4]
 8101e70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8101e72:	2300      	movs	r3, #0
 8101e74:	e000      	b.n	8101e78 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8101e76:	2301      	movs	r3, #1
}
 8101e78:	4618      	mov	r0, r3
 8101e7a:	3708      	adds	r7, #8
 8101e7c:	46bd      	mov	sp, r7
 8101e7e:	bd80      	pop	{r7, pc}
 8101e80:	10000010 	.word	0x10000010
 8101e84:	10000000 	.word	0x10000000
 8101e88:	1000000c 	.word	0x1000000c

08101e8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101e8c:	b480      	push	{r7}
 8101e8e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8101e90:	4b06      	ldr	r3, [pc, #24]	; (8101eac <HAL_IncTick+0x20>)
 8101e92:	781b      	ldrb	r3, [r3, #0]
 8101e94:	461a      	mov	r2, r3
 8101e96:	4b06      	ldr	r3, [pc, #24]	; (8101eb0 <HAL_IncTick+0x24>)
 8101e98:	681b      	ldr	r3, [r3, #0]
 8101e9a:	4413      	add	r3, r2
 8101e9c:	4a04      	ldr	r2, [pc, #16]	; (8101eb0 <HAL_IncTick+0x24>)
 8101e9e:	6013      	str	r3, [r2, #0]
}
 8101ea0:	bf00      	nop
 8101ea2:	46bd      	mov	sp, r7
 8101ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ea8:	4770      	bx	lr
 8101eaa:	bf00      	nop
 8101eac:	10000010 	.word	0x10000010
 8101eb0:	10000354 	.word	0x10000354

08101eb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8101eb4:	b480      	push	{r7}
 8101eb6:	af00      	add	r7, sp, #0
  return uwTick;
 8101eb8:	4b03      	ldr	r3, [pc, #12]	; (8101ec8 <HAL_GetTick+0x14>)
 8101eba:	681b      	ldr	r3, [r3, #0]
}
 8101ebc:	4618      	mov	r0, r3
 8101ebe:	46bd      	mov	sp, r7
 8101ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ec4:	4770      	bx	lr
 8101ec6:	bf00      	nop
 8101ec8:	10000354 	.word	0x10000354

08101ecc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8101ecc:	b580      	push	{r7, lr}
 8101ece:	b084      	sub	sp, #16
 8101ed0:	af00      	add	r7, sp, #0
 8101ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8101ed4:	f7ff ffee 	bl	8101eb4 <HAL_GetTick>
 8101ed8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8101eda:	687b      	ldr	r3, [r7, #4]
 8101edc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8101ede:	68fb      	ldr	r3, [r7, #12]
 8101ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101ee4:	d005      	beq.n	8101ef2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8101ee6:	4b0a      	ldr	r3, [pc, #40]	; (8101f10 <HAL_Delay+0x44>)
 8101ee8:	781b      	ldrb	r3, [r3, #0]
 8101eea:	461a      	mov	r2, r3
 8101eec:	68fb      	ldr	r3, [r7, #12]
 8101eee:	4413      	add	r3, r2
 8101ef0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8101ef2:	bf00      	nop
 8101ef4:	f7ff ffde 	bl	8101eb4 <HAL_GetTick>
 8101ef8:	4602      	mov	r2, r0
 8101efa:	68bb      	ldr	r3, [r7, #8]
 8101efc:	1ad3      	subs	r3, r2, r3
 8101efe:	68fa      	ldr	r2, [r7, #12]
 8101f00:	429a      	cmp	r2, r3
 8101f02:	d8f7      	bhi.n	8101ef4 <HAL_Delay+0x28>
  {
  }
}
 8101f04:	bf00      	nop
 8101f06:	bf00      	nop
 8101f08:	3710      	adds	r7, #16
 8101f0a:	46bd      	mov	sp, r7
 8101f0c:	bd80      	pop	{r7, pc}
 8101f0e:	bf00      	nop
 8101f10:	10000010 	.word	0x10000010

08101f14 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8101f14:	b480      	push	{r7}
 8101f16:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8101f18:	4b03      	ldr	r3, [pc, #12]	; (8101f28 <HAL_GetREVID+0x14>)
 8101f1a:	681b      	ldr	r3, [r3, #0]
 8101f1c:	0c1b      	lsrs	r3, r3, #16
}
 8101f1e:	4618      	mov	r0, r3
 8101f20:	46bd      	mov	sp, r7
 8101f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f26:	4770      	bx	lr
 8101f28:	5c001000 	.word	0x5c001000

08101f2c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8101f2c:	b480      	push	{r7}
 8101f2e:	b083      	sub	sp, #12
 8101f30:	af00      	add	r7, sp, #0
 8101f32:	6078      	str	r0, [r7, #4]
 8101f34:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8101f36:	687b      	ldr	r3, [r7, #4]
 8101f38:	689b      	ldr	r3, [r3, #8]
 8101f3a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8101f3e:	683b      	ldr	r3, [r7, #0]
 8101f40:	431a      	orrs	r2, r3
 8101f42:	687b      	ldr	r3, [r7, #4]
 8101f44:	609a      	str	r2, [r3, #8]
}
 8101f46:	bf00      	nop
 8101f48:	370c      	adds	r7, #12
 8101f4a:	46bd      	mov	sp, r7
 8101f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f50:	4770      	bx	lr

08101f52 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8101f52:	b480      	push	{r7}
 8101f54:	b083      	sub	sp, #12
 8101f56:	af00      	add	r7, sp, #0
 8101f58:	6078      	str	r0, [r7, #4]
 8101f5a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8101f5c:	687b      	ldr	r3, [r7, #4]
 8101f5e:	689b      	ldr	r3, [r3, #8]
 8101f60:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8101f64:	683b      	ldr	r3, [r7, #0]
 8101f66:	431a      	orrs	r2, r3
 8101f68:	687b      	ldr	r3, [r7, #4]
 8101f6a:	609a      	str	r2, [r3, #8]
}
 8101f6c:	bf00      	nop
 8101f6e:	370c      	adds	r7, #12
 8101f70:	46bd      	mov	sp, r7
 8101f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f76:	4770      	bx	lr

08101f78 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8101f78:	b480      	push	{r7}
 8101f7a:	b083      	sub	sp, #12
 8101f7c:	af00      	add	r7, sp, #0
 8101f7e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8101f80:	687b      	ldr	r3, [r7, #4]
 8101f82:	689b      	ldr	r3, [r3, #8]
 8101f84:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8101f88:	4618      	mov	r0, r3
 8101f8a:	370c      	adds	r7, #12
 8101f8c:	46bd      	mov	sp, r7
 8101f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f92:	4770      	bx	lr

08101f94 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8101f94:	b480      	push	{r7}
 8101f96:	b087      	sub	sp, #28
 8101f98:	af00      	add	r7, sp, #0
 8101f9a:	60f8      	str	r0, [r7, #12]
 8101f9c:	60b9      	str	r1, [r7, #8]
 8101f9e:	607a      	str	r2, [r7, #4]
 8101fa0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8101fa2:	68fb      	ldr	r3, [r7, #12]
 8101fa4:	3360      	adds	r3, #96	; 0x60
 8101fa6:	461a      	mov	r2, r3
 8101fa8:	68bb      	ldr	r3, [r7, #8]
 8101faa:	009b      	lsls	r3, r3, #2
 8101fac:	4413      	add	r3, r2
 8101fae:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8101fb0:	697b      	ldr	r3, [r7, #20]
 8101fb2:	681b      	ldr	r3, [r3, #0]
 8101fb4:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8101fb8:	687b      	ldr	r3, [r7, #4]
 8101fba:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8101fbe:	683b      	ldr	r3, [r7, #0]
 8101fc0:	430b      	orrs	r3, r1
 8101fc2:	431a      	orrs	r2, r3
 8101fc4:	697b      	ldr	r3, [r7, #20]
 8101fc6:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8101fc8:	bf00      	nop
 8101fca:	371c      	adds	r7, #28
 8101fcc:	46bd      	mov	sp, r7
 8101fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101fd2:	4770      	bx	lr

08101fd4 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8101fd4:	b480      	push	{r7}
 8101fd6:	b085      	sub	sp, #20
 8101fd8:	af00      	add	r7, sp, #0
 8101fda:	60f8      	str	r0, [r7, #12]
 8101fdc:	60b9      	str	r1, [r7, #8]
 8101fde:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8101fe0:	68fb      	ldr	r3, [r7, #12]
 8101fe2:	691b      	ldr	r3, [r3, #16]
 8101fe4:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8101fe8:	68bb      	ldr	r3, [r7, #8]
 8101fea:	f003 031f 	and.w	r3, r3, #31
 8101fee:	6879      	ldr	r1, [r7, #4]
 8101ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8101ff4:	431a      	orrs	r2, r3
 8101ff6:	68fb      	ldr	r3, [r7, #12]
 8101ff8:	611a      	str	r2, [r3, #16]
}
 8101ffa:	bf00      	nop
 8101ffc:	3714      	adds	r7, #20
 8101ffe:	46bd      	mov	sp, r7
 8102000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102004:	4770      	bx	lr

08102006 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8102006:	b480      	push	{r7}
 8102008:	b087      	sub	sp, #28
 810200a:	af00      	add	r7, sp, #0
 810200c:	60f8      	str	r0, [r7, #12]
 810200e:	60b9      	str	r1, [r7, #8]
 8102010:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8102012:	68fb      	ldr	r3, [r7, #12]
 8102014:	3360      	adds	r3, #96	; 0x60
 8102016:	461a      	mov	r2, r3
 8102018:	68bb      	ldr	r3, [r7, #8]
 810201a:	009b      	lsls	r3, r3, #2
 810201c:	4413      	add	r3, r2
 810201e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8102020:	697b      	ldr	r3, [r7, #20]
 8102022:	681b      	ldr	r3, [r3, #0]
 8102024:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8102028:	687b      	ldr	r3, [r7, #4]
 810202a:	431a      	orrs	r2, r3
 810202c:	697b      	ldr	r3, [r7, #20]
 810202e:	601a      	str	r2, [r3, #0]
  }
}
 8102030:	bf00      	nop
 8102032:	371c      	adds	r7, #28
 8102034:	46bd      	mov	sp, r7
 8102036:	f85d 7b04 	ldr.w	r7, [sp], #4
 810203a:	4770      	bx	lr

0810203c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 810203c:	b480      	push	{r7}
 810203e:	b083      	sub	sp, #12
 8102040:	af00      	add	r7, sp, #0
 8102042:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8102044:	687b      	ldr	r3, [r7, #4]
 8102046:	68db      	ldr	r3, [r3, #12]
 8102048:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 810204c:	2b00      	cmp	r3, #0
 810204e:	d101      	bne.n	8102054 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8102050:	2301      	movs	r3, #1
 8102052:	e000      	b.n	8102056 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8102054:	2300      	movs	r3, #0
}
 8102056:	4618      	mov	r0, r3
 8102058:	370c      	adds	r7, #12
 810205a:	46bd      	mov	sp, r7
 810205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102060:	4770      	bx	lr

08102062 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8102062:	b480      	push	{r7}
 8102064:	b087      	sub	sp, #28
 8102066:	af00      	add	r7, sp, #0
 8102068:	60f8      	str	r0, [r7, #12]
 810206a:	60b9      	str	r1, [r7, #8]
 810206c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 810206e:	68fb      	ldr	r3, [r7, #12]
 8102070:	3330      	adds	r3, #48	; 0x30
 8102072:	461a      	mov	r2, r3
 8102074:	68bb      	ldr	r3, [r7, #8]
 8102076:	0a1b      	lsrs	r3, r3, #8
 8102078:	009b      	lsls	r3, r3, #2
 810207a:	f003 030c 	and.w	r3, r3, #12
 810207e:	4413      	add	r3, r2
 8102080:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8102082:	697b      	ldr	r3, [r7, #20]
 8102084:	681a      	ldr	r2, [r3, #0]
 8102086:	68bb      	ldr	r3, [r7, #8]
 8102088:	f003 031f 	and.w	r3, r3, #31
 810208c:	211f      	movs	r1, #31
 810208e:	fa01 f303 	lsl.w	r3, r1, r3
 8102092:	43db      	mvns	r3, r3
 8102094:	401a      	ands	r2, r3
 8102096:	687b      	ldr	r3, [r7, #4]
 8102098:	0e9b      	lsrs	r3, r3, #26
 810209a:	f003 011f 	and.w	r1, r3, #31
 810209e:	68bb      	ldr	r3, [r7, #8]
 81020a0:	f003 031f 	and.w	r3, r3, #31
 81020a4:	fa01 f303 	lsl.w	r3, r1, r3
 81020a8:	431a      	orrs	r2, r3
 81020aa:	697b      	ldr	r3, [r7, #20]
 81020ac:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 81020ae:	bf00      	nop
 81020b0:	371c      	adds	r7, #28
 81020b2:	46bd      	mov	sp, r7
 81020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81020b8:	4770      	bx	lr

081020ba <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 81020ba:	b480      	push	{r7}
 81020bc:	b087      	sub	sp, #28
 81020be:	af00      	add	r7, sp, #0
 81020c0:	60f8      	str	r0, [r7, #12]
 81020c2:	60b9      	str	r1, [r7, #8]
 81020c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 81020c6:	68fb      	ldr	r3, [r7, #12]
 81020c8:	3314      	adds	r3, #20
 81020ca:	461a      	mov	r2, r3
 81020cc:	68bb      	ldr	r3, [r7, #8]
 81020ce:	0e5b      	lsrs	r3, r3, #25
 81020d0:	009b      	lsls	r3, r3, #2
 81020d2:	f003 0304 	and.w	r3, r3, #4
 81020d6:	4413      	add	r3, r2
 81020d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 81020da:	697b      	ldr	r3, [r7, #20]
 81020dc:	681a      	ldr	r2, [r3, #0]
 81020de:	68bb      	ldr	r3, [r7, #8]
 81020e0:	0d1b      	lsrs	r3, r3, #20
 81020e2:	f003 031f 	and.w	r3, r3, #31
 81020e6:	2107      	movs	r1, #7
 81020e8:	fa01 f303 	lsl.w	r3, r1, r3
 81020ec:	43db      	mvns	r3, r3
 81020ee:	401a      	ands	r2, r3
 81020f0:	68bb      	ldr	r3, [r7, #8]
 81020f2:	0d1b      	lsrs	r3, r3, #20
 81020f4:	f003 031f 	and.w	r3, r3, #31
 81020f8:	6879      	ldr	r1, [r7, #4]
 81020fa:	fa01 f303 	lsl.w	r3, r1, r3
 81020fe:	431a      	orrs	r2, r3
 8102100:	697b      	ldr	r3, [r7, #20]
 8102102:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8102104:	bf00      	nop
 8102106:	371c      	adds	r7, #28
 8102108:	46bd      	mov	sp, r7
 810210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810210e:	4770      	bx	lr

08102110 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8102110:	b480      	push	{r7}
 8102112:	b085      	sub	sp, #20
 8102114:	af00      	add	r7, sp, #0
 8102116:	60f8      	str	r0, [r7, #12]
 8102118:	60b9      	str	r1, [r7, #8]
 810211a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 810211c:	68fb      	ldr	r3, [r7, #12]
 810211e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8102122:	68bb      	ldr	r3, [r7, #8]
 8102124:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102128:	43db      	mvns	r3, r3
 810212a:	401a      	ands	r2, r3
 810212c:	687b      	ldr	r3, [r7, #4]
 810212e:	f003 0318 	and.w	r3, r3, #24
 8102132:	4908      	ldr	r1, [pc, #32]	; (8102154 <LL_ADC_SetChannelSingleDiff+0x44>)
 8102134:	40d9      	lsrs	r1, r3
 8102136:	68bb      	ldr	r3, [r7, #8]
 8102138:	400b      	ands	r3, r1
 810213a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810213e:	431a      	orrs	r2, r3
 8102140:	68fb      	ldr	r3, [r7, #12]
 8102142:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8102146:	bf00      	nop
 8102148:	3714      	adds	r7, #20
 810214a:	46bd      	mov	sp, r7
 810214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102150:	4770      	bx	lr
 8102152:	bf00      	nop
 8102154:	000fffff 	.word	0x000fffff

08102158 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8102158:	b480      	push	{r7}
 810215a:	b083      	sub	sp, #12
 810215c:	af00      	add	r7, sp, #0
 810215e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8102160:	687b      	ldr	r3, [r7, #4]
 8102162:	689b      	ldr	r3, [r3, #8]
 8102164:	f003 031f 	and.w	r3, r3, #31
}
 8102168:	4618      	mov	r0, r3
 810216a:	370c      	adds	r7, #12
 810216c:	46bd      	mov	sp, r7
 810216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102172:	4770      	bx	lr

08102174 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8102174:	b480      	push	{r7}
 8102176:	b083      	sub	sp, #12
 8102178:	af00      	add	r7, sp, #0
 810217a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 810217c:	687b      	ldr	r3, [r7, #4]
 810217e:	689b      	ldr	r3, [r3, #8]
 8102180:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 8102184:	4618      	mov	r0, r3
 8102186:	370c      	adds	r7, #12
 8102188:	46bd      	mov	sp, r7
 810218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810218e:	4770      	bx	lr

08102190 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8102190:	b480      	push	{r7}
 8102192:	b083      	sub	sp, #12
 8102194:	af00      	add	r7, sp, #0
 8102196:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8102198:	687b      	ldr	r3, [r7, #4]
 810219a:	689b      	ldr	r3, [r3, #8]
 810219c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 81021a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 81021a4:	687a      	ldr	r2, [r7, #4]
 81021a6:	6093      	str	r3, [r2, #8]
}
 81021a8:	bf00      	nop
 81021aa:	370c      	adds	r7, #12
 81021ac:	46bd      	mov	sp, r7
 81021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81021b2:	4770      	bx	lr

081021b4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 81021b4:	b480      	push	{r7}
 81021b6:	b083      	sub	sp, #12
 81021b8:	af00      	add	r7, sp, #0
 81021ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 81021bc:	687b      	ldr	r3, [r7, #4]
 81021be:	689b      	ldr	r3, [r3, #8]
 81021c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81021c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81021c8:	d101      	bne.n	81021ce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 81021ca:	2301      	movs	r3, #1
 81021cc:	e000      	b.n	81021d0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 81021ce:	2300      	movs	r3, #0
}
 81021d0:	4618      	mov	r0, r3
 81021d2:	370c      	adds	r7, #12
 81021d4:	46bd      	mov	sp, r7
 81021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81021da:	4770      	bx	lr

081021dc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 81021dc:	b480      	push	{r7}
 81021de:	b083      	sub	sp, #12
 81021e0:	af00      	add	r7, sp, #0
 81021e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 81021e4:	687b      	ldr	r3, [r7, #4]
 81021e6:	689b      	ldr	r3, [r3, #8]
 81021e8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 81021ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 81021f0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 81021f4:	687b      	ldr	r3, [r7, #4]
 81021f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 81021f8:	bf00      	nop
 81021fa:	370c      	adds	r7, #12
 81021fc:	46bd      	mov	sp, r7
 81021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102202:	4770      	bx	lr

08102204 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8102204:	b480      	push	{r7}
 8102206:	b083      	sub	sp, #12
 8102208:	af00      	add	r7, sp, #0
 810220a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 810220c:	687b      	ldr	r3, [r7, #4]
 810220e:	689b      	ldr	r3, [r3, #8]
 8102210:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8102214:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8102218:	d101      	bne.n	810221e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 810221a:	2301      	movs	r3, #1
 810221c:	e000      	b.n	8102220 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 810221e:	2300      	movs	r3, #0
}
 8102220:	4618      	mov	r0, r3
 8102222:	370c      	adds	r7, #12
 8102224:	46bd      	mov	sp, r7
 8102226:	f85d 7b04 	ldr.w	r7, [sp], #4
 810222a:	4770      	bx	lr

0810222c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 810222c:	b480      	push	{r7}
 810222e:	b083      	sub	sp, #12
 8102230:	af00      	add	r7, sp, #0
 8102232:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8102234:	687b      	ldr	r3, [r7, #4]
 8102236:	689b      	ldr	r3, [r3, #8]
 8102238:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 810223c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102240:	f043 0201 	orr.w	r2, r3, #1
 8102244:	687b      	ldr	r3, [r7, #4]
 8102246:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8102248:	bf00      	nop
 810224a:	370c      	adds	r7, #12
 810224c:	46bd      	mov	sp, r7
 810224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102252:	4770      	bx	lr

08102254 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8102254:	b480      	push	{r7}
 8102256:	b083      	sub	sp, #12
 8102258:	af00      	add	r7, sp, #0
 810225a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 810225c:	687b      	ldr	r3, [r7, #4]
 810225e:	689b      	ldr	r3, [r3, #8]
 8102260:	f003 0301 	and.w	r3, r3, #1
 8102264:	2b01      	cmp	r3, #1
 8102266:	d101      	bne.n	810226c <LL_ADC_IsEnabled+0x18>
 8102268:	2301      	movs	r3, #1
 810226a:	e000      	b.n	810226e <LL_ADC_IsEnabled+0x1a>
 810226c:	2300      	movs	r3, #0
}
 810226e:	4618      	mov	r0, r3
 8102270:	370c      	adds	r7, #12
 8102272:	46bd      	mov	sp, r7
 8102274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102278:	4770      	bx	lr

0810227a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 810227a:	b480      	push	{r7}
 810227c:	b083      	sub	sp, #12
 810227e:	af00      	add	r7, sp, #0
 8102280:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8102282:	687b      	ldr	r3, [r7, #4]
 8102284:	689b      	ldr	r3, [r3, #8]
 8102286:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 810228a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 810228e:	f043 0204 	orr.w	r2, r3, #4
 8102292:	687b      	ldr	r3, [r7, #4]
 8102294:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8102296:	bf00      	nop
 8102298:	370c      	adds	r7, #12
 810229a:	46bd      	mov	sp, r7
 810229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022a0:	4770      	bx	lr

081022a2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 81022a2:	b480      	push	{r7}
 81022a4:	b083      	sub	sp, #12
 81022a6:	af00      	add	r7, sp, #0
 81022a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 81022aa:	687b      	ldr	r3, [r7, #4]
 81022ac:	689b      	ldr	r3, [r3, #8]
 81022ae:	f003 0304 	and.w	r3, r3, #4
 81022b2:	2b04      	cmp	r3, #4
 81022b4:	d101      	bne.n	81022ba <LL_ADC_REG_IsConversionOngoing+0x18>
 81022b6:	2301      	movs	r3, #1
 81022b8:	e000      	b.n	81022bc <LL_ADC_REG_IsConversionOngoing+0x1a>
 81022ba:	2300      	movs	r3, #0
}
 81022bc:	4618      	mov	r0, r3
 81022be:	370c      	adds	r7, #12
 81022c0:	46bd      	mov	sp, r7
 81022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022c6:	4770      	bx	lr

081022c8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 81022c8:	b480      	push	{r7}
 81022ca:	b083      	sub	sp, #12
 81022cc:	af00      	add	r7, sp, #0
 81022ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 81022d0:	687b      	ldr	r3, [r7, #4]
 81022d2:	689b      	ldr	r3, [r3, #8]
 81022d4:	f003 0308 	and.w	r3, r3, #8
 81022d8:	2b08      	cmp	r3, #8
 81022da:	d101      	bne.n	81022e0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 81022dc:	2301      	movs	r3, #1
 81022de:	e000      	b.n	81022e2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 81022e0:	2300      	movs	r3, #0
}
 81022e2:	4618      	mov	r0, r3
 81022e4:	370c      	adds	r7, #12
 81022e6:	46bd      	mov	sp, r7
 81022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022ec:	4770      	bx	lr
	...

081022f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 81022f0:	b590      	push	{r4, r7, lr}
 81022f2:	b089      	sub	sp, #36	; 0x24
 81022f4:	af00      	add	r7, sp, #0
 81022f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 81022f8:	2300      	movs	r3, #0
 81022fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 81022fc:	2300      	movs	r3, #0
 81022fe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8102300:	687b      	ldr	r3, [r7, #4]
 8102302:	2b00      	cmp	r3, #0
 8102304:	d101      	bne.n	810230a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8102306:	2301      	movs	r3, #1
 8102308:	e18f      	b.n	810262a <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 810230a:	687b      	ldr	r3, [r7, #4]
 810230c:	68db      	ldr	r3, [r3, #12]
 810230e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8102310:	687b      	ldr	r3, [r7, #4]
 8102312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102314:	2b00      	cmp	r3, #0
 8102316:	d109      	bne.n	810232c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8102318:	6878      	ldr	r0, [r7, #4]
 810231a:	f7ff fad5 	bl	81018c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 810231e:	687b      	ldr	r3, [r7, #4]
 8102320:	2200      	movs	r2, #0
 8102322:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8102324:	687b      	ldr	r3, [r7, #4]
 8102326:	2200      	movs	r2, #0
 8102328:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 810232c:	687b      	ldr	r3, [r7, #4]
 810232e:	681b      	ldr	r3, [r3, #0]
 8102330:	4618      	mov	r0, r3
 8102332:	f7ff ff3f 	bl	81021b4 <LL_ADC_IsDeepPowerDownEnabled>
 8102336:	4603      	mov	r3, r0
 8102338:	2b00      	cmp	r3, #0
 810233a:	d004      	beq.n	8102346 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 810233c:	687b      	ldr	r3, [r7, #4]
 810233e:	681b      	ldr	r3, [r3, #0]
 8102340:	4618      	mov	r0, r3
 8102342:	f7ff ff25 	bl	8102190 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8102346:	687b      	ldr	r3, [r7, #4]
 8102348:	681b      	ldr	r3, [r3, #0]
 810234a:	4618      	mov	r0, r3
 810234c:	f7ff ff5a 	bl	8102204 <LL_ADC_IsInternalRegulatorEnabled>
 8102350:	4603      	mov	r3, r0
 8102352:	2b00      	cmp	r3, #0
 8102354:	d114      	bne.n	8102380 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8102356:	687b      	ldr	r3, [r7, #4]
 8102358:	681b      	ldr	r3, [r3, #0]
 810235a:	4618      	mov	r0, r3
 810235c:	f7ff ff3e 	bl	81021dc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8102360:	4b88      	ldr	r3, [pc, #544]	; (8102584 <HAL_ADC_Init+0x294>)
 8102362:	681b      	ldr	r3, [r3, #0]
 8102364:	099b      	lsrs	r3, r3, #6
 8102366:	4a88      	ldr	r2, [pc, #544]	; (8102588 <HAL_ADC_Init+0x298>)
 8102368:	fba2 2303 	umull	r2, r3, r2, r3
 810236c:	099b      	lsrs	r3, r3, #6
 810236e:	3301      	adds	r3, #1
 8102370:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8102372:	e002      	b.n	810237a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8102374:	68bb      	ldr	r3, [r7, #8]
 8102376:	3b01      	subs	r3, #1
 8102378:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 810237a:	68bb      	ldr	r3, [r7, #8]
 810237c:	2b00      	cmp	r3, #0
 810237e:	d1f9      	bne.n	8102374 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8102380:	687b      	ldr	r3, [r7, #4]
 8102382:	681b      	ldr	r3, [r3, #0]
 8102384:	4618      	mov	r0, r3
 8102386:	f7ff ff3d 	bl	8102204 <LL_ADC_IsInternalRegulatorEnabled>
 810238a:	4603      	mov	r3, r0
 810238c:	2b00      	cmp	r3, #0
 810238e:	d10d      	bne.n	81023ac <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102390:	687b      	ldr	r3, [r7, #4]
 8102392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102394:	f043 0210 	orr.w	r2, r3, #16
 8102398:	687b      	ldr	r3, [r7, #4]
 810239a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 810239c:	687b      	ldr	r3, [r7, #4]
 810239e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81023a0:	f043 0201 	orr.w	r2, r3, #1
 81023a4:	687b      	ldr	r3, [r7, #4]
 81023a6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 81023a8:	2301      	movs	r3, #1
 81023aa:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 81023ac:	687b      	ldr	r3, [r7, #4]
 81023ae:	681b      	ldr	r3, [r3, #0]
 81023b0:	4618      	mov	r0, r3
 81023b2:	f7ff ff76 	bl	81022a2 <LL_ADC_REG_IsConversionOngoing>
 81023b6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 81023b8:	687b      	ldr	r3, [r7, #4]
 81023ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81023bc:	f003 0310 	and.w	r3, r3, #16
 81023c0:	2b00      	cmp	r3, #0
 81023c2:	f040 8129 	bne.w	8102618 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 81023c6:	697b      	ldr	r3, [r7, #20]
 81023c8:	2b00      	cmp	r3, #0
 81023ca:	f040 8125 	bne.w	8102618 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 81023ce:	687b      	ldr	r3, [r7, #4]
 81023d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81023d2:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 81023d6:	f043 0202 	orr.w	r2, r3, #2
 81023da:	687b      	ldr	r3, [r7, #4]
 81023dc:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 81023de:	687b      	ldr	r3, [r7, #4]
 81023e0:	681b      	ldr	r3, [r3, #0]
 81023e2:	4618      	mov	r0, r3
 81023e4:	f7ff ff36 	bl	8102254 <LL_ADC_IsEnabled>
 81023e8:	4603      	mov	r3, r0
 81023ea:	2b00      	cmp	r3, #0
 81023ec:	d136      	bne.n	810245c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 81023ee:	687b      	ldr	r3, [r7, #4]
 81023f0:	681b      	ldr	r3, [r3, #0]
 81023f2:	4a66      	ldr	r2, [pc, #408]	; (810258c <HAL_ADC_Init+0x29c>)
 81023f4:	4293      	cmp	r3, r2
 81023f6:	d004      	beq.n	8102402 <HAL_ADC_Init+0x112>
 81023f8:	687b      	ldr	r3, [r7, #4]
 81023fa:	681b      	ldr	r3, [r3, #0]
 81023fc:	4a64      	ldr	r2, [pc, #400]	; (8102590 <HAL_ADC_Init+0x2a0>)
 81023fe:	4293      	cmp	r3, r2
 8102400:	d10e      	bne.n	8102420 <HAL_ADC_Init+0x130>
 8102402:	4862      	ldr	r0, [pc, #392]	; (810258c <HAL_ADC_Init+0x29c>)
 8102404:	f7ff ff26 	bl	8102254 <LL_ADC_IsEnabled>
 8102408:	4604      	mov	r4, r0
 810240a:	4861      	ldr	r0, [pc, #388]	; (8102590 <HAL_ADC_Init+0x2a0>)
 810240c:	f7ff ff22 	bl	8102254 <LL_ADC_IsEnabled>
 8102410:	4603      	mov	r3, r0
 8102412:	4323      	orrs	r3, r4
 8102414:	2b00      	cmp	r3, #0
 8102416:	bf0c      	ite	eq
 8102418:	2301      	moveq	r3, #1
 810241a:	2300      	movne	r3, #0
 810241c:	b2db      	uxtb	r3, r3
 810241e:	e008      	b.n	8102432 <HAL_ADC_Init+0x142>
 8102420:	485c      	ldr	r0, [pc, #368]	; (8102594 <HAL_ADC_Init+0x2a4>)
 8102422:	f7ff ff17 	bl	8102254 <LL_ADC_IsEnabled>
 8102426:	4603      	mov	r3, r0
 8102428:	2b00      	cmp	r3, #0
 810242a:	bf0c      	ite	eq
 810242c:	2301      	moveq	r3, #1
 810242e:	2300      	movne	r3, #0
 8102430:	b2db      	uxtb	r3, r3
 8102432:	2b00      	cmp	r3, #0
 8102434:	d012      	beq.n	810245c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8102436:	687b      	ldr	r3, [r7, #4]
 8102438:	681b      	ldr	r3, [r3, #0]
 810243a:	4a54      	ldr	r2, [pc, #336]	; (810258c <HAL_ADC_Init+0x29c>)
 810243c:	4293      	cmp	r3, r2
 810243e:	d004      	beq.n	810244a <HAL_ADC_Init+0x15a>
 8102440:	687b      	ldr	r3, [r7, #4]
 8102442:	681b      	ldr	r3, [r3, #0]
 8102444:	4a52      	ldr	r2, [pc, #328]	; (8102590 <HAL_ADC_Init+0x2a0>)
 8102446:	4293      	cmp	r3, r2
 8102448:	d101      	bne.n	810244e <HAL_ADC_Init+0x15e>
 810244a:	4a53      	ldr	r2, [pc, #332]	; (8102598 <HAL_ADC_Init+0x2a8>)
 810244c:	e000      	b.n	8102450 <HAL_ADC_Init+0x160>
 810244e:	4a53      	ldr	r2, [pc, #332]	; (810259c <HAL_ADC_Init+0x2ac>)
 8102450:	687b      	ldr	r3, [r7, #4]
 8102452:	685b      	ldr	r3, [r3, #4]
 8102454:	4619      	mov	r1, r3
 8102456:	4610      	mov	r0, r2
 8102458:	f7ff fd68 	bl	8101f2c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 810245c:	f7ff fd5a 	bl	8101f14 <HAL_GetREVID>
 8102460:	4603      	mov	r3, r0
 8102462:	f241 0203 	movw	r2, #4099	; 0x1003
 8102466:	4293      	cmp	r3, r2
 8102468:	d914      	bls.n	8102494 <HAL_ADC_Init+0x1a4>
 810246a:	687b      	ldr	r3, [r7, #4]
 810246c:	689b      	ldr	r3, [r3, #8]
 810246e:	2b10      	cmp	r3, #16
 8102470:	d110      	bne.n	8102494 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102472:	687b      	ldr	r3, [r7, #4]
 8102474:	7d5b      	ldrb	r3, [r3, #21]
 8102476:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8102478:	687b      	ldr	r3, [r7, #4]
 810247a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 810247c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 810247e:	687b      	ldr	r3, [r7, #4]
 8102480:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8102482:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8102484:	687b      	ldr	r3, [r7, #4]
 8102486:	7f1b      	ldrb	r3, [r3, #28]
 8102488:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 810248a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 810248c:	f043 030c 	orr.w	r3, r3, #12
 8102490:	61bb      	str	r3, [r7, #24]
 8102492:	e00d      	b.n	81024b0 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102494:	687b      	ldr	r3, [r7, #4]
 8102496:	7d5b      	ldrb	r3, [r3, #21]
 8102498:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 810249a:	687b      	ldr	r3, [r7, #4]
 810249c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 810249e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 81024a0:	687b      	ldr	r3, [r7, #4]
 81024a2:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 81024a4:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 81024a6:	687b      	ldr	r3, [r7, #4]
 81024a8:	7f1b      	ldrb	r3, [r3, #28]
 81024aa:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 81024ac:	4313      	orrs	r3, r2
 81024ae:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 81024b0:	687b      	ldr	r3, [r7, #4]
 81024b2:	7f1b      	ldrb	r3, [r3, #28]
 81024b4:	2b01      	cmp	r3, #1
 81024b6:	d106      	bne.n	81024c6 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 81024b8:	687b      	ldr	r3, [r7, #4]
 81024ba:	6a1b      	ldr	r3, [r3, #32]
 81024bc:	3b01      	subs	r3, #1
 81024be:	045b      	lsls	r3, r3, #17
 81024c0:	69ba      	ldr	r2, [r7, #24]
 81024c2:	4313      	orrs	r3, r2
 81024c4:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 81024c6:	687b      	ldr	r3, [r7, #4]
 81024c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81024ca:	2b00      	cmp	r3, #0
 81024cc:	d009      	beq.n	81024e2 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 81024ce:	687b      	ldr	r3, [r7, #4]
 81024d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81024d2:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 81024d6:	687b      	ldr	r3, [r7, #4]
 81024d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81024da:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 81024dc:	69ba      	ldr	r2, [r7, #24]
 81024de:	4313      	orrs	r3, r2
 81024e0:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 81024e2:	687b      	ldr	r3, [r7, #4]
 81024e4:	681b      	ldr	r3, [r3, #0]
 81024e6:	68da      	ldr	r2, [r3, #12]
 81024e8:	4b2d      	ldr	r3, [pc, #180]	; (81025a0 <HAL_ADC_Init+0x2b0>)
 81024ea:	4013      	ands	r3, r2
 81024ec:	687a      	ldr	r2, [r7, #4]
 81024ee:	6812      	ldr	r2, [r2, #0]
 81024f0:	69b9      	ldr	r1, [r7, #24]
 81024f2:	430b      	orrs	r3, r1
 81024f4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 81024f6:	687b      	ldr	r3, [r7, #4]
 81024f8:	681b      	ldr	r3, [r3, #0]
 81024fa:	4618      	mov	r0, r3
 81024fc:	f7ff fed1 	bl	81022a2 <LL_ADC_REG_IsConversionOngoing>
 8102500:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8102502:	687b      	ldr	r3, [r7, #4]
 8102504:	681b      	ldr	r3, [r3, #0]
 8102506:	4618      	mov	r0, r3
 8102508:	f7ff fede 	bl	81022c8 <LL_ADC_INJ_IsConversionOngoing>
 810250c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 810250e:	693b      	ldr	r3, [r7, #16]
 8102510:	2b00      	cmp	r3, #0
 8102512:	d15f      	bne.n	81025d4 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8102514:	68fb      	ldr	r3, [r7, #12]
 8102516:	2b00      	cmp	r3, #0
 8102518:	d15c      	bne.n	81025d4 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 810251a:	687b      	ldr	r3, [r7, #4]
 810251c:	7d1b      	ldrb	r3, [r3, #20]
 810251e:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8102520:	687b      	ldr	r3, [r7, #4]
 8102522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8102524:	4313      	orrs	r3, r2
 8102526:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8102528:	687b      	ldr	r3, [r7, #4]
 810252a:	681b      	ldr	r3, [r3, #0]
 810252c:	68db      	ldr	r3, [r3, #12]
 810252e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8102532:	f023 0303 	bic.w	r3, r3, #3
 8102536:	687a      	ldr	r2, [r7, #4]
 8102538:	6812      	ldr	r2, [r2, #0]
 810253a:	69b9      	ldr	r1, [r7, #24]
 810253c:	430b      	orrs	r3, r1
 810253e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8102540:	687b      	ldr	r3, [r7, #4]
 8102542:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8102546:	2b01      	cmp	r3, #1
 8102548:	d12e      	bne.n	81025a8 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 810254a:	687b      	ldr	r3, [r7, #4]
 810254c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810254e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8102550:	687b      	ldr	r3, [r7, #4]
 8102552:	681b      	ldr	r3, [r3, #0]
 8102554:	691a      	ldr	r2, [r3, #16]
 8102556:	4b13      	ldr	r3, [pc, #76]	; (81025a4 <HAL_ADC_Init+0x2b4>)
 8102558:	4013      	ands	r3, r2
 810255a:	687a      	ldr	r2, [r7, #4]
 810255c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 810255e:	3a01      	subs	r2, #1
 8102560:	0411      	lsls	r1, r2, #16
 8102562:	687a      	ldr	r2, [r7, #4]
 8102564:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8102566:	4311      	orrs	r1, r2
 8102568:	687a      	ldr	r2, [r7, #4]
 810256a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 810256c:	4311      	orrs	r1, r2
 810256e:	687a      	ldr	r2, [r7, #4]
 8102570:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8102572:	430a      	orrs	r2, r1
 8102574:	431a      	orrs	r2, r3
 8102576:	687b      	ldr	r3, [r7, #4]
 8102578:	681b      	ldr	r3, [r3, #0]
 810257a:	f042 0201 	orr.w	r2, r2, #1
 810257e:	611a      	str	r2, [r3, #16]
 8102580:	e01a      	b.n	81025b8 <HAL_ADC_Init+0x2c8>
 8102582:	bf00      	nop
 8102584:	10000000 	.word	0x10000000
 8102588:	053e2d63 	.word	0x053e2d63
 810258c:	40022000 	.word	0x40022000
 8102590:	40022100 	.word	0x40022100
 8102594:	58026000 	.word	0x58026000
 8102598:	40022300 	.word	0x40022300
 810259c:	58026300 	.word	0x58026300
 81025a0:	fff0c003 	.word	0xfff0c003
 81025a4:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 81025a8:	687b      	ldr	r3, [r7, #4]
 81025aa:	681b      	ldr	r3, [r3, #0]
 81025ac:	691a      	ldr	r2, [r3, #16]
 81025ae:	687b      	ldr	r3, [r7, #4]
 81025b0:	681b      	ldr	r3, [r3, #0]
 81025b2:	f022 0201 	bic.w	r2, r2, #1
 81025b6:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 81025b8:	687b      	ldr	r3, [r7, #4]
 81025ba:	681b      	ldr	r3, [r3, #0]
 81025bc:	691b      	ldr	r3, [r3, #16]
 81025be:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 81025c2:	687b      	ldr	r3, [r7, #4]
 81025c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 81025c6:	687b      	ldr	r3, [r7, #4]
 81025c8:	681b      	ldr	r3, [r3, #0]
 81025ca:	430a      	orrs	r2, r1
 81025cc:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 81025ce:	6878      	ldr	r0, [r7, #4]
 81025d0:	f000 fdd6 	bl	8103180 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 81025d4:	687b      	ldr	r3, [r7, #4]
 81025d6:	68db      	ldr	r3, [r3, #12]
 81025d8:	2b01      	cmp	r3, #1
 81025da:	d10c      	bne.n	81025f6 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 81025dc:	687b      	ldr	r3, [r7, #4]
 81025de:	681b      	ldr	r3, [r3, #0]
 81025e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81025e2:	f023 010f 	bic.w	r1, r3, #15
 81025e6:	687b      	ldr	r3, [r7, #4]
 81025e8:	699b      	ldr	r3, [r3, #24]
 81025ea:	1e5a      	subs	r2, r3, #1
 81025ec:	687b      	ldr	r3, [r7, #4]
 81025ee:	681b      	ldr	r3, [r3, #0]
 81025f0:	430a      	orrs	r2, r1
 81025f2:	631a      	str	r2, [r3, #48]	; 0x30
 81025f4:	e007      	b.n	8102606 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 81025f6:	687b      	ldr	r3, [r7, #4]
 81025f8:	681b      	ldr	r3, [r3, #0]
 81025fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81025fc:	687b      	ldr	r3, [r7, #4]
 81025fe:	681b      	ldr	r3, [r3, #0]
 8102600:	f022 020f 	bic.w	r2, r2, #15
 8102604:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8102606:	687b      	ldr	r3, [r7, #4]
 8102608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810260a:	f023 0303 	bic.w	r3, r3, #3
 810260e:	f043 0201 	orr.w	r2, r3, #1
 8102612:	687b      	ldr	r3, [r7, #4]
 8102614:	655a      	str	r2, [r3, #84]	; 0x54
 8102616:	e007      	b.n	8102628 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102618:	687b      	ldr	r3, [r7, #4]
 810261a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810261c:	f043 0210 	orr.w	r2, r3, #16
 8102620:	687b      	ldr	r3, [r7, #4]
 8102622:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8102624:	2301      	movs	r3, #1
 8102626:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8102628:	7ffb      	ldrb	r3, [r7, #31]
}
 810262a:	4618      	mov	r0, r3
 810262c:	3724      	adds	r7, #36	; 0x24
 810262e:	46bd      	mov	sp, r7
 8102630:	bd90      	pop	{r4, r7, pc}
 8102632:	bf00      	nop

08102634 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8102634:	b580      	push	{r7, lr}
 8102636:	b086      	sub	sp, #24
 8102638:	af00      	add	r7, sp, #0
 810263a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 810263c:	687b      	ldr	r3, [r7, #4]
 810263e:	681b      	ldr	r3, [r3, #0]
 8102640:	4a5d      	ldr	r2, [pc, #372]	; (81027b8 <HAL_ADC_Start+0x184>)
 8102642:	4293      	cmp	r3, r2
 8102644:	d004      	beq.n	8102650 <HAL_ADC_Start+0x1c>
 8102646:	687b      	ldr	r3, [r7, #4]
 8102648:	681b      	ldr	r3, [r3, #0]
 810264a:	4a5c      	ldr	r2, [pc, #368]	; (81027bc <HAL_ADC_Start+0x188>)
 810264c:	4293      	cmp	r3, r2
 810264e:	d101      	bne.n	8102654 <HAL_ADC_Start+0x20>
 8102650:	4b5b      	ldr	r3, [pc, #364]	; (81027c0 <HAL_ADC_Start+0x18c>)
 8102652:	e000      	b.n	8102656 <HAL_ADC_Start+0x22>
 8102654:	4b5b      	ldr	r3, [pc, #364]	; (81027c4 <HAL_ADC_Start+0x190>)
 8102656:	4618      	mov	r0, r3
 8102658:	f7ff fd7e 	bl	8102158 <LL_ADC_GetMultimode>
 810265c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 810265e:	687b      	ldr	r3, [r7, #4]
 8102660:	681b      	ldr	r3, [r3, #0]
 8102662:	4618      	mov	r0, r3
 8102664:	f7ff fe1d 	bl	81022a2 <LL_ADC_REG_IsConversionOngoing>
 8102668:	4603      	mov	r3, r0
 810266a:	2b00      	cmp	r3, #0
 810266c:	f040 809c 	bne.w	81027a8 <HAL_ADC_Start+0x174>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8102670:	687b      	ldr	r3, [r7, #4]
 8102672:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8102676:	2b01      	cmp	r3, #1
 8102678:	d101      	bne.n	810267e <HAL_ADC_Start+0x4a>
 810267a:	2302      	movs	r3, #2
 810267c:	e097      	b.n	81027ae <HAL_ADC_Start+0x17a>
 810267e:	687b      	ldr	r3, [r7, #4]
 8102680:	2201      	movs	r2, #1
 8102682:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8102686:	6878      	ldr	r0, [r7, #4]
 8102688:	f000 fcf0 	bl	810306c <ADC_Enable>
 810268c:	4603      	mov	r3, r0
 810268e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8102690:	7dfb      	ldrb	r3, [r7, #23]
 8102692:	2b00      	cmp	r3, #0
 8102694:	f040 8083 	bne.w	810279e <HAL_ADC_Start+0x16a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8102698:	687b      	ldr	r3, [r7, #4]
 810269a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810269c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81026a0:	f023 0301 	bic.w	r3, r3, #1
 81026a4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81026a8:	687b      	ldr	r3, [r7, #4]
 81026aa:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 81026ac:	687b      	ldr	r3, [r7, #4]
 81026ae:	681b      	ldr	r3, [r3, #0]
 81026b0:	4a42      	ldr	r2, [pc, #264]	; (81027bc <HAL_ADC_Start+0x188>)
 81026b2:	4293      	cmp	r3, r2
 81026b4:	d002      	beq.n	81026bc <HAL_ADC_Start+0x88>
 81026b6:	687b      	ldr	r3, [r7, #4]
 81026b8:	681b      	ldr	r3, [r3, #0]
 81026ba:	e000      	b.n	81026be <HAL_ADC_Start+0x8a>
 81026bc:	4b3e      	ldr	r3, [pc, #248]	; (81027b8 <HAL_ADC_Start+0x184>)
 81026be:	687a      	ldr	r2, [r7, #4]
 81026c0:	6812      	ldr	r2, [r2, #0]
 81026c2:	4293      	cmp	r3, r2
 81026c4:	d002      	beq.n	81026cc <HAL_ADC_Start+0x98>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 81026c6:	693b      	ldr	r3, [r7, #16]
 81026c8:	2b00      	cmp	r3, #0
 81026ca:	d105      	bne.n	81026d8 <HAL_ADC_Start+0xa4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 81026cc:	687b      	ldr	r3, [r7, #4]
 81026ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81026d0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 81026d4:	687b      	ldr	r3, [r7, #4]
 81026d6:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 81026d8:	687b      	ldr	r3, [r7, #4]
 81026da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81026dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 81026e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81026e4:	d106      	bne.n	81026f4 <HAL_ADC_Start+0xc0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 81026e6:	687b      	ldr	r3, [r7, #4]
 81026e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81026ea:	f023 0206 	bic.w	r2, r3, #6
 81026ee:	687b      	ldr	r3, [r7, #4]
 81026f0:	659a      	str	r2, [r3, #88]	; 0x58
 81026f2:	e002      	b.n	81026fa <HAL_ADC_Start+0xc6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 81026f4:	687b      	ldr	r3, [r7, #4]
 81026f6:	2200      	movs	r2, #0
 81026f8:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 81026fa:	687b      	ldr	r3, [r7, #4]
 81026fc:	681b      	ldr	r3, [r3, #0]
 81026fe:	221c      	movs	r2, #28
 8102700:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8102702:	687b      	ldr	r3, [r7, #4]
 8102704:	2200      	movs	r2, #0
 8102706:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 810270a:	687b      	ldr	r3, [r7, #4]
 810270c:	681b      	ldr	r3, [r3, #0]
 810270e:	4a2b      	ldr	r2, [pc, #172]	; (81027bc <HAL_ADC_Start+0x188>)
 8102710:	4293      	cmp	r3, r2
 8102712:	d002      	beq.n	810271a <HAL_ADC_Start+0xe6>
 8102714:	687b      	ldr	r3, [r7, #4]
 8102716:	681b      	ldr	r3, [r3, #0]
 8102718:	e000      	b.n	810271c <HAL_ADC_Start+0xe8>
 810271a:	4b27      	ldr	r3, [pc, #156]	; (81027b8 <HAL_ADC_Start+0x184>)
 810271c:	687a      	ldr	r2, [r7, #4]
 810271e:	6812      	ldr	r2, [r2, #0]
 8102720:	4293      	cmp	r3, r2
 8102722:	d008      	beq.n	8102736 <HAL_ADC_Start+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8102724:	693b      	ldr	r3, [r7, #16]
 8102726:	2b00      	cmp	r3, #0
 8102728:	d005      	beq.n	8102736 <HAL_ADC_Start+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 810272a:	693b      	ldr	r3, [r7, #16]
 810272c:	2b05      	cmp	r3, #5
 810272e:	d002      	beq.n	8102736 <HAL_ADC_Start+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8102730:	693b      	ldr	r3, [r7, #16]
 8102732:	2b09      	cmp	r3, #9
 8102734:	d114      	bne.n	8102760 <HAL_ADC_Start+0x12c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8102736:	687b      	ldr	r3, [r7, #4]
 8102738:	681b      	ldr	r3, [r3, #0]
 810273a:	68db      	ldr	r3, [r3, #12]
 810273c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8102740:	2b00      	cmp	r3, #0
 8102742:	d007      	beq.n	8102754 <HAL_ADC_Start+0x120>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8102744:	687b      	ldr	r3, [r7, #4]
 8102746:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102748:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 810274c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8102750:	687b      	ldr	r3, [r7, #4]
 8102752:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8102754:	687b      	ldr	r3, [r7, #4]
 8102756:	681b      	ldr	r3, [r3, #0]
 8102758:	4618      	mov	r0, r3
 810275a:	f7ff fd8e 	bl	810227a <LL_ADC_REG_StartConversion>
 810275e:	e025      	b.n	81027ac <HAL_ADC_Start+0x178>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8102760:	687b      	ldr	r3, [r7, #4]
 8102762:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102764:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8102768:	687b      	ldr	r3, [r7, #4]
 810276a:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 810276c:	687b      	ldr	r3, [r7, #4]
 810276e:	681b      	ldr	r3, [r3, #0]
 8102770:	4a12      	ldr	r2, [pc, #72]	; (81027bc <HAL_ADC_Start+0x188>)
 8102772:	4293      	cmp	r3, r2
 8102774:	d002      	beq.n	810277c <HAL_ADC_Start+0x148>
 8102776:	687b      	ldr	r3, [r7, #4]
 8102778:	681b      	ldr	r3, [r3, #0]
 810277a:	e000      	b.n	810277e <HAL_ADC_Start+0x14a>
 810277c:	4b0e      	ldr	r3, [pc, #56]	; (81027b8 <HAL_ADC_Start+0x184>)
 810277e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8102780:	68fb      	ldr	r3, [r7, #12]
 8102782:	68db      	ldr	r3, [r3, #12]
 8102784:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8102788:	2b00      	cmp	r3, #0
 810278a:	d00f      	beq.n	81027ac <HAL_ADC_Start+0x178>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 810278c:	687b      	ldr	r3, [r7, #4]
 810278e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102790:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8102794:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8102798:	687b      	ldr	r3, [r7, #4]
 810279a:	655a      	str	r2, [r3, #84]	; 0x54
 810279c:	e006      	b.n	81027ac <HAL_ADC_Start+0x178>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 810279e:	687b      	ldr	r3, [r7, #4]
 81027a0:	2200      	movs	r2, #0
 81027a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 81027a6:	e001      	b.n	81027ac <HAL_ADC_Start+0x178>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 81027a8:	2302      	movs	r3, #2
 81027aa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 81027ac:	7dfb      	ldrb	r3, [r7, #23]
}
 81027ae:	4618      	mov	r0, r3
 81027b0:	3718      	adds	r7, #24
 81027b2:	46bd      	mov	sp, r7
 81027b4:	bd80      	pop	{r7, pc}
 81027b6:	bf00      	nop
 81027b8:	40022000 	.word	0x40022000
 81027bc:	40022100 	.word	0x40022100
 81027c0:	40022300 	.word	0x40022300
 81027c4:	58026300 	.word	0x58026300

081027c8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 81027c8:	b580      	push	{r7, lr}
 81027ca:	b088      	sub	sp, #32
 81027cc:	af00      	add	r7, sp, #0
 81027ce:	6078      	str	r0, [r7, #4]
 81027d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 81027d2:	687b      	ldr	r3, [r7, #4]
 81027d4:	681b      	ldr	r3, [r3, #0]
 81027d6:	4a72      	ldr	r2, [pc, #456]	; (81029a0 <HAL_ADC_PollForConversion+0x1d8>)
 81027d8:	4293      	cmp	r3, r2
 81027da:	d004      	beq.n	81027e6 <HAL_ADC_PollForConversion+0x1e>
 81027dc:	687b      	ldr	r3, [r7, #4]
 81027de:	681b      	ldr	r3, [r3, #0]
 81027e0:	4a70      	ldr	r2, [pc, #448]	; (81029a4 <HAL_ADC_PollForConversion+0x1dc>)
 81027e2:	4293      	cmp	r3, r2
 81027e4:	d101      	bne.n	81027ea <HAL_ADC_PollForConversion+0x22>
 81027e6:	4b70      	ldr	r3, [pc, #448]	; (81029a8 <HAL_ADC_PollForConversion+0x1e0>)
 81027e8:	e000      	b.n	81027ec <HAL_ADC_PollForConversion+0x24>
 81027ea:	4b70      	ldr	r3, [pc, #448]	; (81029ac <HAL_ADC_PollForConversion+0x1e4>)
 81027ec:	4618      	mov	r0, r3
 81027ee:	f7ff fcb3 	bl	8102158 <LL_ADC_GetMultimode>
 81027f2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 81027f4:	687b      	ldr	r3, [r7, #4]
 81027f6:	691b      	ldr	r3, [r3, #16]
 81027f8:	2b08      	cmp	r3, #8
 81027fa:	d102      	bne.n	8102802 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 81027fc:	2308      	movs	r3, #8
 81027fe:	61fb      	str	r3, [r7, #28]
 8102800:	e037      	b.n	8102872 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8102802:	697b      	ldr	r3, [r7, #20]
 8102804:	2b00      	cmp	r3, #0
 8102806:	d005      	beq.n	8102814 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8102808:	697b      	ldr	r3, [r7, #20]
 810280a:	2b05      	cmp	r3, #5
 810280c:	d002      	beq.n	8102814 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 810280e:	697b      	ldr	r3, [r7, #20]
 8102810:	2b09      	cmp	r3, #9
 8102812:	d111      	bne.n	8102838 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8102814:	687b      	ldr	r3, [r7, #4]
 8102816:	681b      	ldr	r3, [r3, #0]
 8102818:	68db      	ldr	r3, [r3, #12]
 810281a:	f003 0301 	and.w	r3, r3, #1
 810281e:	2b00      	cmp	r3, #0
 8102820:	d007      	beq.n	8102832 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102822:	687b      	ldr	r3, [r7, #4]
 8102824:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102826:	f043 0220 	orr.w	r2, r3, #32
 810282a:	687b      	ldr	r3, [r7, #4]
 810282c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 810282e:	2301      	movs	r3, #1
 8102830:	e0b1      	b.n	8102996 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8102832:	2304      	movs	r3, #4
 8102834:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8102836:	e01c      	b.n	8102872 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8102838:	687b      	ldr	r3, [r7, #4]
 810283a:	681b      	ldr	r3, [r3, #0]
 810283c:	4a58      	ldr	r2, [pc, #352]	; (81029a0 <HAL_ADC_PollForConversion+0x1d8>)
 810283e:	4293      	cmp	r3, r2
 8102840:	d004      	beq.n	810284c <HAL_ADC_PollForConversion+0x84>
 8102842:	687b      	ldr	r3, [r7, #4]
 8102844:	681b      	ldr	r3, [r3, #0]
 8102846:	4a57      	ldr	r2, [pc, #348]	; (81029a4 <HAL_ADC_PollForConversion+0x1dc>)
 8102848:	4293      	cmp	r3, r2
 810284a:	d101      	bne.n	8102850 <HAL_ADC_PollForConversion+0x88>
 810284c:	4b56      	ldr	r3, [pc, #344]	; (81029a8 <HAL_ADC_PollForConversion+0x1e0>)
 810284e:	e000      	b.n	8102852 <HAL_ADC_PollForConversion+0x8a>
 8102850:	4b56      	ldr	r3, [pc, #344]	; (81029ac <HAL_ADC_PollForConversion+0x1e4>)
 8102852:	4618      	mov	r0, r3
 8102854:	f7ff fc8e 	bl	8102174 <LL_ADC_GetMultiDMATransfer>
 8102858:	4603      	mov	r3, r0
 810285a:	2b00      	cmp	r3, #0
 810285c:	d007      	beq.n	810286e <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 810285e:	687b      	ldr	r3, [r7, #4]
 8102860:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102862:	f043 0220 	orr.w	r2, r3, #32
 8102866:	687b      	ldr	r3, [r7, #4]
 8102868:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 810286a:	2301      	movs	r3, #1
 810286c:	e093      	b.n	8102996 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 810286e:	2304      	movs	r3, #4
 8102870:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8102872:	f7ff fb1f 	bl	8101eb4 <HAL_GetTick>
 8102876:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8102878:	e021      	b.n	81028be <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 810287a:	683b      	ldr	r3, [r7, #0]
 810287c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102880:	d01d      	beq.n	81028be <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8102882:	f7ff fb17 	bl	8101eb4 <HAL_GetTick>
 8102886:	4602      	mov	r2, r0
 8102888:	693b      	ldr	r3, [r7, #16]
 810288a:	1ad3      	subs	r3, r2, r3
 810288c:	683a      	ldr	r2, [r7, #0]
 810288e:	429a      	cmp	r2, r3
 8102890:	d302      	bcc.n	8102898 <HAL_ADC_PollForConversion+0xd0>
 8102892:	683b      	ldr	r3, [r7, #0]
 8102894:	2b00      	cmp	r3, #0
 8102896:	d112      	bne.n	81028be <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8102898:	687b      	ldr	r3, [r7, #4]
 810289a:	681b      	ldr	r3, [r3, #0]
 810289c:	681a      	ldr	r2, [r3, #0]
 810289e:	69fb      	ldr	r3, [r7, #28]
 81028a0:	4013      	ands	r3, r2
 81028a2:	2b00      	cmp	r3, #0
 81028a4:	d10b      	bne.n	81028be <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 81028a6:	687b      	ldr	r3, [r7, #4]
 81028a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81028aa:	f043 0204 	orr.w	r2, r3, #4
 81028ae:	687b      	ldr	r3, [r7, #4]
 81028b0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 81028b2:	687b      	ldr	r3, [r7, #4]
 81028b4:	2200      	movs	r2, #0
 81028b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 81028ba:	2303      	movs	r3, #3
 81028bc:	e06b      	b.n	8102996 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 81028be:	687b      	ldr	r3, [r7, #4]
 81028c0:	681b      	ldr	r3, [r3, #0]
 81028c2:	681a      	ldr	r2, [r3, #0]
 81028c4:	69fb      	ldr	r3, [r7, #28]
 81028c6:	4013      	ands	r3, r2
 81028c8:	2b00      	cmp	r3, #0
 81028ca:	d0d6      	beq.n	810287a <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 81028cc:	687b      	ldr	r3, [r7, #4]
 81028ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81028d0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 81028d4:	687b      	ldr	r3, [r7, #4]
 81028d6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 81028d8:	687b      	ldr	r3, [r7, #4]
 81028da:	681b      	ldr	r3, [r3, #0]
 81028dc:	4618      	mov	r0, r3
 81028de:	f7ff fbad 	bl	810203c <LL_ADC_REG_IsTriggerSourceSWStart>
 81028e2:	4603      	mov	r3, r0
 81028e4:	2b00      	cmp	r3, #0
 81028e6:	d01c      	beq.n	8102922 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 81028e8:	687b      	ldr	r3, [r7, #4]
 81028ea:	7d5b      	ldrb	r3, [r3, #21]
 81028ec:	2b00      	cmp	r3, #0
 81028ee:	d118      	bne.n	8102922 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 81028f0:	687b      	ldr	r3, [r7, #4]
 81028f2:	681b      	ldr	r3, [r3, #0]
 81028f4:	681b      	ldr	r3, [r3, #0]
 81028f6:	f003 0308 	and.w	r3, r3, #8
 81028fa:	2b08      	cmp	r3, #8
 81028fc:	d111      	bne.n	8102922 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 81028fe:	687b      	ldr	r3, [r7, #4]
 8102900:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102902:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8102906:	687b      	ldr	r3, [r7, #4]
 8102908:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 810290a:	687b      	ldr	r3, [r7, #4]
 810290c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810290e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8102912:	2b00      	cmp	r3, #0
 8102914:	d105      	bne.n	8102922 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8102916:	687b      	ldr	r3, [r7, #4]
 8102918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810291a:	f043 0201 	orr.w	r2, r3, #1
 810291e:	687b      	ldr	r3, [r7, #4]
 8102920:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8102922:	687b      	ldr	r3, [r7, #4]
 8102924:	681b      	ldr	r3, [r3, #0]
 8102926:	4a1f      	ldr	r2, [pc, #124]	; (81029a4 <HAL_ADC_PollForConversion+0x1dc>)
 8102928:	4293      	cmp	r3, r2
 810292a:	d002      	beq.n	8102932 <HAL_ADC_PollForConversion+0x16a>
 810292c:	687b      	ldr	r3, [r7, #4]
 810292e:	681b      	ldr	r3, [r3, #0]
 8102930:	e000      	b.n	8102934 <HAL_ADC_PollForConversion+0x16c>
 8102932:	4b1b      	ldr	r3, [pc, #108]	; (81029a0 <HAL_ADC_PollForConversion+0x1d8>)
 8102934:	687a      	ldr	r2, [r7, #4]
 8102936:	6812      	ldr	r2, [r2, #0]
 8102938:	4293      	cmp	r3, r2
 810293a:	d008      	beq.n	810294e <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 810293c:	697b      	ldr	r3, [r7, #20]
 810293e:	2b00      	cmp	r3, #0
 8102940:	d005      	beq.n	810294e <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8102942:	697b      	ldr	r3, [r7, #20]
 8102944:	2b05      	cmp	r3, #5
 8102946:	d002      	beq.n	810294e <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8102948:	697b      	ldr	r3, [r7, #20]
 810294a:	2b09      	cmp	r3, #9
 810294c:	d104      	bne.n	8102958 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 810294e:	687b      	ldr	r3, [r7, #4]
 8102950:	681b      	ldr	r3, [r3, #0]
 8102952:	68db      	ldr	r3, [r3, #12]
 8102954:	61bb      	str	r3, [r7, #24]
 8102956:	e00c      	b.n	8102972 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8102958:	687b      	ldr	r3, [r7, #4]
 810295a:	681b      	ldr	r3, [r3, #0]
 810295c:	4a11      	ldr	r2, [pc, #68]	; (81029a4 <HAL_ADC_PollForConversion+0x1dc>)
 810295e:	4293      	cmp	r3, r2
 8102960:	d002      	beq.n	8102968 <HAL_ADC_PollForConversion+0x1a0>
 8102962:	687b      	ldr	r3, [r7, #4]
 8102964:	681b      	ldr	r3, [r3, #0]
 8102966:	e000      	b.n	810296a <HAL_ADC_PollForConversion+0x1a2>
 8102968:	4b0d      	ldr	r3, [pc, #52]	; (81029a0 <HAL_ADC_PollForConversion+0x1d8>)
 810296a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 810296c:	68fb      	ldr	r3, [r7, #12]
 810296e:	68db      	ldr	r3, [r3, #12]
 8102970:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8102972:	69fb      	ldr	r3, [r7, #28]
 8102974:	2b08      	cmp	r3, #8
 8102976:	d104      	bne.n	8102982 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8102978:	687b      	ldr	r3, [r7, #4]
 810297a:	681b      	ldr	r3, [r3, #0]
 810297c:	2208      	movs	r2, #8
 810297e:	601a      	str	r2, [r3, #0]
 8102980:	e008      	b.n	8102994 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8102982:	69bb      	ldr	r3, [r7, #24]
 8102984:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8102988:	2b00      	cmp	r3, #0
 810298a:	d103      	bne.n	8102994 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 810298c:	687b      	ldr	r3, [r7, #4]
 810298e:	681b      	ldr	r3, [r3, #0]
 8102990:	220c      	movs	r2, #12
 8102992:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8102994:	2300      	movs	r3, #0
}
 8102996:	4618      	mov	r0, r3
 8102998:	3720      	adds	r7, #32
 810299a:	46bd      	mov	sp, r7
 810299c:	bd80      	pop	{r7, pc}
 810299e:	bf00      	nop
 81029a0:	40022000 	.word	0x40022000
 81029a4:	40022100 	.word	0x40022100
 81029a8:	40022300 	.word	0x40022300
 81029ac:	58026300 	.word	0x58026300

081029b0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 81029b0:	b480      	push	{r7}
 81029b2:	b083      	sub	sp, #12
 81029b4:	af00      	add	r7, sp, #0
 81029b6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 81029b8:	687b      	ldr	r3, [r7, #4]
 81029ba:	681b      	ldr	r3, [r3, #0]
 81029bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 81029be:	4618      	mov	r0, r3
 81029c0:	370c      	adds	r7, #12
 81029c2:	46bd      	mov	sp, r7
 81029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81029c8:	4770      	bx	lr
	...

081029cc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 81029cc:	b590      	push	{r4, r7, lr}
 81029ce:	b0a1      	sub	sp, #132	; 0x84
 81029d0:	af00      	add	r7, sp, #0
 81029d2:	6078      	str	r0, [r7, #4]
 81029d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 81029d6:	2300      	movs	r3, #0
 81029d8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 81029dc:	2300      	movs	r3, #0
 81029de:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 81029e0:	683b      	ldr	r3, [r7, #0]
 81029e2:	68db      	ldr	r3, [r3, #12]
 81029e4:	4a9d      	ldr	r2, [pc, #628]	; (8102c5c <HAL_ADC_ConfigChannel+0x290>)
 81029e6:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 81029e8:	687b      	ldr	r3, [r7, #4]
 81029ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 81029ee:	2b01      	cmp	r3, #1
 81029f0:	d101      	bne.n	81029f6 <HAL_ADC_ConfigChannel+0x2a>
 81029f2:	2302      	movs	r3, #2
 81029f4:	e321      	b.n	810303a <HAL_ADC_ConfigChannel+0x66e>
 81029f6:	687b      	ldr	r3, [r7, #4]
 81029f8:	2201      	movs	r2, #1
 81029fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 81029fe:	687b      	ldr	r3, [r7, #4]
 8102a00:	681b      	ldr	r3, [r3, #0]
 8102a02:	4618      	mov	r0, r3
 8102a04:	f7ff fc4d 	bl	81022a2 <LL_ADC_REG_IsConversionOngoing>
 8102a08:	4603      	mov	r3, r0
 8102a0a:	2b00      	cmp	r3, #0
 8102a0c:	f040 8306 	bne.w	810301c <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8102a10:	683b      	ldr	r3, [r7, #0]
 8102a12:	681b      	ldr	r3, [r3, #0]
 8102a14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102a18:	2b00      	cmp	r3, #0
 8102a1a:	d108      	bne.n	8102a2e <HAL_ADC_ConfigChannel+0x62>
 8102a1c:	683b      	ldr	r3, [r7, #0]
 8102a1e:	681b      	ldr	r3, [r3, #0]
 8102a20:	0e9b      	lsrs	r3, r3, #26
 8102a22:	f003 031f 	and.w	r3, r3, #31
 8102a26:	2201      	movs	r2, #1
 8102a28:	fa02 f303 	lsl.w	r3, r2, r3
 8102a2c:	e016      	b.n	8102a5c <HAL_ADC_ConfigChannel+0x90>
 8102a2e:	683b      	ldr	r3, [r7, #0]
 8102a30:	681b      	ldr	r3, [r3, #0]
 8102a32:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102a34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8102a36:	fa93 f3a3 	rbit	r3, r3
 8102a3a:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8102a3c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8102a3e:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8102a40:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8102a42:	2b00      	cmp	r3, #0
 8102a44:	d101      	bne.n	8102a4a <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8102a46:	2320      	movs	r3, #32
 8102a48:	e003      	b.n	8102a52 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8102a4a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8102a4c:	fab3 f383 	clz	r3, r3
 8102a50:	b2db      	uxtb	r3, r3
 8102a52:	f003 031f 	and.w	r3, r3, #31
 8102a56:	2201      	movs	r2, #1
 8102a58:	fa02 f303 	lsl.w	r3, r2, r3
 8102a5c:	687a      	ldr	r2, [r7, #4]
 8102a5e:	6812      	ldr	r2, [r2, #0]
 8102a60:	69d1      	ldr	r1, [r2, #28]
 8102a62:	687a      	ldr	r2, [r7, #4]
 8102a64:	6812      	ldr	r2, [r2, #0]
 8102a66:	430b      	orrs	r3, r1
 8102a68:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8102a6a:	687b      	ldr	r3, [r7, #4]
 8102a6c:	6818      	ldr	r0, [r3, #0]
 8102a6e:	683b      	ldr	r3, [r7, #0]
 8102a70:	6859      	ldr	r1, [r3, #4]
 8102a72:	683b      	ldr	r3, [r7, #0]
 8102a74:	681b      	ldr	r3, [r3, #0]
 8102a76:	461a      	mov	r2, r3
 8102a78:	f7ff faf3 	bl	8102062 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102a7c:	687b      	ldr	r3, [r7, #4]
 8102a7e:	681b      	ldr	r3, [r3, #0]
 8102a80:	4618      	mov	r0, r3
 8102a82:	f7ff fc0e 	bl	81022a2 <LL_ADC_REG_IsConversionOngoing>
 8102a86:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8102a88:	687b      	ldr	r3, [r7, #4]
 8102a8a:	681b      	ldr	r3, [r3, #0]
 8102a8c:	4618      	mov	r0, r3
 8102a8e:	f7ff fc1b 	bl	81022c8 <LL_ADC_INJ_IsConversionOngoing>
 8102a92:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8102a94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8102a96:	2b00      	cmp	r3, #0
 8102a98:	f040 80b3 	bne.w	8102c02 <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8102a9c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8102a9e:	2b00      	cmp	r3, #0
 8102aa0:	f040 80af 	bne.w	8102c02 <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8102aa4:	687b      	ldr	r3, [r7, #4]
 8102aa6:	6818      	ldr	r0, [r3, #0]
 8102aa8:	683b      	ldr	r3, [r7, #0]
 8102aaa:	6819      	ldr	r1, [r3, #0]
 8102aac:	683b      	ldr	r3, [r7, #0]
 8102aae:	689b      	ldr	r3, [r3, #8]
 8102ab0:	461a      	mov	r2, r3
 8102ab2:	f7ff fb02 	bl	81020ba <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8102ab6:	4b6a      	ldr	r3, [pc, #424]	; (8102c60 <HAL_ADC_ConfigChannel+0x294>)
 8102ab8:	681b      	ldr	r3, [r3, #0]
 8102aba:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8102abe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8102ac2:	d10b      	bne.n	8102adc <HAL_ADC_ConfigChannel+0x110>
 8102ac4:	683b      	ldr	r3, [r7, #0]
 8102ac6:	695a      	ldr	r2, [r3, #20]
 8102ac8:	687b      	ldr	r3, [r7, #4]
 8102aca:	681b      	ldr	r3, [r3, #0]
 8102acc:	68db      	ldr	r3, [r3, #12]
 8102ace:	089b      	lsrs	r3, r3, #2
 8102ad0:	f003 0307 	and.w	r3, r3, #7
 8102ad4:	005b      	lsls	r3, r3, #1
 8102ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8102ada:	e01d      	b.n	8102b18 <HAL_ADC_ConfigChannel+0x14c>
 8102adc:	687b      	ldr	r3, [r7, #4]
 8102ade:	681b      	ldr	r3, [r3, #0]
 8102ae0:	68db      	ldr	r3, [r3, #12]
 8102ae2:	f003 0310 	and.w	r3, r3, #16
 8102ae6:	2b00      	cmp	r3, #0
 8102ae8:	d10b      	bne.n	8102b02 <HAL_ADC_ConfigChannel+0x136>
 8102aea:	683b      	ldr	r3, [r7, #0]
 8102aec:	695a      	ldr	r2, [r3, #20]
 8102aee:	687b      	ldr	r3, [r7, #4]
 8102af0:	681b      	ldr	r3, [r3, #0]
 8102af2:	68db      	ldr	r3, [r3, #12]
 8102af4:	089b      	lsrs	r3, r3, #2
 8102af6:	f003 0307 	and.w	r3, r3, #7
 8102afa:	005b      	lsls	r3, r3, #1
 8102afc:	fa02 f303 	lsl.w	r3, r2, r3
 8102b00:	e00a      	b.n	8102b18 <HAL_ADC_ConfigChannel+0x14c>
 8102b02:	683b      	ldr	r3, [r7, #0]
 8102b04:	695a      	ldr	r2, [r3, #20]
 8102b06:	687b      	ldr	r3, [r7, #4]
 8102b08:	681b      	ldr	r3, [r3, #0]
 8102b0a:	68db      	ldr	r3, [r3, #12]
 8102b0c:	089b      	lsrs	r3, r3, #2
 8102b0e:	f003 0304 	and.w	r3, r3, #4
 8102b12:	005b      	lsls	r3, r3, #1
 8102b14:	fa02 f303 	lsl.w	r3, r2, r3
 8102b18:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8102b1a:	683b      	ldr	r3, [r7, #0]
 8102b1c:	691b      	ldr	r3, [r3, #16]
 8102b1e:	2b04      	cmp	r3, #4
 8102b20:	d027      	beq.n	8102b72 <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8102b22:	687b      	ldr	r3, [r7, #4]
 8102b24:	6818      	ldr	r0, [r3, #0]
 8102b26:	683b      	ldr	r3, [r7, #0]
 8102b28:	6919      	ldr	r1, [r3, #16]
 8102b2a:	683b      	ldr	r3, [r7, #0]
 8102b2c:	681a      	ldr	r2, [r3, #0]
 8102b2e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8102b30:	f7ff fa30 	bl	8101f94 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8102b34:	687b      	ldr	r3, [r7, #4]
 8102b36:	6818      	ldr	r0, [r3, #0]
 8102b38:	683b      	ldr	r3, [r7, #0]
 8102b3a:	6919      	ldr	r1, [r3, #16]
 8102b3c:	683b      	ldr	r3, [r7, #0]
 8102b3e:	7e5b      	ldrb	r3, [r3, #25]
 8102b40:	2b01      	cmp	r3, #1
 8102b42:	d102      	bne.n	8102b4a <HAL_ADC_ConfigChannel+0x17e>
 8102b44:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8102b48:	e000      	b.n	8102b4c <HAL_ADC_ConfigChannel+0x180>
 8102b4a:	2300      	movs	r3, #0
 8102b4c:	461a      	mov	r2, r3
 8102b4e:	f7ff fa5a 	bl	8102006 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8102b52:	687b      	ldr	r3, [r7, #4]
 8102b54:	6818      	ldr	r0, [r3, #0]
 8102b56:	683b      	ldr	r3, [r7, #0]
 8102b58:	6919      	ldr	r1, [r3, #16]
 8102b5a:	683b      	ldr	r3, [r7, #0]
 8102b5c:	7e1b      	ldrb	r3, [r3, #24]
 8102b5e:	2b01      	cmp	r3, #1
 8102b60:	d102      	bne.n	8102b68 <HAL_ADC_ConfigChannel+0x19c>
 8102b62:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8102b66:	e000      	b.n	8102b6a <HAL_ADC_ConfigChannel+0x19e>
 8102b68:	2300      	movs	r3, #0
 8102b6a:	461a      	mov	r2, r3
 8102b6c:	f7ff fa32 	bl	8101fd4 <LL_ADC_SetDataRightShift>
 8102b70:	e047      	b.n	8102c02 <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102b72:	687b      	ldr	r3, [r7, #4]
 8102b74:	681b      	ldr	r3, [r3, #0]
 8102b76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102b78:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102b7c:	683b      	ldr	r3, [r7, #0]
 8102b7e:	681b      	ldr	r3, [r3, #0]
 8102b80:	069b      	lsls	r3, r3, #26
 8102b82:	429a      	cmp	r2, r3
 8102b84:	d107      	bne.n	8102b96 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8102b86:	687b      	ldr	r3, [r7, #4]
 8102b88:	681b      	ldr	r3, [r3, #0]
 8102b8a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8102b8c:	687b      	ldr	r3, [r7, #4]
 8102b8e:	681b      	ldr	r3, [r3, #0]
 8102b90:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102b94:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102b96:	687b      	ldr	r3, [r7, #4]
 8102b98:	681b      	ldr	r3, [r3, #0]
 8102b9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102b9c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102ba0:	683b      	ldr	r3, [r7, #0]
 8102ba2:	681b      	ldr	r3, [r3, #0]
 8102ba4:	069b      	lsls	r3, r3, #26
 8102ba6:	429a      	cmp	r2, r3
 8102ba8:	d107      	bne.n	8102bba <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8102baa:	687b      	ldr	r3, [r7, #4]
 8102bac:	681b      	ldr	r3, [r3, #0]
 8102bae:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8102bb0:	687b      	ldr	r3, [r7, #4]
 8102bb2:	681b      	ldr	r3, [r3, #0]
 8102bb4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102bb8:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102bba:	687b      	ldr	r3, [r7, #4]
 8102bbc:	681b      	ldr	r3, [r3, #0]
 8102bbe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8102bc0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102bc4:	683b      	ldr	r3, [r7, #0]
 8102bc6:	681b      	ldr	r3, [r3, #0]
 8102bc8:	069b      	lsls	r3, r3, #26
 8102bca:	429a      	cmp	r2, r3
 8102bcc:	d107      	bne.n	8102bde <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8102bce:	687b      	ldr	r3, [r7, #4]
 8102bd0:	681b      	ldr	r3, [r3, #0]
 8102bd2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8102bd4:	687b      	ldr	r3, [r7, #4]
 8102bd6:	681b      	ldr	r3, [r3, #0]
 8102bd8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102bdc:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102bde:	687b      	ldr	r3, [r7, #4]
 8102be0:	681b      	ldr	r3, [r3, #0]
 8102be2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102be4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102be8:	683b      	ldr	r3, [r7, #0]
 8102bea:	681b      	ldr	r3, [r3, #0]
 8102bec:	069b      	lsls	r3, r3, #26
 8102bee:	429a      	cmp	r2, r3
 8102bf0:	d107      	bne.n	8102c02 <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8102bf2:	687b      	ldr	r3, [r7, #4]
 8102bf4:	681b      	ldr	r3, [r3, #0]
 8102bf6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8102bf8:	687b      	ldr	r3, [r7, #4]
 8102bfa:	681b      	ldr	r3, [r3, #0]
 8102bfc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102c00:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102c02:	687b      	ldr	r3, [r7, #4]
 8102c04:	681b      	ldr	r3, [r3, #0]
 8102c06:	4618      	mov	r0, r3
 8102c08:	f7ff fb24 	bl	8102254 <LL_ADC_IsEnabled>
 8102c0c:	4603      	mov	r3, r0
 8102c0e:	2b00      	cmp	r3, #0
 8102c10:	f040 820d 	bne.w	810302e <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8102c14:	687b      	ldr	r3, [r7, #4]
 8102c16:	6818      	ldr	r0, [r3, #0]
 8102c18:	683b      	ldr	r3, [r7, #0]
 8102c1a:	6819      	ldr	r1, [r3, #0]
 8102c1c:	683b      	ldr	r3, [r7, #0]
 8102c1e:	68db      	ldr	r3, [r3, #12]
 8102c20:	461a      	mov	r2, r3
 8102c22:	f7ff fa75 	bl	8102110 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8102c26:	683b      	ldr	r3, [r7, #0]
 8102c28:	68db      	ldr	r3, [r3, #12]
 8102c2a:	4a0c      	ldr	r2, [pc, #48]	; (8102c5c <HAL_ADC_ConfigChannel+0x290>)
 8102c2c:	4293      	cmp	r3, r2
 8102c2e:	f040 8133 	bne.w	8102e98 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102c32:	687b      	ldr	r3, [r7, #4]
 8102c34:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8102c36:	683b      	ldr	r3, [r7, #0]
 8102c38:	681b      	ldr	r3, [r3, #0]
 8102c3a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102c3e:	2b00      	cmp	r3, #0
 8102c40:	d110      	bne.n	8102c64 <HAL_ADC_ConfigChannel+0x298>
 8102c42:	683b      	ldr	r3, [r7, #0]
 8102c44:	681b      	ldr	r3, [r3, #0]
 8102c46:	0e9b      	lsrs	r3, r3, #26
 8102c48:	3301      	adds	r3, #1
 8102c4a:	f003 031f 	and.w	r3, r3, #31
 8102c4e:	2b09      	cmp	r3, #9
 8102c50:	bf94      	ite	ls
 8102c52:	2301      	movls	r3, #1
 8102c54:	2300      	movhi	r3, #0
 8102c56:	b2db      	uxtb	r3, r3
 8102c58:	e01e      	b.n	8102c98 <HAL_ADC_ConfigChannel+0x2cc>
 8102c5a:	bf00      	nop
 8102c5c:	47ff0000 	.word	0x47ff0000
 8102c60:	5c001000 	.word	0x5c001000
 8102c64:	683b      	ldr	r3, [r7, #0]
 8102c66:	681b      	ldr	r3, [r3, #0]
 8102c68:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102c6a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8102c6c:	fa93 f3a3 	rbit	r3, r3
 8102c70:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8102c72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8102c74:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8102c76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8102c78:	2b00      	cmp	r3, #0
 8102c7a:	d101      	bne.n	8102c80 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8102c7c:	2320      	movs	r3, #32
 8102c7e:	e003      	b.n	8102c88 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8102c80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8102c82:	fab3 f383 	clz	r3, r3
 8102c86:	b2db      	uxtb	r3, r3
 8102c88:	3301      	adds	r3, #1
 8102c8a:	f003 031f 	and.w	r3, r3, #31
 8102c8e:	2b09      	cmp	r3, #9
 8102c90:	bf94      	ite	ls
 8102c92:	2301      	movls	r3, #1
 8102c94:	2300      	movhi	r3, #0
 8102c96:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102c98:	2b00      	cmp	r3, #0
 8102c9a:	d079      	beq.n	8102d90 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8102c9c:	683b      	ldr	r3, [r7, #0]
 8102c9e:	681b      	ldr	r3, [r3, #0]
 8102ca0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102ca4:	2b00      	cmp	r3, #0
 8102ca6:	d107      	bne.n	8102cb8 <HAL_ADC_ConfigChannel+0x2ec>
 8102ca8:	683b      	ldr	r3, [r7, #0]
 8102caa:	681b      	ldr	r3, [r3, #0]
 8102cac:	0e9b      	lsrs	r3, r3, #26
 8102cae:	3301      	adds	r3, #1
 8102cb0:	069b      	lsls	r3, r3, #26
 8102cb2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102cb6:	e015      	b.n	8102ce4 <HAL_ADC_ConfigChannel+0x318>
 8102cb8:	683b      	ldr	r3, [r7, #0]
 8102cba:	681b      	ldr	r3, [r3, #0]
 8102cbc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102cbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8102cc0:	fa93 f3a3 	rbit	r3, r3
 8102cc4:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8102cc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8102cc8:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8102cca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8102ccc:	2b00      	cmp	r3, #0
 8102cce:	d101      	bne.n	8102cd4 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8102cd0:	2320      	movs	r3, #32
 8102cd2:	e003      	b.n	8102cdc <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8102cd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8102cd6:	fab3 f383 	clz	r3, r3
 8102cda:	b2db      	uxtb	r3, r3
 8102cdc:	3301      	adds	r3, #1
 8102cde:	069b      	lsls	r3, r3, #26
 8102ce0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102ce4:	683b      	ldr	r3, [r7, #0]
 8102ce6:	681b      	ldr	r3, [r3, #0]
 8102ce8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102cec:	2b00      	cmp	r3, #0
 8102cee:	d109      	bne.n	8102d04 <HAL_ADC_ConfigChannel+0x338>
 8102cf0:	683b      	ldr	r3, [r7, #0]
 8102cf2:	681b      	ldr	r3, [r3, #0]
 8102cf4:	0e9b      	lsrs	r3, r3, #26
 8102cf6:	3301      	adds	r3, #1
 8102cf8:	f003 031f 	and.w	r3, r3, #31
 8102cfc:	2101      	movs	r1, #1
 8102cfe:	fa01 f303 	lsl.w	r3, r1, r3
 8102d02:	e017      	b.n	8102d34 <HAL_ADC_ConfigChannel+0x368>
 8102d04:	683b      	ldr	r3, [r7, #0]
 8102d06:	681b      	ldr	r3, [r3, #0]
 8102d08:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102d0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8102d0c:	fa93 f3a3 	rbit	r3, r3
 8102d10:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8102d12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8102d14:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8102d16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8102d18:	2b00      	cmp	r3, #0
 8102d1a:	d101      	bne.n	8102d20 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8102d1c:	2320      	movs	r3, #32
 8102d1e:	e003      	b.n	8102d28 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8102d20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8102d22:	fab3 f383 	clz	r3, r3
 8102d26:	b2db      	uxtb	r3, r3
 8102d28:	3301      	adds	r3, #1
 8102d2a:	f003 031f 	and.w	r3, r3, #31
 8102d2e:	2101      	movs	r1, #1
 8102d30:	fa01 f303 	lsl.w	r3, r1, r3
 8102d34:	ea42 0103 	orr.w	r1, r2, r3
 8102d38:	683b      	ldr	r3, [r7, #0]
 8102d3a:	681b      	ldr	r3, [r3, #0]
 8102d3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102d40:	2b00      	cmp	r3, #0
 8102d42:	d10a      	bne.n	8102d5a <HAL_ADC_ConfigChannel+0x38e>
 8102d44:	683b      	ldr	r3, [r7, #0]
 8102d46:	681b      	ldr	r3, [r3, #0]
 8102d48:	0e9b      	lsrs	r3, r3, #26
 8102d4a:	3301      	adds	r3, #1
 8102d4c:	f003 021f 	and.w	r2, r3, #31
 8102d50:	4613      	mov	r3, r2
 8102d52:	005b      	lsls	r3, r3, #1
 8102d54:	4413      	add	r3, r2
 8102d56:	051b      	lsls	r3, r3, #20
 8102d58:	e018      	b.n	8102d8c <HAL_ADC_ConfigChannel+0x3c0>
 8102d5a:	683b      	ldr	r3, [r7, #0]
 8102d5c:	681b      	ldr	r3, [r3, #0]
 8102d5e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102d60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8102d62:	fa93 f3a3 	rbit	r3, r3
 8102d66:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8102d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102d6a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8102d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102d6e:	2b00      	cmp	r3, #0
 8102d70:	d101      	bne.n	8102d76 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8102d72:	2320      	movs	r3, #32
 8102d74:	e003      	b.n	8102d7e <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8102d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102d78:	fab3 f383 	clz	r3, r3
 8102d7c:	b2db      	uxtb	r3, r3
 8102d7e:	3301      	adds	r3, #1
 8102d80:	f003 021f 	and.w	r2, r3, #31
 8102d84:	4613      	mov	r3, r2
 8102d86:	005b      	lsls	r3, r3, #1
 8102d88:	4413      	add	r3, r2
 8102d8a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102d8c:	430b      	orrs	r3, r1
 8102d8e:	e07e      	b.n	8102e8e <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8102d90:	683b      	ldr	r3, [r7, #0]
 8102d92:	681b      	ldr	r3, [r3, #0]
 8102d94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102d98:	2b00      	cmp	r3, #0
 8102d9a:	d107      	bne.n	8102dac <HAL_ADC_ConfigChannel+0x3e0>
 8102d9c:	683b      	ldr	r3, [r7, #0]
 8102d9e:	681b      	ldr	r3, [r3, #0]
 8102da0:	0e9b      	lsrs	r3, r3, #26
 8102da2:	3301      	adds	r3, #1
 8102da4:	069b      	lsls	r3, r3, #26
 8102da6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102daa:	e015      	b.n	8102dd8 <HAL_ADC_ConfigChannel+0x40c>
 8102dac:	683b      	ldr	r3, [r7, #0]
 8102dae:	681b      	ldr	r3, [r3, #0]
 8102db0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102db4:	fa93 f3a3 	rbit	r3, r3
 8102db8:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8102dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8102dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102dc0:	2b00      	cmp	r3, #0
 8102dc2:	d101      	bne.n	8102dc8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8102dc4:	2320      	movs	r3, #32
 8102dc6:	e003      	b.n	8102dd0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8102dc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102dca:	fab3 f383 	clz	r3, r3
 8102dce:	b2db      	uxtb	r3, r3
 8102dd0:	3301      	adds	r3, #1
 8102dd2:	069b      	lsls	r3, r3, #26
 8102dd4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102dd8:	683b      	ldr	r3, [r7, #0]
 8102dda:	681b      	ldr	r3, [r3, #0]
 8102ddc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102de0:	2b00      	cmp	r3, #0
 8102de2:	d109      	bne.n	8102df8 <HAL_ADC_ConfigChannel+0x42c>
 8102de4:	683b      	ldr	r3, [r7, #0]
 8102de6:	681b      	ldr	r3, [r3, #0]
 8102de8:	0e9b      	lsrs	r3, r3, #26
 8102dea:	3301      	adds	r3, #1
 8102dec:	f003 031f 	and.w	r3, r3, #31
 8102df0:	2101      	movs	r1, #1
 8102df2:	fa01 f303 	lsl.w	r3, r1, r3
 8102df6:	e017      	b.n	8102e28 <HAL_ADC_ConfigChannel+0x45c>
 8102df8:	683b      	ldr	r3, [r7, #0]
 8102dfa:	681b      	ldr	r3, [r3, #0]
 8102dfc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102dfe:	69fb      	ldr	r3, [r7, #28]
 8102e00:	fa93 f3a3 	rbit	r3, r3
 8102e04:	61bb      	str	r3, [r7, #24]
  return result;
 8102e06:	69bb      	ldr	r3, [r7, #24]
 8102e08:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8102e0a:	6a3b      	ldr	r3, [r7, #32]
 8102e0c:	2b00      	cmp	r3, #0
 8102e0e:	d101      	bne.n	8102e14 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8102e10:	2320      	movs	r3, #32
 8102e12:	e003      	b.n	8102e1c <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8102e14:	6a3b      	ldr	r3, [r7, #32]
 8102e16:	fab3 f383 	clz	r3, r3
 8102e1a:	b2db      	uxtb	r3, r3
 8102e1c:	3301      	adds	r3, #1
 8102e1e:	f003 031f 	and.w	r3, r3, #31
 8102e22:	2101      	movs	r1, #1
 8102e24:	fa01 f303 	lsl.w	r3, r1, r3
 8102e28:	ea42 0103 	orr.w	r1, r2, r3
 8102e2c:	683b      	ldr	r3, [r7, #0]
 8102e2e:	681b      	ldr	r3, [r3, #0]
 8102e30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102e34:	2b00      	cmp	r3, #0
 8102e36:	d10d      	bne.n	8102e54 <HAL_ADC_ConfigChannel+0x488>
 8102e38:	683b      	ldr	r3, [r7, #0]
 8102e3a:	681b      	ldr	r3, [r3, #0]
 8102e3c:	0e9b      	lsrs	r3, r3, #26
 8102e3e:	3301      	adds	r3, #1
 8102e40:	f003 021f 	and.w	r2, r3, #31
 8102e44:	4613      	mov	r3, r2
 8102e46:	005b      	lsls	r3, r3, #1
 8102e48:	4413      	add	r3, r2
 8102e4a:	3b1e      	subs	r3, #30
 8102e4c:	051b      	lsls	r3, r3, #20
 8102e4e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8102e52:	e01b      	b.n	8102e8c <HAL_ADC_ConfigChannel+0x4c0>
 8102e54:	683b      	ldr	r3, [r7, #0]
 8102e56:	681b      	ldr	r3, [r3, #0]
 8102e58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102e5a:	693b      	ldr	r3, [r7, #16]
 8102e5c:	fa93 f3a3 	rbit	r3, r3
 8102e60:	60fb      	str	r3, [r7, #12]
  return result;
 8102e62:	68fb      	ldr	r3, [r7, #12]
 8102e64:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8102e66:	697b      	ldr	r3, [r7, #20]
 8102e68:	2b00      	cmp	r3, #0
 8102e6a:	d101      	bne.n	8102e70 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8102e6c:	2320      	movs	r3, #32
 8102e6e:	e003      	b.n	8102e78 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8102e70:	697b      	ldr	r3, [r7, #20]
 8102e72:	fab3 f383 	clz	r3, r3
 8102e76:	b2db      	uxtb	r3, r3
 8102e78:	3301      	adds	r3, #1
 8102e7a:	f003 021f 	and.w	r2, r3, #31
 8102e7e:	4613      	mov	r3, r2
 8102e80:	005b      	lsls	r3, r3, #1
 8102e82:	4413      	add	r3, r2
 8102e84:	3b1e      	subs	r3, #30
 8102e86:	051b      	lsls	r3, r3, #20
 8102e88:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102e8c:	430b      	orrs	r3, r1
 8102e8e:	683a      	ldr	r2, [r7, #0]
 8102e90:	6892      	ldr	r2, [r2, #8]
 8102e92:	4619      	mov	r1, r3
 8102e94:	f7ff f911 	bl	81020ba <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8102e98:	683b      	ldr	r3, [r7, #0]
 8102e9a:	681b      	ldr	r3, [r3, #0]
 8102e9c:	2b00      	cmp	r3, #0
 8102e9e:	f280 80c6 	bge.w	810302e <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102ea2:	687b      	ldr	r3, [r7, #4]
 8102ea4:	681b      	ldr	r3, [r3, #0]
 8102ea6:	4a67      	ldr	r2, [pc, #412]	; (8103044 <HAL_ADC_ConfigChannel+0x678>)
 8102ea8:	4293      	cmp	r3, r2
 8102eaa:	d004      	beq.n	8102eb6 <HAL_ADC_ConfigChannel+0x4ea>
 8102eac:	687b      	ldr	r3, [r7, #4]
 8102eae:	681b      	ldr	r3, [r3, #0]
 8102eb0:	4a65      	ldr	r2, [pc, #404]	; (8103048 <HAL_ADC_ConfigChannel+0x67c>)
 8102eb2:	4293      	cmp	r3, r2
 8102eb4:	d101      	bne.n	8102eba <HAL_ADC_ConfigChannel+0x4ee>
 8102eb6:	4b65      	ldr	r3, [pc, #404]	; (810304c <HAL_ADC_ConfigChannel+0x680>)
 8102eb8:	e000      	b.n	8102ebc <HAL_ADC_ConfigChannel+0x4f0>
 8102eba:	4b65      	ldr	r3, [pc, #404]	; (8103050 <HAL_ADC_ConfigChannel+0x684>)
 8102ebc:	4618      	mov	r0, r3
 8102ebe:	f7ff f85b 	bl	8101f78 <LL_ADC_GetCommonPathInternalCh>
 8102ec2:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102ec4:	687b      	ldr	r3, [r7, #4]
 8102ec6:	681b      	ldr	r3, [r3, #0]
 8102ec8:	4a5e      	ldr	r2, [pc, #376]	; (8103044 <HAL_ADC_ConfigChannel+0x678>)
 8102eca:	4293      	cmp	r3, r2
 8102ecc:	d004      	beq.n	8102ed8 <HAL_ADC_ConfigChannel+0x50c>
 8102ece:	687b      	ldr	r3, [r7, #4]
 8102ed0:	681b      	ldr	r3, [r3, #0]
 8102ed2:	4a5d      	ldr	r2, [pc, #372]	; (8103048 <HAL_ADC_ConfigChannel+0x67c>)
 8102ed4:	4293      	cmp	r3, r2
 8102ed6:	d10e      	bne.n	8102ef6 <HAL_ADC_ConfigChannel+0x52a>
 8102ed8:	485a      	ldr	r0, [pc, #360]	; (8103044 <HAL_ADC_ConfigChannel+0x678>)
 8102eda:	f7ff f9bb 	bl	8102254 <LL_ADC_IsEnabled>
 8102ede:	4604      	mov	r4, r0
 8102ee0:	4859      	ldr	r0, [pc, #356]	; (8103048 <HAL_ADC_ConfigChannel+0x67c>)
 8102ee2:	f7ff f9b7 	bl	8102254 <LL_ADC_IsEnabled>
 8102ee6:	4603      	mov	r3, r0
 8102ee8:	4323      	orrs	r3, r4
 8102eea:	2b00      	cmp	r3, #0
 8102eec:	bf0c      	ite	eq
 8102eee:	2301      	moveq	r3, #1
 8102ef0:	2300      	movne	r3, #0
 8102ef2:	b2db      	uxtb	r3, r3
 8102ef4:	e008      	b.n	8102f08 <HAL_ADC_ConfigChannel+0x53c>
 8102ef6:	4857      	ldr	r0, [pc, #348]	; (8103054 <HAL_ADC_ConfigChannel+0x688>)
 8102ef8:	f7ff f9ac 	bl	8102254 <LL_ADC_IsEnabled>
 8102efc:	4603      	mov	r3, r0
 8102efe:	2b00      	cmp	r3, #0
 8102f00:	bf0c      	ite	eq
 8102f02:	2301      	moveq	r3, #1
 8102f04:	2300      	movne	r3, #0
 8102f06:	b2db      	uxtb	r3, r3
 8102f08:	2b00      	cmp	r3, #0
 8102f0a:	d07d      	beq.n	8103008 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8102f0c:	683b      	ldr	r3, [r7, #0]
 8102f0e:	681b      	ldr	r3, [r3, #0]
 8102f10:	4a51      	ldr	r2, [pc, #324]	; (8103058 <HAL_ADC_ConfigChannel+0x68c>)
 8102f12:	4293      	cmp	r3, r2
 8102f14:	d130      	bne.n	8102f78 <HAL_ADC_ConfigChannel+0x5ac>
 8102f16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102f18:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8102f1c:	2b00      	cmp	r3, #0
 8102f1e:	d12b      	bne.n	8102f78 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8102f20:	687b      	ldr	r3, [r7, #4]
 8102f22:	681b      	ldr	r3, [r3, #0]
 8102f24:	4a4b      	ldr	r2, [pc, #300]	; (8103054 <HAL_ADC_ConfigChannel+0x688>)
 8102f26:	4293      	cmp	r3, r2
 8102f28:	f040 8081 	bne.w	810302e <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8102f2c:	687b      	ldr	r3, [r7, #4]
 8102f2e:	681b      	ldr	r3, [r3, #0]
 8102f30:	4a44      	ldr	r2, [pc, #272]	; (8103044 <HAL_ADC_ConfigChannel+0x678>)
 8102f32:	4293      	cmp	r3, r2
 8102f34:	d004      	beq.n	8102f40 <HAL_ADC_ConfigChannel+0x574>
 8102f36:	687b      	ldr	r3, [r7, #4]
 8102f38:	681b      	ldr	r3, [r3, #0]
 8102f3a:	4a43      	ldr	r2, [pc, #268]	; (8103048 <HAL_ADC_ConfigChannel+0x67c>)
 8102f3c:	4293      	cmp	r3, r2
 8102f3e:	d101      	bne.n	8102f44 <HAL_ADC_ConfigChannel+0x578>
 8102f40:	4a42      	ldr	r2, [pc, #264]	; (810304c <HAL_ADC_ConfigChannel+0x680>)
 8102f42:	e000      	b.n	8102f46 <HAL_ADC_ConfigChannel+0x57a>
 8102f44:	4a42      	ldr	r2, [pc, #264]	; (8103050 <HAL_ADC_ConfigChannel+0x684>)
 8102f46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102f48:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8102f4c:	4619      	mov	r1, r3
 8102f4e:	4610      	mov	r0, r2
 8102f50:	f7fe ffff 	bl	8101f52 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8102f54:	4b41      	ldr	r3, [pc, #260]	; (810305c <HAL_ADC_ConfigChannel+0x690>)
 8102f56:	681b      	ldr	r3, [r3, #0]
 8102f58:	099b      	lsrs	r3, r3, #6
 8102f5a:	4a41      	ldr	r2, [pc, #260]	; (8103060 <HAL_ADC_ConfigChannel+0x694>)
 8102f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8102f60:	099b      	lsrs	r3, r3, #6
 8102f62:	3301      	adds	r3, #1
 8102f64:	005b      	lsls	r3, r3, #1
 8102f66:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8102f68:	e002      	b.n	8102f70 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8102f6a:	68bb      	ldr	r3, [r7, #8]
 8102f6c:	3b01      	subs	r3, #1
 8102f6e:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8102f70:	68bb      	ldr	r3, [r7, #8]
 8102f72:	2b00      	cmp	r3, #0
 8102f74:	d1f9      	bne.n	8102f6a <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8102f76:	e05a      	b.n	810302e <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8102f78:	683b      	ldr	r3, [r7, #0]
 8102f7a:	681b      	ldr	r3, [r3, #0]
 8102f7c:	4a39      	ldr	r2, [pc, #228]	; (8103064 <HAL_ADC_ConfigChannel+0x698>)
 8102f7e:	4293      	cmp	r3, r2
 8102f80:	d11e      	bne.n	8102fc0 <HAL_ADC_ConfigChannel+0x5f4>
 8102f82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102f84:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8102f88:	2b00      	cmp	r3, #0
 8102f8a:	d119      	bne.n	8102fc0 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8102f8c:	687b      	ldr	r3, [r7, #4]
 8102f8e:	681b      	ldr	r3, [r3, #0]
 8102f90:	4a30      	ldr	r2, [pc, #192]	; (8103054 <HAL_ADC_ConfigChannel+0x688>)
 8102f92:	4293      	cmp	r3, r2
 8102f94:	d14b      	bne.n	810302e <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8102f96:	687b      	ldr	r3, [r7, #4]
 8102f98:	681b      	ldr	r3, [r3, #0]
 8102f9a:	4a2a      	ldr	r2, [pc, #168]	; (8103044 <HAL_ADC_ConfigChannel+0x678>)
 8102f9c:	4293      	cmp	r3, r2
 8102f9e:	d004      	beq.n	8102faa <HAL_ADC_ConfigChannel+0x5de>
 8102fa0:	687b      	ldr	r3, [r7, #4]
 8102fa2:	681b      	ldr	r3, [r3, #0]
 8102fa4:	4a28      	ldr	r2, [pc, #160]	; (8103048 <HAL_ADC_ConfigChannel+0x67c>)
 8102fa6:	4293      	cmp	r3, r2
 8102fa8:	d101      	bne.n	8102fae <HAL_ADC_ConfigChannel+0x5e2>
 8102faa:	4a28      	ldr	r2, [pc, #160]	; (810304c <HAL_ADC_ConfigChannel+0x680>)
 8102fac:	e000      	b.n	8102fb0 <HAL_ADC_ConfigChannel+0x5e4>
 8102fae:	4a28      	ldr	r2, [pc, #160]	; (8103050 <HAL_ADC_ConfigChannel+0x684>)
 8102fb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102fb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8102fb6:	4619      	mov	r1, r3
 8102fb8:	4610      	mov	r0, r2
 8102fba:	f7fe ffca 	bl	8101f52 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8102fbe:	e036      	b.n	810302e <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8102fc0:	683b      	ldr	r3, [r7, #0]
 8102fc2:	681b      	ldr	r3, [r3, #0]
 8102fc4:	4a28      	ldr	r2, [pc, #160]	; (8103068 <HAL_ADC_ConfigChannel+0x69c>)
 8102fc6:	4293      	cmp	r3, r2
 8102fc8:	d131      	bne.n	810302e <HAL_ADC_ConfigChannel+0x662>
 8102fca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102fcc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8102fd0:	2b00      	cmp	r3, #0
 8102fd2:	d12c      	bne.n	810302e <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8102fd4:	687b      	ldr	r3, [r7, #4]
 8102fd6:	681b      	ldr	r3, [r3, #0]
 8102fd8:	4a1e      	ldr	r2, [pc, #120]	; (8103054 <HAL_ADC_ConfigChannel+0x688>)
 8102fda:	4293      	cmp	r3, r2
 8102fdc:	d127      	bne.n	810302e <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8102fde:	687b      	ldr	r3, [r7, #4]
 8102fe0:	681b      	ldr	r3, [r3, #0]
 8102fe2:	4a18      	ldr	r2, [pc, #96]	; (8103044 <HAL_ADC_ConfigChannel+0x678>)
 8102fe4:	4293      	cmp	r3, r2
 8102fe6:	d004      	beq.n	8102ff2 <HAL_ADC_ConfigChannel+0x626>
 8102fe8:	687b      	ldr	r3, [r7, #4]
 8102fea:	681b      	ldr	r3, [r3, #0]
 8102fec:	4a16      	ldr	r2, [pc, #88]	; (8103048 <HAL_ADC_ConfigChannel+0x67c>)
 8102fee:	4293      	cmp	r3, r2
 8102ff0:	d101      	bne.n	8102ff6 <HAL_ADC_ConfigChannel+0x62a>
 8102ff2:	4a16      	ldr	r2, [pc, #88]	; (810304c <HAL_ADC_ConfigChannel+0x680>)
 8102ff4:	e000      	b.n	8102ff8 <HAL_ADC_ConfigChannel+0x62c>
 8102ff6:	4a16      	ldr	r2, [pc, #88]	; (8103050 <HAL_ADC_ConfigChannel+0x684>)
 8102ff8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102ffa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8102ffe:	4619      	mov	r1, r3
 8103000:	4610      	mov	r0, r2
 8103002:	f7fe ffa6 	bl	8101f52 <LL_ADC_SetCommonPathInternalCh>
 8103006:	e012      	b.n	810302e <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8103008:	687b      	ldr	r3, [r7, #4]
 810300a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810300c:	f043 0220 	orr.w	r2, r3, #32
 8103010:	687b      	ldr	r3, [r7, #4]
 8103012:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8103014:	2301      	movs	r3, #1
 8103016:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 810301a:	e008      	b.n	810302e <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 810301c:	687b      	ldr	r3, [r7, #4]
 810301e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103020:	f043 0220 	orr.w	r2, r3, #32
 8103024:	687b      	ldr	r3, [r7, #4]
 8103026:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8103028:	2301      	movs	r3, #1
 810302a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 810302e:	687b      	ldr	r3, [r7, #4]
 8103030:	2200      	movs	r2, #0
 8103032:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8103036:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 810303a:	4618      	mov	r0, r3
 810303c:	3784      	adds	r7, #132	; 0x84
 810303e:	46bd      	mov	sp, r7
 8103040:	bd90      	pop	{r4, r7, pc}
 8103042:	bf00      	nop
 8103044:	40022000 	.word	0x40022000
 8103048:	40022100 	.word	0x40022100
 810304c:	40022300 	.word	0x40022300
 8103050:	58026300 	.word	0x58026300
 8103054:	58026000 	.word	0x58026000
 8103058:	cb840000 	.word	0xcb840000
 810305c:	10000000 	.word	0x10000000
 8103060:	053e2d63 	.word	0x053e2d63
 8103064:	c7520000 	.word	0xc7520000
 8103068:	cfb80000 	.word	0xcfb80000

0810306c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 810306c:	b580      	push	{r7, lr}
 810306e:	b084      	sub	sp, #16
 8103070:	af00      	add	r7, sp, #0
 8103072:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8103074:	687b      	ldr	r3, [r7, #4]
 8103076:	681b      	ldr	r3, [r3, #0]
 8103078:	4618      	mov	r0, r3
 810307a:	f7ff f8eb 	bl	8102254 <LL_ADC_IsEnabled>
 810307e:	4603      	mov	r3, r0
 8103080:	2b00      	cmp	r3, #0
 8103082:	d16e      	bne.n	8103162 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8103084:	687b      	ldr	r3, [r7, #4]
 8103086:	681b      	ldr	r3, [r3, #0]
 8103088:	689a      	ldr	r2, [r3, #8]
 810308a:	4b38      	ldr	r3, [pc, #224]	; (810316c <ADC_Enable+0x100>)
 810308c:	4013      	ands	r3, r2
 810308e:	2b00      	cmp	r3, #0
 8103090:	d00d      	beq.n	81030ae <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8103092:	687b      	ldr	r3, [r7, #4]
 8103094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103096:	f043 0210 	orr.w	r2, r3, #16
 810309a:	687b      	ldr	r3, [r7, #4]
 810309c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 810309e:	687b      	ldr	r3, [r7, #4]
 81030a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81030a2:	f043 0201 	orr.w	r2, r3, #1
 81030a6:	687b      	ldr	r3, [r7, #4]
 81030a8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 81030aa:	2301      	movs	r3, #1
 81030ac:	e05a      	b.n	8103164 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 81030ae:	687b      	ldr	r3, [r7, #4]
 81030b0:	681b      	ldr	r3, [r3, #0]
 81030b2:	4618      	mov	r0, r3
 81030b4:	f7ff f8ba 	bl	810222c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 81030b8:	f7fe fefc 	bl	8101eb4 <HAL_GetTick>
 81030bc:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 81030be:	687b      	ldr	r3, [r7, #4]
 81030c0:	681b      	ldr	r3, [r3, #0]
 81030c2:	4a2b      	ldr	r2, [pc, #172]	; (8103170 <ADC_Enable+0x104>)
 81030c4:	4293      	cmp	r3, r2
 81030c6:	d004      	beq.n	81030d2 <ADC_Enable+0x66>
 81030c8:	687b      	ldr	r3, [r7, #4]
 81030ca:	681b      	ldr	r3, [r3, #0]
 81030cc:	4a29      	ldr	r2, [pc, #164]	; (8103174 <ADC_Enable+0x108>)
 81030ce:	4293      	cmp	r3, r2
 81030d0:	d101      	bne.n	81030d6 <ADC_Enable+0x6a>
 81030d2:	4b29      	ldr	r3, [pc, #164]	; (8103178 <ADC_Enable+0x10c>)
 81030d4:	e000      	b.n	81030d8 <ADC_Enable+0x6c>
 81030d6:	4b29      	ldr	r3, [pc, #164]	; (810317c <ADC_Enable+0x110>)
 81030d8:	4618      	mov	r0, r3
 81030da:	f7ff f83d 	bl	8102158 <LL_ADC_GetMultimode>
 81030de:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 81030e0:	687b      	ldr	r3, [r7, #4]
 81030e2:	681b      	ldr	r3, [r3, #0]
 81030e4:	4a23      	ldr	r2, [pc, #140]	; (8103174 <ADC_Enable+0x108>)
 81030e6:	4293      	cmp	r3, r2
 81030e8:	d002      	beq.n	81030f0 <ADC_Enable+0x84>
 81030ea:	687b      	ldr	r3, [r7, #4]
 81030ec:	681b      	ldr	r3, [r3, #0]
 81030ee:	e000      	b.n	81030f2 <ADC_Enable+0x86>
 81030f0:	4b1f      	ldr	r3, [pc, #124]	; (8103170 <ADC_Enable+0x104>)
 81030f2:	687a      	ldr	r2, [r7, #4]
 81030f4:	6812      	ldr	r2, [r2, #0]
 81030f6:	4293      	cmp	r3, r2
 81030f8:	d02c      	beq.n	8103154 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 81030fa:	68bb      	ldr	r3, [r7, #8]
 81030fc:	2b00      	cmp	r3, #0
 81030fe:	d130      	bne.n	8103162 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8103100:	e028      	b.n	8103154 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8103102:	687b      	ldr	r3, [r7, #4]
 8103104:	681b      	ldr	r3, [r3, #0]
 8103106:	4618      	mov	r0, r3
 8103108:	f7ff f8a4 	bl	8102254 <LL_ADC_IsEnabled>
 810310c:	4603      	mov	r3, r0
 810310e:	2b00      	cmp	r3, #0
 8103110:	d104      	bne.n	810311c <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8103112:	687b      	ldr	r3, [r7, #4]
 8103114:	681b      	ldr	r3, [r3, #0]
 8103116:	4618      	mov	r0, r3
 8103118:	f7ff f888 	bl	810222c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 810311c:	f7fe feca 	bl	8101eb4 <HAL_GetTick>
 8103120:	4602      	mov	r2, r0
 8103122:	68fb      	ldr	r3, [r7, #12]
 8103124:	1ad3      	subs	r3, r2, r3
 8103126:	2b02      	cmp	r3, #2
 8103128:	d914      	bls.n	8103154 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 810312a:	687b      	ldr	r3, [r7, #4]
 810312c:	681b      	ldr	r3, [r3, #0]
 810312e:	681b      	ldr	r3, [r3, #0]
 8103130:	f003 0301 	and.w	r3, r3, #1
 8103134:	2b01      	cmp	r3, #1
 8103136:	d00d      	beq.n	8103154 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8103138:	687b      	ldr	r3, [r7, #4]
 810313a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810313c:	f043 0210 	orr.w	r2, r3, #16
 8103140:	687b      	ldr	r3, [r7, #4]
 8103142:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8103144:	687b      	ldr	r3, [r7, #4]
 8103146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103148:	f043 0201 	orr.w	r2, r3, #1
 810314c:	687b      	ldr	r3, [r7, #4]
 810314e:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8103150:	2301      	movs	r3, #1
 8103152:	e007      	b.n	8103164 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8103154:	687b      	ldr	r3, [r7, #4]
 8103156:	681b      	ldr	r3, [r3, #0]
 8103158:	681b      	ldr	r3, [r3, #0]
 810315a:	f003 0301 	and.w	r3, r3, #1
 810315e:	2b01      	cmp	r3, #1
 8103160:	d1cf      	bne.n	8103102 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8103162:	2300      	movs	r3, #0
}
 8103164:	4618      	mov	r0, r3
 8103166:	3710      	adds	r7, #16
 8103168:	46bd      	mov	sp, r7
 810316a:	bd80      	pop	{r7, pc}
 810316c:	8000003f 	.word	0x8000003f
 8103170:	40022000 	.word	0x40022000
 8103174:	40022100 	.word	0x40022100
 8103178:	40022300 	.word	0x40022300
 810317c:	58026300 	.word	0x58026300

08103180 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8103180:	b580      	push	{r7, lr}
 8103182:	b084      	sub	sp, #16
 8103184:	af00      	add	r7, sp, #0
 8103186:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8103188:	687b      	ldr	r3, [r7, #4]
 810318a:	681b      	ldr	r3, [r3, #0]
 810318c:	4a79      	ldr	r2, [pc, #484]	; (8103374 <ADC_ConfigureBoostMode+0x1f4>)
 810318e:	4293      	cmp	r3, r2
 8103190:	d004      	beq.n	810319c <ADC_ConfigureBoostMode+0x1c>
 8103192:	687b      	ldr	r3, [r7, #4]
 8103194:	681b      	ldr	r3, [r3, #0]
 8103196:	4a78      	ldr	r2, [pc, #480]	; (8103378 <ADC_ConfigureBoostMode+0x1f8>)
 8103198:	4293      	cmp	r3, r2
 810319a:	d109      	bne.n	81031b0 <ADC_ConfigureBoostMode+0x30>
 810319c:	4b77      	ldr	r3, [pc, #476]	; (810337c <ADC_ConfigureBoostMode+0x1fc>)
 810319e:	689b      	ldr	r3, [r3, #8]
 81031a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 81031a4:	2b00      	cmp	r3, #0
 81031a6:	bf14      	ite	ne
 81031a8:	2301      	movne	r3, #1
 81031aa:	2300      	moveq	r3, #0
 81031ac:	b2db      	uxtb	r3, r3
 81031ae:	e008      	b.n	81031c2 <ADC_ConfigureBoostMode+0x42>
 81031b0:	4b73      	ldr	r3, [pc, #460]	; (8103380 <ADC_ConfigureBoostMode+0x200>)
 81031b2:	689b      	ldr	r3, [r3, #8]
 81031b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 81031b8:	2b00      	cmp	r3, #0
 81031ba:	bf14      	ite	ne
 81031bc:	2301      	movne	r3, #1
 81031be:	2300      	moveq	r3, #0
 81031c0:	b2db      	uxtb	r3, r3
 81031c2:	2b00      	cmp	r3, #0
 81031c4:	d01c      	beq.n	8103200 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 81031c6:	f000 fec3 	bl	8103f50 <HAL_RCC_GetHCLKFreq>
 81031ca:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 81031cc:	687b      	ldr	r3, [r7, #4]
 81031ce:	685b      	ldr	r3, [r3, #4]
 81031d0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81031d4:	d010      	beq.n	81031f8 <ADC_ConfigureBoostMode+0x78>
 81031d6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81031da:	d871      	bhi.n	81032c0 <ADC_ConfigureBoostMode+0x140>
 81031dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81031e0:	d002      	beq.n	81031e8 <ADC_ConfigureBoostMode+0x68>
 81031e2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81031e6:	d16b      	bne.n	81032c0 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 81031e8:	687b      	ldr	r3, [r7, #4]
 81031ea:	685b      	ldr	r3, [r3, #4]
 81031ec:	0c1b      	lsrs	r3, r3, #16
 81031ee:	68fa      	ldr	r2, [r7, #12]
 81031f0:	fbb2 f3f3 	udiv	r3, r2, r3
 81031f4:	60fb      	str	r3, [r7, #12]
        break;
 81031f6:	e066      	b.n	81032c6 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 81031f8:	68fb      	ldr	r3, [r7, #12]
 81031fa:	089b      	lsrs	r3, r3, #2
 81031fc:	60fb      	str	r3, [r7, #12]
        break;
 81031fe:	e062      	b.n	81032c6 <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8103200:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8103204:	f001 fe48 	bl	8104e98 <HAL_RCCEx_GetPeriphCLKFreq>
 8103208:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 810320a:	687b      	ldr	r3, [r7, #4]
 810320c:	685b      	ldr	r3, [r3, #4]
 810320e:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8103212:	d051      	beq.n	81032b8 <ADC_ConfigureBoostMode+0x138>
 8103214:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8103218:	d854      	bhi.n	81032c4 <ADC_ConfigureBoostMode+0x144>
 810321a:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 810321e:	d047      	beq.n	81032b0 <ADC_ConfigureBoostMode+0x130>
 8103220:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8103224:	d84e      	bhi.n	81032c4 <ADC_ConfigureBoostMode+0x144>
 8103226:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 810322a:	d03d      	beq.n	81032a8 <ADC_ConfigureBoostMode+0x128>
 810322c:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8103230:	d848      	bhi.n	81032c4 <ADC_ConfigureBoostMode+0x144>
 8103232:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103236:	d033      	beq.n	81032a0 <ADC_ConfigureBoostMode+0x120>
 8103238:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810323c:	d842      	bhi.n	81032c4 <ADC_ConfigureBoostMode+0x144>
 810323e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8103242:	d029      	beq.n	8103298 <ADC_ConfigureBoostMode+0x118>
 8103244:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8103248:	d83c      	bhi.n	81032c4 <ADC_ConfigureBoostMode+0x144>
 810324a:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 810324e:	d01a      	beq.n	8103286 <ADC_ConfigureBoostMode+0x106>
 8103250:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8103254:	d836      	bhi.n	81032c4 <ADC_ConfigureBoostMode+0x144>
 8103256:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 810325a:	d014      	beq.n	8103286 <ADC_ConfigureBoostMode+0x106>
 810325c:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8103260:	d830      	bhi.n	81032c4 <ADC_ConfigureBoostMode+0x144>
 8103262:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103266:	d00e      	beq.n	8103286 <ADC_ConfigureBoostMode+0x106>
 8103268:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810326c:	d82a      	bhi.n	81032c4 <ADC_ConfigureBoostMode+0x144>
 810326e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8103272:	d008      	beq.n	8103286 <ADC_ConfigureBoostMode+0x106>
 8103274:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8103278:	d824      	bhi.n	81032c4 <ADC_ConfigureBoostMode+0x144>
 810327a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 810327e:	d002      	beq.n	8103286 <ADC_ConfigureBoostMode+0x106>
 8103280:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8103284:	d11e      	bne.n	81032c4 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8103286:	687b      	ldr	r3, [r7, #4]
 8103288:	685b      	ldr	r3, [r3, #4]
 810328a:	0c9b      	lsrs	r3, r3, #18
 810328c:	005b      	lsls	r3, r3, #1
 810328e:	68fa      	ldr	r2, [r7, #12]
 8103290:	fbb2 f3f3 	udiv	r3, r2, r3
 8103294:	60fb      	str	r3, [r7, #12]
        break;
 8103296:	e016      	b.n	81032c6 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8103298:	68fb      	ldr	r3, [r7, #12]
 810329a:	091b      	lsrs	r3, r3, #4
 810329c:	60fb      	str	r3, [r7, #12]
        break;
 810329e:	e012      	b.n	81032c6 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 81032a0:	68fb      	ldr	r3, [r7, #12]
 81032a2:	095b      	lsrs	r3, r3, #5
 81032a4:	60fb      	str	r3, [r7, #12]
        break;
 81032a6:	e00e      	b.n	81032c6 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 81032a8:	68fb      	ldr	r3, [r7, #12]
 81032aa:	099b      	lsrs	r3, r3, #6
 81032ac:	60fb      	str	r3, [r7, #12]
        break;
 81032ae:	e00a      	b.n	81032c6 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 81032b0:	68fb      	ldr	r3, [r7, #12]
 81032b2:	09db      	lsrs	r3, r3, #7
 81032b4:	60fb      	str	r3, [r7, #12]
        break;
 81032b6:	e006      	b.n	81032c6 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 81032b8:	68fb      	ldr	r3, [r7, #12]
 81032ba:	0a1b      	lsrs	r3, r3, #8
 81032bc:	60fb      	str	r3, [r7, #12]
        break;
 81032be:	e002      	b.n	81032c6 <ADC_ConfigureBoostMode+0x146>
        break;
 81032c0:	bf00      	nop
 81032c2:	e000      	b.n	81032c6 <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 81032c4:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 81032c6:	f7fe fe25 	bl	8101f14 <HAL_GetREVID>
 81032ca:	4603      	mov	r3, r0
 81032cc:	f241 0203 	movw	r2, #4099	; 0x1003
 81032d0:	4293      	cmp	r3, r2
 81032d2:	d815      	bhi.n	8103300 <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 81032d4:	68fb      	ldr	r3, [r7, #12]
 81032d6:	4a2b      	ldr	r2, [pc, #172]	; (8103384 <ADC_ConfigureBoostMode+0x204>)
 81032d8:	4293      	cmp	r3, r2
 81032da:	d908      	bls.n	81032ee <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 81032dc:	687b      	ldr	r3, [r7, #4]
 81032de:	681b      	ldr	r3, [r3, #0]
 81032e0:	689a      	ldr	r2, [r3, #8]
 81032e2:	687b      	ldr	r3, [r7, #4]
 81032e4:	681b      	ldr	r3, [r3, #0]
 81032e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 81032ea:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 81032ec:	e03e      	b.n	810336c <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 81032ee:	687b      	ldr	r3, [r7, #4]
 81032f0:	681b      	ldr	r3, [r3, #0]
 81032f2:	689a      	ldr	r2, [r3, #8]
 81032f4:	687b      	ldr	r3, [r7, #4]
 81032f6:	681b      	ldr	r3, [r3, #0]
 81032f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 81032fc:	609a      	str	r2, [r3, #8]
}
 81032fe:	e035      	b.n	810336c <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 8103300:	68fb      	ldr	r3, [r7, #12]
 8103302:	085b      	lsrs	r3, r3, #1
 8103304:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8103306:	68fb      	ldr	r3, [r7, #12]
 8103308:	4a1f      	ldr	r2, [pc, #124]	; (8103388 <ADC_ConfigureBoostMode+0x208>)
 810330a:	4293      	cmp	r3, r2
 810330c:	d808      	bhi.n	8103320 <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 810330e:	687b      	ldr	r3, [r7, #4]
 8103310:	681b      	ldr	r3, [r3, #0]
 8103312:	689a      	ldr	r2, [r3, #8]
 8103314:	687b      	ldr	r3, [r7, #4]
 8103316:	681b      	ldr	r3, [r3, #0]
 8103318:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 810331c:	609a      	str	r2, [r3, #8]
}
 810331e:	e025      	b.n	810336c <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 8103320:	68fb      	ldr	r3, [r7, #12]
 8103322:	4a1a      	ldr	r2, [pc, #104]	; (810338c <ADC_ConfigureBoostMode+0x20c>)
 8103324:	4293      	cmp	r3, r2
 8103326:	d80a      	bhi.n	810333e <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8103328:	687b      	ldr	r3, [r7, #4]
 810332a:	681b      	ldr	r3, [r3, #0]
 810332c:	689b      	ldr	r3, [r3, #8]
 810332e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8103332:	687b      	ldr	r3, [r7, #4]
 8103334:	681b      	ldr	r3, [r3, #0]
 8103336:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 810333a:	609a      	str	r2, [r3, #8]
}
 810333c:	e016      	b.n	810336c <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 810333e:	68fb      	ldr	r3, [r7, #12]
 8103340:	4a13      	ldr	r2, [pc, #76]	; (8103390 <ADC_ConfigureBoostMode+0x210>)
 8103342:	4293      	cmp	r3, r2
 8103344:	d80a      	bhi.n	810335c <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8103346:	687b      	ldr	r3, [r7, #4]
 8103348:	681b      	ldr	r3, [r3, #0]
 810334a:	689b      	ldr	r3, [r3, #8]
 810334c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8103350:	687b      	ldr	r3, [r7, #4]
 8103352:	681b      	ldr	r3, [r3, #0]
 8103354:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8103358:	609a      	str	r2, [r3, #8]
}
 810335a:	e007      	b.n	810336c <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 810335c:	687b      	ldr	r3, [r7, #4]
 810335e:	681b      	ldr	r3, [r3, #0]
 8103360:	689a      	ldr	r2, [r3, #8]
 8103362:	687b      	ldr	r3, [r7, #4]
 8103364:	681b      	ldr	r3, [r3, #0]
 8103366:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 810336a:	609a      	str	r2, [r3, #8]
}
 810336c:	bf00      	nop
 810336e:	3710      	adds	r7, #16
 8103370:	46bd      	mov	sp, r7
 8103372:	bd80      	pop	{r7, pc}
 8103374:	40022000 	.word	0x40022000
 8103378:	40022100 	.word	0x40022100
 810337c:	40022300 	.word	0x40022300
 8103380:	58026300 	.word	0x58026300
 8103384:	01312d00 	.word	0x01312d00
 8103388:	005f5e10 	.word	0x005f5e10
 810338c:	00bebc20 	.word	0x00bebc20
 8103390:	017d7840 	.word	0x017d7840

08103394 <LL_ADC_IsEnabled>:
{
 8103394:	b480      	push	{r7}
 8103396:	b083      	sub	sp, #12
 8103398:	af00      	add	r7, sp, #0
 810339a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 810339c:	687b      	ldr	r3, [r7, #4]
 810339e:	689b      	ldr	r3, [r3, #8]
 81033a0:	f003 0301 	and.w	r3, r3, #1
 81033a4:	2b01      	cmp	r3, #1
 81033a6:	d101      	bne.n	81033ac <LL_ADC_IsEnabled+0x18>
 81033a8:	2301      	movs	r3, #1
 81033aa:	e000      	b.n	81033ae <LL_ADC_IsEnabled+0x1a>
 81033ac:	2300      	movs	r3, #0
}
 81033ae:	4618      	mov	r0, r3
 81033b0:	370c      	adds	r7, #12
 81033b2:	46bd      	mov	sp, r7
 81033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81033b8:	4770      	bx	lr

081033ba <LL_ADC_REG_IsConversionOngoing>:
{
 81033ba:	b480      	push	{r7}
 81033bc:	b083      	sub	sp, #12
 81033be:	af00      	add	r7, sp, #0
 81033c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 81033c2:	687b      	ldr	r3, [r7, #4]
 81033c4:	689b      	ldr	r3, [r3, #8]
 81033c6:	f003 0304 	and.w	r3, r3, #4
 81033ca:	2b04      	cmp	r3, #4
 81033cc:	d101      	bne.n	81033d2 <LL_ADC_REG_IsConversionOngoing+0x18>
 81033ce:	2301      	movs	r3, #1
 81033d0:	e000      	b.n	81033d4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 81033d2:	2300      	movs	r3, #0
}
 81033d4:	4618      	mov	r0, r3
 81033d6:	370c      	adds	r7, #12
 81033d8:	46bd      	mov	sp, r7
 81033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 81033de:	4770      	bx	lr

081033e0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 81033e0:	b590      	push	{r4, r7, lr}
 81033e2:	b09f      	sub	sp, #124	; 0x7c
 81033e4:	af00      	add	r7, sp, #0
 81033e6:	6078      	str	r0, [r7, #4]
 81033e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 81033ea:	2300      	movs	r3, #0
 81033ec:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 81033f0:	687b      	ldr	r3, [r7, #4]
 81033f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 81033f6:	2b01      	cmp	r3, #1
 81033f8:	d101      	bne.n	81033fe <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 81033fa:	2302      	movs	r3, #2
 81033fc:	e0c4      	b.n	8103588 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
 81033fe:	687b      	ldr	r3, [r7, #4]
 8103400:	2201      	movs	r2, #1
 8103402:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8103406:	2300      	movs	r3, #0
 8103408:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 810340a:	2300      	movs	r3, #0
 810340c:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 810340e:	687b      	ldr	r3, [r7, #4]
 8103410:	681b      	ldr	r3, [r3, #0]
 8103412:	4a5f      	ldr	r2, [pc, #380]	; (8103590 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103414:	4293      	cmp	r3, r2
 8103416:	d102      	bne.n	810341e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8103418:	4b5e      	ldr	r3, [pc, #376]	; (8103594 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 810341a:	60bb      	str	r3, [r7, #8]
 810341c:	e001      	b.n	8103422 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 810341e:	2300      	movs	r3, #0
 8103420:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8103422:	68bb      	ldr	r3, [r7, #8]
 8103424:	2b00      	cmp	r3, #0
 8103426:	d10b      	bne.n	8103440 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8103428:	687b      	ldr	r3, [r7, #4]
 810342a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810342c:	f043 0220 	orr.w	r2, r3, #32
 8103430:	687b      	ldr	r3, [r7, #4]
 8103432:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8103434:	687b      	ldr	r3, [r7, #4]
 8103436:	2200      	movs	r2, #0
 8103438:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 810343c:	2301      	movs	r3, #1
 810343e:	e0a3      	b.n	8103588 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8103440:	68bb      	ldr	r3, [r7, #8]
 8103442:	4618      	mov	r0, r3
 8103444:	f7ff ffb9 	bl	81033ba <LL_ADC_REG_IsConversionOngoing>
 8103448:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 810344a:	687b      	ldr	r3, [r7, #4]
 810344c:	681b      	ldr	r3, [r3, #0]
 810344e:	4618      	mov	r0, r3
 8103450:	f7ff ffb3 	bl	81033ba <LL_ADC_REG_IsConversionOngoing>
 8103454:	4603      	mov	r3, r0
 8103456:	2b00      	cmp	r3, #0
 8103458:	f040 8085 	bne.w	8103566 <HAL_ADCEx_MultiModeConfigChannel+0x186>
      && (tmphadcSlave_conversion_on_going == 0UL))
 810345c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 810345e:	2b00      	cmp	r3, #0
 8103460:	f040 8081 	bne.w	8103566 <HAL_ADCEx_MultiModeConfigChannel+0x186>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8103464:	687b      	ldr	r3, [r7, #4]
 8103466:	681b      	ldr	r3, [r3, #0]
 8103468:	4a49      	ldr	r2, [pc, #292]	; (8103590 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 810346a:	4293      	cmp	r3, r2
 810346c:	d004      	beq.n	8103478 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 810346e:	687b      	ldr	r3, [r7, #4]
 8103470:	681b      	ldr	r3, [r3, #0]
 8103472:	4a48      	ldr	r2, [pc, #288]	; (8103594 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8103474:	4293      	cmp	r3, r2
 8103476:	d101      	bne.n	810347c <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8103478:	4b47      	ldr	r3, [pc, #284]	; (8103598 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 810347a:	e000      	b.n	810347e <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 810347c:	4b47      	ldr	r3, [pc, #284]	; (810359c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 810347e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8103480:	683b      	ldr	r3, [r7, #0]
 8103482:	681b      	ldr	r3, [r3, #0]
 8103484:	2b00      	cmp	r3, #0
 8103486:	d03b      	beq.n	8103500 <HAL_ADCEx_MultiModeConfigChannel+0x120>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8103488:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810348a:	689b      	ldr	r3, [r3, #8]
 810348c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8103490:	683b      	ldr	r3, [r7, #0]
 8103492:	685b      	ldr	r3, [r3, #4]
 8103494:	431a      	orrs	r2, r3
 8103496:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103498:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 810349a:	687b      	ldr	r3, [r7, #4]
 810349c:	681b      	ldr	r3, [r3, #0]
 810349e:	4a3c      	ldr	r2, [pc, #240]	; (8103590 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81034a0:	4293      	cmp	r3, r2
 81034a2:	d004      	beq.n	81034ae <HAL_ADCEx_MultiModeConfigChannel+0xce>
 81034a4:	687b      	ldr	r3, [r7, #4]
 81034a6:	681b      	ldr	r3, [r3, #0]
 81034a8:	4a3a      	ldr	r2, [pc, #232]	; (8103594 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81034aa:	4293      	cmp	r3, r2
 81034ac:	d10e      	bne.n	81034cc <HAL_ADCEx_MultiModeConfigChannel+0xec>
 81034ae:	4838      	ldr	r0, [pc, #224]	; (8103590 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81034b0:	f7ff ff70 	bl	8103394 <LL_ADC_IsEnabled>
 81034b4:	4604      	mov	r4, r0
 81034b6:	4837      	ldr	r0, [pc, #220]	; (8103594 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81034b8:	f7ff ff6c 	bl	8103394 <LL_ADC_IsEnabled>
 81034bc:	4603      	mov	r3, r0
 81034be:	4323      	orrs	r3, r4
 81034c0:	2b00      	cmp	r3, #0
 81034c2:	bf0c      	ite	eq
 81034c4:	2301      	moveq	r3, #1
 81034c6:	2300      	movne	r3, #0
 81034c8:	b2db      	uxtb	r3, r3
 81034ca:	e008      	b.n	81034de <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 81034cc:	4834      	ldr	r0, [pc, #208]	; (81035a0 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 81034ce:	f7ff ff61 	bl	8103394 <LL_ADC_IsEnabled>
 81034d2:	4603      	mov	r3, r0
 81034d4:	2b00      	cmp	r3, #0
 81034d6:	bf0c      	ite	eq
 81034d8:	2301      	moveq	r3, #1
 81034da:	2300      	movne	r3, #0
 81034dc:	b2db      	uxtb	r3, r3
 81034de:	2b00      	cmp	r3, #0
 81034e0:	d04b      	beq.n	810357a <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 81034e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81034e4:	689b      	ldr	r3, [r3, #8]
 81034e6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 81034ea:	f023 030f 	bic.w	r3, r3, #15
 81034ee:	683a      	ldr	r2, [r7, #0]
 81034f0:	6811      	ldr	r1, [r2, #0]
 81034f2:	683a      	ldr	r2, [r7, #0]
 81034f4:	6892      	ldr	r2, [r2, #8]
 81034f6:	430a      	orrs	r2, r1
 81034f8:	431a      	orrs	r2, r3
 81034fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81034fc:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 81034fe:	e03c      	b.n	810357a <HAL_ADCEx_MultiModeConfigChannel+0x19a>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8103500:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103502:	689b      	ldr	r3, [r3, #8]
 8103504:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8103508:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810350a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 810350c:	687b      	ldr	r3, [r7, #4]
 810350e:	681b      	ldr	r3, [r3, #0]
 8103510:	4a1f      	ldr	r2, [pc, #124]	; (8103590 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103512:	4293      	cmp	r3, r2
 8103514:	d004      	beq.n	8103520 <HAL_ADCEx_MultiModeConfigChannel+0x140>
 8103516:	687b      	ldr	r3, [r7, #4]
 8103518:	681b      	ldr	r3, [r3, #0]
 810351a:	4a1e      	ldr	r2, [pc, #120]	; (8103594 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 810351c:	4293      	cmp	r3, r2
 810351e:	d10e      	bne.n	810353e <HAL_ADCEx_MultiModeConfigChannel+0x15e>
 8103520:	481b      	ldr	r0, [pc, #108]	; (8103590 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103522:	f7ff ff37 	bl	8103394 <LL_ADC_IsEnabled>
 8103526:	4604      	mov	r4, r0
 8103528:	481a      	ldr	r0, [pc, #104]	; (8103594 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 810352a:	f7ff ff33 	bl	8103394 <LL_ADC_IsEnabled>
 810352e:	4603      	mov	r3, r0
 8103530:	4323      	orrs	r3, r4
 8103532:	2b00      	cmp	r3, #0
 8103534:	bf0c      	ite	eq
 8103536:	2301      	moveq	r3, #1
 8103538:	2300      	movne	r3, #0
 810353a:	b2db      	uxtb	r3, r3
 810353c:	e008      	b.n	8103550 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 810353e:	4818      	ldr	r0, [pc, #96]	; (81035a0 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8103540:	f7ff ff28 	bl	8103394 <LL_ADC_IsEnabled>
 8103544:	4603      	mov	r3, r0
 8103546:	2b00      	cmp	r3, #0
 8103548:	bf0c      	ite	eq
 810354a:	2301      	moveq	r3, #1
 810354c:	2300      	movne	r3, #0
 810354e:	b2db      	uxtb	r3, r3
 8103550:	2b00      	cmp	r3, #0
 8103552:	d012      	beq.n	810357a <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8103554:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103556:	689b      	ldr	r3, [r3, #8]
 8103558:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 810355c:	f023 030f 	bic.w	r3, r3, #15
 8103560:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8103562:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8103564:	e009      	b.n	810357a <HAL_ADCEx_MultiModeConfigChannel+0x19a>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8103566:	687b      	ldr	r3, [r7, #4]
 8103568:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810356a:	f043 0220 	orr.w	r2, r3, #32
 810356e:	687b      	ldr	r3, [r7, #4]
 8103570:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8103572:	2301      	movs	r3, #1
 8103574:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8103578:	e000      	b.n	810357c <HAL_ADCEx_MultiModeConfigChannel+0x19c>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 810357a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 810357c:	687b      	ldr	r3, [r7, #4]
 810357e:	2200      	movs	r2, #0
 8103580:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8103584:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8103588:	4618      	mov	r0, r3
 810358a:	377c      	adds	r7, #124	; 0x7c
 810358c:	46bd      	mov	sp, r7
 810358e:	bd90      	pop	{r4, r7, pc}
 8103590:	40022000 	.word	0x40022000
 8103594:	40022100 	.word	0x40022100
 8103598:	40022300 	.word	0x40022300
 810359c:	58026300 	.word	0x58026300
 81035a0:	58026000 	.word	0x58026000

081035a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81035a4:	b480      	push	{r7}
 81035a6:	b085      	sub	sp, #20
 81035a8:	af00      	add	r7, sp, #0
 81035aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 81035ac:	687b      	ldr	r3, [r7, #4]
 81035ae:	f003 0307 	and.w	r3, r3, #7
 81035b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81035b4:	4b0c      	ldr	r3, [pc, #48]	; (81035e8 <__NVIC_SetPriorityGrouping+0x44>)
 81035b6:	68db      	ldr	r3, [r3, #12]
 81035b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81035ba:	68ba      	ldr	r2, [r7, #8]
 81035bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 81035c0:	4013      	ands	r3, r2
 81035c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81035c4:	68fb      	ldr	r3, [r7, #12]
 81035c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81035c8:	68bb      	ldr	r3, [r7, #8]
 81035ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81035cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 81035d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81035d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81035d6:	4a04      	ldr	r2, [pc, #16]	; (81035e8 <__NVIC_SetPriorityGrouping+0x44>)
 81035d8:	68bb      	ldr	r3, [r7, #8]
 81035da:	60d3      	str	r3, [r2, #12]
}
 81035dc:	bf00      	nop
 81035de:	3714      	adds	r7, #20
 81035e0:	46bd      	mov	sp, r7
 81035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81035e6:	4770      	bx	lr
 81035e8:	e000ed00 	.word	0xe000ed00

081035ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81035ec:	b480      	push	{r7}
 81035ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81035f0:	4b04      	ldr	r3, [pc, #16]	; (8103604 <__NVIC_GetPriorityGrouping+0x18>)
 81035f2:	68db      	ldr	r3, [r3, #12]
 81035f4:	0a1b      	lsrs	r3, r3, #8
 81035f6:	f003 0307 	and.w	r3, r3, #7
}
 81035fa:	4618      	mov	r0, r3
 81035fc:	46bd      	mov	sp, r7
 81035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103602:	4770      	bx	lr
 8103604:	e000ed00 	.word	0xe000ed00

08103608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8103608:	b480      	push	{r7}
 810360a:	b083      	sub	sp, #12
 810360c:	af00      	add	r7, sp, #0
 810360e:	4603      	mov	r3, r0
 8103610:	6039      	str	r1, [r7, #0]
 8103612:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8103614:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103618:	2b00      	cmp	r3, #0
 810361a:	db0a      	blt.n	8103632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810361c:	683b      	ldr	r3, [r7, #0]
 810361e:	b2da      	uxtb	r2, r3
 8103620:	490c      	ldr	r1, [pc, #48]	; (8103654 <__NVIC_SetPriority+0x4c>)
 8103622:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103626:	0112      	lsls	r2, r2, #4
 8103628:	b2d2      	uxtb	r2, r2
 810362a:	440b      	add	r3, r1
 810362c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8103630:	e00a      	b.n	8103648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103632:	683b      	ldr	r3, [r7, #0]
 8103634:	b2da      	uxtb	r2, r3
 8103636:	4908      	ldr	r1, [pc, #32]	; (8103658 <__NVIC_SetPriority+0x50>)
 8103638:	88fb      	ldrh	r3, [r7, #6]
 810363a:	f003 030f 	and.w	r3, r3, #15
 810363e:	3b04      	subs	r3, #4
 8103640:	0112      	lsls	r2, r2, #4
 8103642:	b2d2      	uxtb	r2, r2
 8103644:	440b      	add	r3, r1
 8103646:	761a      	strb	r2, [r3, #24]
}
 8103648:	bf00      	nop
 810364a:	370c      	adds	r7, #12
 810364c:	46bd      	mov	sp, r7
 810364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103652:	4770      	bx	lr
 8103654:	e000e100 	.word	0xe000e100
 8103658:	e000ed00 	.word	0xe000ed00

0810365c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810365c:	b480      	push	{r7}
 810365e:	b089      	sub	sp, #36	; 0x24
 8103660:	af00      	add	r7, sp, #0
 8103662:	60f8      	str	r0, [r7, #12]
 8103664:	60b9      	str	r1, [r7, #8]
 8103666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8103668:	68fb      	ldr	r3, [r7, #12]
 810366a:	f003 0307 	and.w	r3, r3, #7
 810366e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8103670:	69fb      	ldr	r3, [r7, #28]
 8103672:	f1c3 0307 	rsb	r3, r3, #7
 8103676:	2b04      	cmp	r3, #4
 8103678:	bf28      	it	cs
 810367a:	2304      	movcs	r3, #4
 810367c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 810367e:	69fb      	ldr	r3, [r7, #28]
 8103680:	3304      	adds	r3, #4
 8103682:	2b06      	cmp	r3, #6
 8103684:	d902      	bls.n	810368c <NVIC_EncodePriority+0x30>
 8103686:	69fb      	ldr	r3, [r7, #28]
 8103688:	3b03      	subs	r3, #3
 810368a:	e000      	b.n	810368e <NVIC_EncodePriority+0x32>
 810368c:	2300      	movs	r3, #0
 810368e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8103690:	f04f 32ff 	mov.w	r2, #4294967295
 8103694:	69bb      	ldr	r3, [r7, #24]
 8103696:	fa02 f303 	lsl.w	r3, r2, r3
 810369a:	43da      	mvns	r2, r3
 810369c:	68bb      	ldr	r3, [r7, #8]
 810369e:	401a      	ands	r2, r3
 81036a0:	697b      	ldr	r3, [r7, #20]
 81036a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81036a4:	f04f 31ff 	mov.w	r1, #4294967295
 81036a8:	697b      	ldr	r3, [r7, #20]
 81036aa:	fa01 f303 	lsl.w	r3, r1, r3
 81036ae:	43d9      	mvns	r1, r3
 81036b0:	687b      	ldr	r3, [r7, #4]
 81036b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81036b4:	4313      	orrs	r3, r2
         );
}
 81036b6:	4618      	mov	r0, r3
 81036b8:	3724      	adds	r7, #36	; 0x24
 81036ba:	46bd      	mov	sp, r7
 81036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81036c0:	4770      	bx	lr
	...

081036c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81036c4:	b580      	push	{r7, lr}
 81036c6:	b082      	sub	sp, #8
 81036c8:	af00      	add	r7, sp, #0
 81036ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81036cc:	687b      	ldr	r3, [r7, #4]
 81036ce:	3b01      	subs	r3, #1
 81036d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81036d4:	d301      	bcc.n	81036da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81036d6:	2301      	movs	r3, #1
 81036d8:	e00f      	b.n	81036fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 81036da:	4a0a      	ldr	r2, [pc, #40]	; (8103704 <SysTick_Config+0x40>)
 81036dc:	687b      	ldr	r3, [r7, #4]
 81036de:	3b01      	subs	r3, #1
 81036e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 81036e2:	210f      	movs	r1, #15
 81036e4:	f04f 30ff 	mov.w	r0, #4294967295
 81036e8:	f7ff ff8e 	bl	8103608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 81036ec:	4b05      	ldr	r3, [pc, #20]	; (8103704 <SysTick_Config+0x40>)
 81036ee:	2200      	movs	r2, #0
 81036f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 81036f2:	4b04      	ldr	r3, [pc, #16]	; (8103704 <SysTick_Config+0x40>)
 81036f4:	2207      	movs	r2, #7
 81036f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 81036f8:	2300      	movs	r3, #0
}
 81036fa:	4618      	mov	r0, r3
 81036fc:	3708      	adds	r7, #8
 81036fe:	46bd      	mov	sp, r7
 8103700:	bd80      	pop	{r7, pc}
 8103702:	bf00      	nop
 8103704:	e000e010 	.word	0xe000e010

08103708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8103708:	b580      	push	{r7, lr}
 810370a:	b082      	sub	sp, #8
 810370c:	af00      	add	r7, sp, #0
 810370e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8103710:	6878      	ldr	r0, [r7, #4]
 8103712:	f7ff ff47 	bl	81035a4 <__NVIC_SetPriorityGrouping>
}
 8103716:	bf00      	nop
 8103718:	3708      	adds	r7, #8
 810371a:	46bd      	mov	sp, r7
 810371c:	bd80      	pop	{r7, pc}

0810371e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810371e:	b580      	push	{r7, lr}
 8103720:	b086      	sub	sp, #24
 8103722:	af00      	add	r7, sp, #0
 8103724:	4603      	mov	r3, r0
 8103726:	60b9      	str	r1, [r7, #8]
 8103728:	607a      	str	r2, [r7, #4]
 810372a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 810372c:	f7ff ff5e 	bl	81035ec <__NVIC_GetPriorityGrouping>
 8103730:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8103732:	687a      	ldr	r2, [r7, #4]
 8103734:	68b9      	ldr	r1, [r7, #8]
 8103736:	6978      	ldr	r0, [r7, #20]
 8103738:	f7ff ff90 	bl	810365c <NVIC_EncodePriority>
 810373c:	4602      	mov	r2, r0
 810373e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8103742:	4611      	mov	r1, r2
 8103744:	4618      	mov	r0, r3
 8103746:	f7ff ff5f 	bl	8103608 <__NVIC_SetPriority>
}
 810374a:	bf00      	nop
 810374c:	3718      	adds	r7, #24
 810374e:	46bd      	mov	sp, r7
 8103750:	bd80      	pop	{r7, pc}

08103752 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8103752:	b580      	push	{r7, lr}
 8103754:	b082      	sub	sp, #8
 8103756:	af00      	add	r7, sp, #0
 8103758:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 810375a:	6878      	ldr	r0, [r7, #4]
 810375c:	f7ff ffb2 	bl	81036c4 <SysTick_Config>
 8103760:	4603      	mov	r3, r0
}
 8103762:	4618      	mov	r0, r3
 8103764:	3708      	adds	r7, #8
 8103766:	46bd      	mov	sp, r7
 8103768:	bd80      	pop	{r7, pc}
	...

0810376c <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 810376c:	b480      	push	{r7}
 810376e:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8103770:	4b07      	ldr	r3, [pc, #28]	; (8103790 <HAL_GetCurrentCPUID+0x24>)
 8103772:	681b      	ldr	r3, [r3, #0]
 8103774:	091b      	lsrs	r3, r3, #4
 8103776:	f003 030f 	and.w	r3, r3, #15
 810377a:	2b07      	cmp	r3, #7
 810377c:	d101      	bne.n	8103782 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 810377e:	2303      	movs	r3, #3
 8103780:	e000      	b.n	8103784 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8103782:	2301      	movs	r3, #1
  }
}
 8103784:	4618      	mov	r0, r3
 8103786:	46bd      	mov	sp, r7
 8103788:	f85d 7b04 	ldr.w	r7, [sp], #4
 810378c:	4770      	bx	lr
 810378e:	bf00      	nop
 8103790:	e000ed00 	.word	0xe000ed00

08103794 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8103794:	b480      	push	{r7}
 8103796:	b089      	sub	sp, #36	; 0x24
 8103798:	af00      	add	r7, sp, #0
 810379a:	6078      	str	r0, [r7, #4]
 810379c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 810379e:	2300      	movs	r3, #0
 81037a0:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 81037a2:	4b89      	ldr	r3, [pc, #548]	; (81039c8 <HAL_GPIO_Init+0x234>)
 81037a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81037a6:	e194      	b.n	8103ad2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 81037a8:	683b      	ldr	r3, [r7, #0]
 81037aa:	681a      	ldr	r2, [r3, #0]
 81037ac:	2101      	movs	r1, #1
 81037ae:	69fb      	ldr	r3, [r7, #28]
 81037b0:	fa01 f303 	lsl.w	r3, r1, r3
 81037b4:	4013      	ands	r3, r2
 81037b6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 81037b8:	693b      	ldr	r3, [r7, #16]
 81037ba:	2b00      	cmp	r3, #0
 81037bc:	f000 8186 	beq.w	8103acc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 81037c0:	683b      	ldr	r3, [r7, #0]
 81037c2:	685b      	ldr	r3, [r3, #4]
 81037c4:	f003 0303 	and.w	r3, r3, #3
 81037c8:	2b01      	cmp	r3, #1
 81037ca:	d005      	beq.n	81037d8 <HAL_GPIO_Init+0x44>
 81037cc:	683b      	ldr	r3, [r7, #0]
 81037ce:	685b      	ldr	r3, [r3, #4]
 81037d0:	f003 0303 	and.w	r3, r3, #3
 81037d4:	2b02      	cmp	r3, #2
 81037d6:	d130      	bne.n	810383a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 81037d8:	687b      	ldr	r3, [r7, #4]
 81037da:	689b      	ldr	r3, [r3, #8]
 81037dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 81037de:	69fb      	ldr	r3, [r7, #28]
 81037e0:	005b      	lsls	r3, r3, #1
 81037e2:	2203      	movs	r2, #3
 81037e4:	fa02 f303 	lsl.w	r3, r2, r3
 81037e8:	43db      	mvns	r3, r3
 81037ea:	69ba      	ldr	r2, [r7, #24]
 81037ec:	4013      	ands	r3, r2
 81037ee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 81037f0:	683b      	ldr	r3, [r7, #0]
 81037f2:	68da      	ldr	r2, [r3, #12]
 81037f4:	69fb      	ldr	r3, [r7, #28]
 81037f6:	005b      	lsls	r3, r3, #1
 81037f8:	fa02 f303 	lsl.w	r3, r2, r3
 81037fc:	69ba      	ldr	r2, [r7, #24]
 81037fe:	4313      	orrs	r3, r2
 8103800:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8103802:	687b      	ldr	r3, [r7, #4]
 8103804:	69ba      	ldr	r2, [r7, #24]
 8103806:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8103808:	687b      	ldr	r3, [r7, #4]
 810380a:	685b      	ldr	r3, [r3, #4]
 810380c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 810380e:	2201      	movs	r2, #1
 8103810:	69fb      	ldr	r3, [r7, #28]
 8103812:	fa02 f303 	lsl.w	r3, r2, r3
 8103816:	43db      	mvns	r3, r3
 8103818:	69ba      	ldr	r2, [r7, #24]
 810381a:	4013      	ands	r3, r2
 810381c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 810381e:	683b      	ldr	r3, [r7, #0]
 8103820:	685b      	ldr	r3, [r3, #4]
 8103822:	091b      	lsrs	r3, r3, #4
 8103824:	f003 0201 	and.w	r2, r3, #1
 8103828:	69fb      	ldr	r3, [r7, #28]
 810382a:	fa02 f303 	lsl.w	r3, r2, r3
 810382e:	69ba      	ldr	r2, [r7, #24]
 8103830:	4313      	orrs	r3, r2
 8103832:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8103834:	687b      	ldr	r3, [r7, #4]
 8103836:	69ba      	ldr	r2, [r7, #24]
 8103838:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 810383a:	683b      	ldr	r3, [r7, #0]
 810383c:	685b      	ldr	r3, [r3, #4]
 810383e:	f003 0303 	and.w	r3, r3, #3
 8103842:	2b03      	cmp	r3, #3
 8103844:	d017      	beq.n	8103876 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8103846:	687b      	ldr	r3, [r7, #4]
 8103848:	68db      	ldr	r3, [r3, #12]
 810384a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 810384c:	69fb      	ldr	r3, [r7, #28]
 810384e:	005b      	lsls	r3, r3, #1
 8103850:	2203      	movs	r2, #3
 8103852:	fa02 f303 	lsl.w	r3, r2, r3
 8103856:	43db      	mvns	r3, r3
 8103858:	69ba      	ldr	r2, [r7, #24]
 810385a:	4013      	ands	r3, r2
 810385c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 810385e:	683b      	ldr	r3, [r7, #0]
 8103860:	689a      	ldr	r2, [r3, #8]
 8103862:	69fb      	ldr	r3, [r7, #28]
 8103864:	005b      	lsls	r3, r3, #1
 8103866:	fa02 f303 	lsl.w	r3, r2, r3
 810386a:	69ba      	ldr	r2, [r7, #24]
 810386c:	4313      	orrs	r3, r2
 810386e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8103870:	687b      	ldr	r3, [r7, #4]
 8103872:	69ba      	ldr	r2, [r7, #24]
 8103874:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8103876:	683b      	ldr	r3, [r7, #0]
 8103878:	685b      	ldr	r3, [r3, #4]
 810387a:	f003 0303 	and.w	r3, r3, #3
 810387e:	2b02      	cmp	r3, #2
 8103880:	d123      	bne.n	81038ca <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8103882:	69fb      	ldr	r3, [r7, #28]
 8103884:	08da      	lsrs	r2, r3, #3
 8103886:	687b      	ldr	r3, [r7, #4]
 8103888:	3208      	adds	r2, #8
 810388a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810388e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8103890:	69fb      	ldr	r3, [r7, #28]
 8103892:	f003 0307 	and.w	r3, r3, #7
 8103896:	009b      	lsls	r3, r3, #2
 8103898:	220f      	movs	r2, #15
 810389a:	fa02 f303 	lsl.w	r3, r2, r3
 810389e:	43db      	mvns	r3, r3
 81038a0:	69ba      	ldr	r2, [r7, #24]
 81038a2:	4013      	ands	r3, r2
 81038a4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 81038a6:	683b      	ldr	r3, [r7, #0]
 81038a8:	691a      	ldr	r2, [r3, #16]
 81038aa:	69fb      	ldr	r3, [r7, #28]
 81038ac:	f003 0307 	and.w	r3, r3, #7
 81038b0:	009b      	lsls	r3, r3, #2
 81038b2:	fa02 f303 	lsl.w	r3, r2, r3
 81038b6:	69ba      	ldr	r2, [r7, #24]
 81038b8:	4313      	orrs	r3, r2
 81038ba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 81038bc:	69fb      	ldr	r3, [r7, #28]
 81038be:	08da      	lsrs	r2, r3, #3
 81038c0:	687b      	ldr	r3, [r7, #4]
 81038c2:	3208      	adds	r2, #8
 81038c4:	69b9      	ldr	r1, [r7, #24]
 81038c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 81038ca:	687b      	ldr	r3, [r7, #4]
 81038cc:	681b      	ldr	r3, [r3, #0]
 81038ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 81038d0:	69fb      	ldr	r3, [r7, #28]
 81038d2:	005b      	lsls	r3, r3, #1
 81038d4:	2203      	movs	r2, #3
 81038d6:	fa02 f303 	lsl.w	r3, r2, r3
 81038da:	43db      	mvns	r3, r3
 81038dc:	69ba      	ldr	r2, [r7, #24]
 81038de:	4013      	ands	r3, r2
 81038e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 81038e2:	683b      	ldr	r3, [r7, #0]
 81038e4:	685b      	ldr	r3, [r3, #4]
 81038e6:	f003 0203 	and.w	r2, r3, #3
 81038ea:	69fb      	ldr	r3, [r7, #28]
 81038ec:	005b      	lsls	r3, r3, #1
 81038ee:	fa02 f303 	lsl.w	r3, r2, r3
 81038f2:	69ba      	ldr	r2, [r7, #24]
 81038f4:	4313      	orrs	r3, r2
 81038f6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 81038f8:	687b      	ldr	r3, [r7, #4]
 81038fa:	69ba      	ldr	r2, [r7, #24]
 81038fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 81038fe:	683b      	ldr	r3, [r7, #0]
 8103900:	685b      	ldr	r3, [r3, #4]
 8103902:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8103906:	2b00      	cmp	r3, #0
 8103908:	f000 80e0 	beq.w	8103acc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 810390c:	4b2f      	ldr	r3, [pc, #188]	; (81039cc <HAL_GPIO_Init+0x238>)
 810390e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8103912:	4a2e      	ldr	r2, [pc, #184]	; (81039cc <HAL_GPIO_Init+0x238>)
 8103914:	f043 0302 	orr.w	r3, r3, #2
 8103918:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 810391c:	4b2b      	ldr	r3, [pc, #172]	; (81039cc <HAL_GPIO_Init+0x238>)
 810391e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8103922:	f003 0302 	and.w	r3, r3, #2
 8103926:	60fb      	str	r3, [r7, #12]
 8103928:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 810392a:	4a29      	ldr	r2, [pc, #164]	; (81039d0 <HAL_GPIO_Init+0x23c>)
 810392c:	69fb      	ldr	r3, [r7, #28]
 810392e:	089b      	lsrs	r3, r3, #2
 8103930:	3302      	adds	r3, #2
 8103932:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8103936:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8103938:	69fb      	ldr	r3, [r7, #28]
 810393a:	f003 0303 	and.w	r3, r3, #3
 810393e:	009b      	lsls	r3, r3, #2
 8103940:	220f      	movs	r2, #15
 8103942:	fa02 f303 	lsl.w	r3, r2, r3
 8103946:	43db      	mvns	r3, r3
 8103948:	69ba      	ldr	r2, [r7, #24]
 810394a:	4013      	ands	r3, r2
 810394c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 810394e:	687b      	ldr	r3, [r7, #4]
 8103950:	4a20      	ldr	r2, [pc, #128]	; (81039d4 <HAL_GPIO_Init+0x240>)
 8103952:	4293      	cmp	r3, r2
 8103954:	d052      	beq.n	81039fc <HAL_GPIO_Init+0x268>
 8103956:	687b      	ldr	r3, [r7, #4]
 8103958:	4a1f      	ldr	r2, [pc, #124]	; (81039d8 <HAL_GPIO_Init+0x244>)
 810395a:	4293      	cmp	r3, r2
 810395c:	d031      	beq.n	81039c2 <HAL_GPIO_Init+0x22e>
 810395e:	687b      	ldr	r3, [r7, #4]
 8103960:	4a1e      	ldr	r2, [pc, #120]	; (81039dc <HAL_GPIO_Init+0x248>)
 8103962:	4293      	cmp	r3, r2
 8103964:	d02b      	beq.n	81039be <HAL_GPIO_Init+0x22a>
 8103966:	687b      	ldr	r3, [r7, #4]
 8103968:	4a1d      	ldr	r2, [pc, #116]	; (81039e0 <HAL_GPIO_Init+0x24c>)
 810396a:	4293      	cmp	r3, r2
 810396c:	d025      	beq.n	81039ba <HAL_GPIO_Init+0x226>
 810396e:	687b      	ldr	r3, [r7, #4]
 8103970:	4a1c      	ldr	r2, [pc, #112]	; (81039e4 <HAL_GPIO_Init+0x250>)
 8103972:	4293      	cmp	r3, r2
 8103974:	d01f      	beq.n	81039b6 <HAL_GPIO_Init+0x222>
 8103976:	687b      	ldr	r3, [r7, #4]
 8103978:	4a1b      	ldr	r2, [pc, #108]	; (81039e8 <HAL_GPIO_Init+0x254>)
 810397a:	4293      	cmp	r3, r2
 810397c:	d019      	beq.n	81039b2 <HAL_GPIO_Init+0x21e>
 810397e:	687b      	ldr	r3, [r7, #4]
 8103980:	4a1a      	ldr	r2, [pc, #104]	; (81039ec <HAL_GPIO_Init+0x258>)
 8103982:	4293      	cmp	r3, r2
 8103984:	d013      	beq.n	81039ae <HAL_GPIO_Init+0x21a>
 8103986:	687b      	ldr	r3, [r7, #4]
 8103988:	4a19      	ldr	r2, [pc, #100]	; (81039f0 <HAL_GPIO_Init+0x25c>)
 810398a:	4293      	cmp	r3, r2
 810398c:	d00d      	beq.n	81039aa <HAL_GPIO_Init+0x216>
 810398e:	687b      	ldr	r3, [r7, #4]
 8103990:	4a18      	ldr	r2, [pc, #96]	; (81039f4 <HAL_GPIO_Init+0x260>)
 8103992:	4293      	cmp	r3, r2
 8103994:	d007      	beq.n	81039a6 <HAL_GPIO_Init+0x212>
 8103996:	687b      	ldr	r3, [r7, #4]
 8103998:	4a17      	ldr	r2, [pc, #92]	; (81039f8 <HAL_GPIO_Init+0x264>)
 810399a:	4293      	cmp	r3, r2
 810399c:	d101      	bne.n	81039a2 <HAL_GPIO_Init+0x20e>
 810399e:	2309      	movs	r3, #9
 81039a0:	e02d      	b.n	81039fe <HAL_GPIO_Init+0x26a>
 81039a2:	230a      	movs	r3, #10
 81039a4:	e02b      	b.n	81039fe <HAL_GPIO_Init+0x26a>
 81039a6:	2308      	movs	r3, #8
 81039a8:	e029      	b.n	81039fe <HAL_GPIO_Init+0x26a>
 81039aa:	2307      	movs	r3, #7
 81039ac:	e027      	b.n	81039fe <HAL_GPIO_Init+0x26a>
 81039ae:	2306      	movs	r3, #6
 81039b0:	e025      	b.n	81039fe <HAL_GPIO_Init+0x26a>
 81039b2:	2305      	movs	r3, #5
 81039b4:	e023      	b.n	81039fe <HAL_GPIO_Init+0x26a>
 81039b6:	2304      	movs	r3, #4
 81039b8:	e021      	b.n	81039fe <HAL_GPIO_Init+0x26a>
 81039ba:	2303      	movs	r3, #3
 81039bc:	e01f      	b.n	81039fe <HAL_GPIO_Init+0x26a>
 81039be:	2302      	movs	r3, #2
 81039c0:	e01d      	b.n	81039fe <HAL_GPIO_Init+0x26a>
 81039c2:	2301      	movs	r3, #1
 81039c4:	e01b      	b.n	81039fe <HAL_GPIO_Init+0x26a>
 81039c6:	bf00      	nop
 81039c8:	580000c0 	.word	0x580000c0
 81039cc:	58024400 	.word	0x58024400
 81039d0:	58000400 	.word	0x58000400
 81039d4:	58020000 	.word	0x58020000
 81039d8:	58020400 	.word	0x58020400
 81039dc:	58020800 	.word	0x58020800
 81039e0:	58020c00 	.word	0x58020c00
 81039e4:	58021000 	.word	0x58021000
 81039e8:	58021400 	.word	0x58021400
 81039ec:	58021800 	.word	0x58021800
 81039f0:	58021c00 	.word	0x58021c00
 81039f4:	58022000 	.word	0x58022000
 81039f8:	58022400 	.word	0x58022400
 81039fc:	2300      	movs	r3, #0
 81039fe:	69fa      	ldr	r2, [r7, #28]
 8103a00:	f002 0203 	and.w	r2, r2, #3
 8103a04:	0092      	lsls	r2, r2, #2
 8103a06:	4093      	lsls	r3, r2
 8103a08:	69ba      	ldr	r2, [r7, #24]
 8103a0a:	4313      	orrs	r3, r2
 8103a0c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8103a0e:	4938      	ldr	r1, [pc, #224]	; (8103af0 <HAL_GPIO_Init+0x35c>)
 8103a10:	69fb      	ldr	r3, [r7, #28]
 8103a12:	089b      	lsrs	r3, r3, #2
 8103a14:	3302      	adds	r3, #2
 8103a16:	69ba      	ldr	r2, [r7, #24]
 8103a18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8103a1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8103a20:	681b      	ldr	r3, [r3, #0]
 8103a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103a24:	693b      	ldr	r3, [r7, #16]
 8103a26:	43db      	mvns	r3, r3
 8103a28:	69ba      	ldr	r2, [r7, #24]
 8103a2a:	4013      	ands	r3, r2
 8103a2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8103a2e:	683b      	ldr	r3, [r7, #0]
 8103a30:	685b      	ldr	r3, [r3, #4]
 8103a32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8103a36:	2b00      	cmp	r3, #0
 8103a38:	d003      	beq.n	8103a42 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8103a3a:	69ba      	ldr	r2, [r7, #24]
 8103a3c:	693b      	ldr	r3, [r7, #16]
 8103a3e:	4313      	orrs	r3, r2
 8103a40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8103a42:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8103a46:	69bb      	ldr	r3, [r7, #24]
 8103a48:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8103a4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8103a4e:	685b      	ldr	r3, [r3, #4]
 8103a50:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103a52:	693b      	ldr	r3, [r7, #16]
 8103a54:	43db      	mvns	r3, r3
 8103a56:	69ba      	ldr	r2, [r7, #24]
 8103a58:	4013      	ands	r3, r2
 8103a5a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8103a5c:	683b      	ldr	r3, [r7, #0]
 8103a5e:	685b      	ldr	r3, [r3, #4]
 8103a60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8103a64:	2b00      	cmp	r3, #0
 8103a66:	d003      	beq.n	8103a70 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8103a68:	69ba      	ldr	r2, [r7, #24]
 8103a6a:	693b      	ldr	r3, [r7, #16]
 8103a6c:	4313      	orrs	r3, r2
 8103a6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8103a70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8103a74:	69bb      	ldr	r3, [r7, #24]
 8103a76:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8103a78:	697b      	ldr	r3, [r7, #20]
 8103a7a:	685b      	ldr	r3, [r3, #4]
 8103a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103a7e:	693b      	ldr	r3, [r7, #16]
 8103a80:	43db      	mvns	r3, r3
 8103a82:	69ba      	ldr	r2, [r7, #24]
 8103a84:	4013      	ands	r3, r2
 8103a86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8103a88:	683b      	ldr	r3, [r7, #0]
 8103a8a:	685b      	ldr	r3, [r3, #4]
 8103a8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8103a90:	2b00      	cmp	r3, #0
 8103a92:	d003      	beq.n	8103a9c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8103a94:	69ba      	ldr	r2, [r7, #24]
 8103a96:	693b      	ldr	r3, [r7, #16]
 8103a98:	4313      	orrs	r3, r2
 8103a9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8103a9c:	697b      	ldr	r3, [r7, #20]
 8103a9e:	69ba      	ldr	r2, [r7, #24]
 8103aa0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8103aa2:	697b      	ldr	r3, [r7, #20]
 8103aa4:	681b      	ldr	r3, [r3, #0]
 8103aa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103aa8:	693b      	ldr	r3, [r7, #16]
 8103aaa:	43db      	mvns	r3, r3
 8103aac:	69ba      	ldr	r2, [r7, #24]
 8103aae:	4013      	ands	r3, r2
 8103ab0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8103ab2:	683b      	ldr	r3, [r7, #0]
 8103ab4:	685b      	ldr	r3, [r3, #4]
 8103ab6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8103aba:	2b00      	cmp	r3, #0
 8103abc:	d003      	beq.n	8103ac6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8103abe:	69ba      	ldr	r2, [r7, #24]
 8103ac0:	693b      	ldr	r3, [r7, #16]
 8103ac2:	4313      	orrs	r3, r2
 8103ac4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8103ac6:	697b      	ldr	r3, [r7, #20]
 8103ac8:	69ba      	ldr	r2, [r7, #24]
 8103aca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8103acc:	69fb      	ldr	r3, [r7, #28]
 8103ace:	3301      	adds	r3, #1
 8103ad0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8103ad2:	683b      	ldr	r3, [r7, #0]
 8103ad4:	681a      	ldr	r2, [r3, #0]
 8103ad6:	69fb      	ldr	r3, [r7, #28]
 8103ad8:	fa22 f303 	lsr.w	r3, r2, r3
 8103adc:	2b00      	cmp	r3, #0
 8103ade:	f47f ae63 	bne.w	81037a8 <HAL_GPIO_Init+0x14>
  }
}
 8103ae2:	bf00      	nop
 8103ae4:	bf00      	nop
 8103ae6:	3724      	adds	r7, #36	; 0x24
 8103ae8:	46bd      	mov	sp, r7
 8103aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103aee:	4770      	bx	lr
 8103af0:	58000400 	.word	0x58000400

08103af4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8103af4:	b480      	push	{r7}
 8103af6:	b083      	sub	sp, #12
 8103af8:	af00      	add	r7, sp, #0
 8103afa:	6078      	str	r0, [r7, #4]
 8103afc:	460b      	mov	r3, r1
 8103afe:	807b      	strh	r3, [r7, #2]
 8103b00:	4613      	mov	r3, r2
 8103b02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8103b04:	787b      	ldrb	r3, [r7, #1]
 8103b06:	2b00      	cmp	r3, #0
 8103b08:	d003      	beq.n	8103b12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8103b0a:	887a      	ldrh	r2, [r7, #2]
 8103b0c:	687b      	ldr	r3, [r7, #4]
 8103b0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8103b10:	e003      	b.n	8103b1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8103b12:	887b      	ldrh	r3, [r7, #2]
 8103b14:	041a      	lsls	r2, r3, #16
 8103b16:	687b      	ldr	r3, [r7, #4]
 8103b18:	619a      	str	r2, [r3, #24]
}
 8103b1a:	bf00      	nop
 8103b1c:	370c      	adds	r7, #12
 8103b1e:	46bd      	mov	sp, r7
 8103b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103b24:	4770      	bx	lr
	...

08103b28 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8103b28:	b480      	push	{r7}
 8103b2a:	b083      	sub	sp, #12
 8103b2c:	af00      	add	r7, sp, #0
 8103b2e:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8103b30:	4b05      	ldr	r3, [pc, #20]	; (8103b48 <HAL_HSEM_ActivateNotification+0x20>)
 8103b32:	681a      	ldr	r2, [r3, #0]
 8103b34:	4904      	ldr	r1, [pc, #16]	; (8103b48 <HAL_HSEM_ActivateNotification+0x20>)
 8103b36:	687b      	ldr	r3, [r7, #4]
 8103b38:	4313      	orrs	r3, r2
 8103b3a:	600b      	str	r3, [r1, #0]
#endif
}
 8103b3c:	bf00      	nop
 8103b3e:	370c      	adds	r7, #12
 8103b40:	46bd      	mov	sp, r7
 8103b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103b46:	4770      	bx	lr
 8103b48:	58026510 	.word	0x58026510

08103b4c <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8103b4c:	b580      	push	{r7, lr}
 8103b4e:	b084      	sub	sp, #16
 8103b50:	af00      	add	r7, sp, #0
 8103b52:	60f8      	str	r0, [r7, #12]
 8103b54:	460b      	mov	r3, r1
 8103b56:	607a      	str	r2, [r7, #4]
 8103b58:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8103b5a:	4b37      	ldr	r3, [pc, #220]	; (8103c38 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103b5c:	681b      	ldr	r3, [r3, #0]
 8103b5e:	f023 0201 	bic.w	r2, r3, #1
 8103b62:	4935      	ldr	r1, [pc, #212]	; (8103c38 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103b64:	68fb      	ldr	r3, [r7, #12]
 8103b66:	4313      	orrs	r3, r2
 8103b68:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8103b6a:	687b      	ldr	r3, [r7, #4]
 8103b6c:	2b00      	cmp	r3, #0
 8103b6e:	d123      	bne.n	8103bb8 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8103b70:	f7ff fdfc 	bl	810376c <HAL_GetCurrentCPUID>
 8103b74:	4603      	mov	r3, r0
 8103b76:	2b03      	cmp	r3, #3
 8103b78:	d158      	bne.n	8103c2c <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8103b7a:	4b2f      	ldr	r3, [pc, #188]	; (8103c38 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103b7c:	691b      	ldr	r3, [r3, #16]
 8103b7e:	4a2e      	ldr	r2, [pc, #184]	; (8103c38 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103b80:	f023 0301 	bic.w	r3, r3, #1
 8103b84:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103b86:	4b2d      	ldr	r3, [pc, #180]	; (8103c3c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103b88:	691b      	ldr	r3, [r3, #16]
 8103b8a:	4a2c      	ldr	r2, [pc, #176]	; (8103c3c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103b8c:	f043 0304 	orr.w	r3, r3, #4
 8103b90:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8103b92:	f3bf 8f4f 	dsb	sy
}
 8103b96:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8103b98:	f3bf 8f6f 	isb	sy
}
 8103b9c:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8103b9e:	7afb      	ldrb	r3, [r7, #11]
 8103ba0:	2b01      	cmp	r3, #1
 8103ba2:	d101      	bne.n	8103ba8 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8103ba4:	bf30      	wfi
 8103ba6:	e000      	b.n	8103baa <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8103ba8:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103baa:	4b24      	ldr	r3, [pc, #144]	; (8103c3c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103bac:	691b      	ldr	r3, [r3, #16]
 8103bae:	4a23      	ldr	r2, [pc, #140]	; (8103c3c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103bb0:	f023 0304 	bic.w	r3, r3, #4
 8103bb4:	6113      	str	r3, [r2, #16]
 8103bb6:	e03c      	b.n	8103c32 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8103bb8:	687b      	ldr	r3, [r7, #4]
 8103bba:	2b01      	cmp	r3, #1
 8103bbc:	d123      	bne.n	8103c06 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8103bbe:	f7ff fdd5 	bl	810376c <HAL_GetCurrentCPUID>
 8103bc2:	4603      	mov	r3, r0
 8103bc4:	2b01      	cmp	r3, #1
 8103bc6:	d133      	bne.n	8103c30 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8103bc8:	4b1b      	ldr	r3, [pc, #108]	; (8103c38 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103bca:	695b      	ldr	r3, [r3, #20]
 8103bcc:	4a1a      	ldr	r2, [pc, #104]	; (8103c38 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103bce:	f023 0302 	bic.w	r3, r3, #2
 8103bd2:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103bd4:	4b19      	ldr	r3, [pc, #100]	; (8103c3c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103bd6:	691b      	ldr	r3, [r3, #16]
 8103bd8:	4a18      	ldr	r2, [pc, #96]	; (8103c3c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103bda:	f043 0304 	orr.w	r3, r3, #4
 8103bde:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8103be0:	f3bf 8f4f 	dsb	sy
}
 8103be4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8103be6:	f3bf 8f6f 	isb	sy
}
 8103bea:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8103bec:	7afb      	ldrb	r3, [r7, #11]
 8103bee:	2b01      	cmp	r3, #1
 8103bf0:	d101      	bne.n	8103bf6 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8103bf2:	bf30      	wfi
 8103bf4:	e000      	b.n	8103bf8 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8103bf6:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103bf8:	4b10      	ldr	r3, [pc, #64]	; (8103c3c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103bfa:	691b      	ldr	r3, [r3, #16]
 8103bfc:	4a0f      	ldr	r2, [pc, #60]	; (8103c3c <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103bfe:	f023 0304 	bic.w	r3, r3, #4
 8103c02:	6113      	str	r3, [r2, #16]
 8103c04:	e015      	b.n	8103c32 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8103c06:	f7ff fdb1 	bl	810376c <HAL_GetCurrentCPUID>
 8103c0a:	4603      	mov	r3, r0
 8103c0c:	2b03      	cmp	r3, #3
 8103c0e:	d106      	bne.n	8103c1e <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8103c10:	4b09      	ldr	r3, [pc, #36]	; (8103c38 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103c12:	691b      	ldr	r3, [r3, #16]
 8103c14:	4a08      	ldr	r2, [pc, #32]	; (8103c38 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103c16:	f023 0304 	bic.w	r3, r3, #4
 8103c1a:	6113      	str	r3, [r2, #16]
 8103c1c:	e009      	b.n	8103c32 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8103c1e:	4b06      	ldr	r3, [pc, #24]	; (8103c38 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103c20:	695b      	ldr	r3, [r3, #20]
 8103c22:	4a05      	ldr	r2, [pc, #20]	; (8103c38 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103c24:	f023 0304 	bic.w	r3, r3, #4
 8103c28:	6153      	str	r3, [r2, #20]
 8103c2a:	e002      	b.n	8103c32 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8103c2c:	bf00      	nop
 8103c2e:	e000      	b.n	8103c32 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8103c30:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8103c32:	3710      	adds	r7, #16
 8103c34:	46bd      	mov	sp, r7
 8103c36:	bd80      	pop	{r7, pc}
 8103c38:	58024800 	.word	0x58024800
 8103c3c:	e000ed00 	.word	0xe000ed00

08103c40 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8103c40:	b580      	push	{r7, lr}
 8103c42:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8103c44:	f7ff fd92 	bl	810376c <HAL_GetCurrentCPUID>
 8103c48:	4603      	mov	r3, r0
 8103c4a:	2b03      	cmp	r3, #3
 8103c4c:	d101      	bne.n	8103c52 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8103c4e:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8103c50:	e001      	b.n	8103c56 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8103c52:	bf40      	sev
    __WFE ();
 8103c54:	bf20      	wfe
}
 8103c56:	bf00      	nop
 8103c58:	bd80      	pop	{r7, pc}
	...

08103c5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8103c5c:	b480      	push	{r7}
 8103c5e:	b089      	sub	sp, #36	; 0x24
 8103c60:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8103c62:	4bb3      	ldr	r3, [pc, #716]	; (8103f30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103c64:	691b      	ldr	r3, [r3, #16]
 8103c66:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8103c6a:	2b18      	cmp	r3, #24
 8103c6c:	f200 8155 	bhi.w	8103f1a <HAL_RCC_GetSysClockFreq+0x2be>
 8103c70:	a201      	add	r2, pc, #4	; (adr r2, 8103c78 <HAL_RCC_GetSysClockFreq+0x1c>)
 8103c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103c76:	bf00      	nop
 8103c78:	08103cdd 	.word	0x08103cdd
 8103c7c:	08103f1b 	.word	0x08103f1b
 8103c80:	08103f1b 	.word	0x08103f1b
 8103c84:	08103f1b 	.word	0x08103f1b
 8103c88:	08103f1b 	.word	0x08103f1b
 8103c8c:	08103f1b 	.word	0x08103f1b
 8103c90:	08103f1b 	.word	0x08103f1b
 8103c94:	08103f1b 	.word	0x08103f1b
 8103c98:	08103d03 	.word	0x08103d03
 8103c9c:	08103f1b 	.word	0x08103f1b
 8103ca0:	08103f1b 	.word	0x08103f1b
 8103ca4:	08103f1b 	.word	0x08103f1b
 8103ca8:	08103f1b 	.word	0x08103f1b
 8103cac:	08103f1b 	.word	0x08103f1b
 8103cb0:	08103f1b 	.word	0x08103f1b
 8103cb4:	08103f1b 	.word	0x08103f1b
 8103cb8:	08103d09 	.word	0x08103d09
 8103cbc:	08103f1b 	.word	0x08103f1b
 8103cc0:	08103f1b 	.word	0x08103f1b
 8103cc4:	08103f1b 	.word	0x08103f1b
 8103cc8:	08103f1b 	.word	0x08103f1b
 8103ccc:	08103f1b 	.word	0x08103f1b
 8103cd0:	08103f1b 	.word	0x08103f1b
 8103cd4:	08103f1b 	.word	0x08103f1b
 8103cd8:	08103d0f 	.word	0x08103d0f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103cdc:	4b94      	ldr	r3, [pc, #592]	; (8103f30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103cde:	681b      	ldr	r3, [r3, #0]
 8103ce0:	f003 0320 	and.w	r3, r3, #32
 8103ce4:	2b00      	cmp	r3, #0
 8103ce6:	d009      	beq.n	8103cfc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8103ce8:	4b91      	ldr	r3, [pc, #580]	; (8103f30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103cea:	681b      	ldr	r3, [r3, #0]
 8103cec:	08db      	lsrs	r3, r3, #3
 8103cee:	f003 0303 	and.w	r3, r3, #3
 8103cf2:	4a90      	ldr	r2, [pc, #576]	; (8103f34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103cf4:	fa22 f303 	lsr.w	r3, r2, r3
 8103cf8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8103cfa:	e111      	b.n	8103f20 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8103cfc:	4b8d      	ldr	r3, [pc, #564]	; (8103f34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103cfe:	61bb      	str	r3, [r7, #24]
    break;
 8103d00:	e10e      	b.n	8103f20 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8103d02:	4b8d      	ldr	r3, [pc, #564]	; (8103f38 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8103d04:	61bb      	str	r3, [r7, #24]
    break;
 8103d06:	e10b      	b.n	8103f20 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8103d08:	4b8c      	ldr	r3, [pc, #560]	; (8103f3c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8103d0a:	61bb      	str	r3, [r7, #24]
    break;
 8103d0c:	e108      	b.n	8103f20 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8103d0e:	4b88      	ldr	r3, [pc, #544]	; (8103f30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103d12:	f003 0303 	and.w	r3, r3, #3
 8103d16:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8103d18:	4b85      	ldr	r3, [pc, #532]	; (8103f30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103d1c:	091b      	lsrs	r3, r3, #4
 8103d1e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8103d22:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8103d24:	4b82      	ldr	r3, [pc, #520]	; (8103f30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103d28:	f003 0301 	and.w	r3, r3, #1
 8103d2c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8103d2e:	4b80      	ldr	r3, [pc, #512]	; (8103f30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103d32:	08db      	lsrs	r3, r3, #3
 8103d34:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8103d38:	68fa      	ldr	r2, [r7, #12]
 8103d3a:	fb02 f303 	mul.w	r3, r2, r3
 8103d3e:	ee07 3a90 	vmov	s15, r3
 8103d42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103d46:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8103d4a:	693b      	ldr	r3, [r7, #16]
 8103d4c:	2b00      	cmp	r3, #0
 8103d4e:	f000 80e1 	beq.w	8103f14 <HAL_RCC_GetSysClockFreq+0x2b8>
 8103d52:	697b      	ldr	r3, [r7, #20]
 8103d54:	2b02      	cmp	r3, #2
 8103d56:	f000 8083 	beq.w	8103e60 <HAL_RCC_GetSysClockFreq+0x204>
 8103d5a:	697b      	ldr	r3, [r7, #20]
 8103d5c:	2b02      	cmp	r3, #2
 8103d5e:	f200 80a1 	bhi.w	8103ea4 <HAL_RCC_GetSysClockFreq+0x248>
 8103d62:	697b      	ldr	r3, [r7, #20]
 8103d64:	2b00      	cmp	r3, #0
 8103d66:	d003      	beq.n	8103d70 <HAL_RCC_GetSysClockFreq+0x114>
 8103d68:	697b      	ldr	r3, [r7, #20]
 8103d6a:	2b01      	cmp	r3, #1
 8103d6c:	d056      	beq.n	8103e1c <HAL_RCC_GetSysClockFreq+0x1c0>
 8103d6e:	e099      	b.n	8103ea4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103d70:	4b6f      	ldr	r3, [pc, #444]	; (8103f30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103d72:	681b      	ldr	r3, [r3, #0]
 8103d74:	f003 0320 	and.w	r3, r3, #32
 8103d78:	2b00      	cmp	r3, #0
 8103d7a:	d02d      	beq.n	8103dd8 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8103d7c:	4b6c      	ldr	r3, [pc, #432]	; (8103f30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103d7e:	681b      	ldr	r3, [r3, #0]
 8103d80:	08db      	lsrs	r3, r3, #3
 8103d82:	f003 0303 	and.w	r3, r3, #3
 8103d86:	4a6b      	ldr	r2, [pc, #428]	; (8103f34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103d88:	fa22 f303 	lsr.w	r3, r2, r3
 8103d8c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103d8e:	687b      	ldr	r3, [r7, #4]
 8103d90:	ee07 3a90 	vmov	s15, r3
 8103d94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103d98:	693b      	ldr	r3, [r7, #16]
 8103d9a:	ee07 3a90 	vmov	s15, r3
 8103d9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103da2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103da6:	4b62      	ldr	r3, [pc, #392]	; (8103f30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103daa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103dae:	ee07 3a90 	vmov	s15, r3
 8103db2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103db6:	ed97 6a02 	vldr	s12, [r7, #8]
 8103dba:	eddf 5a61 	vldr	s11, [pc, #388]	; 8103f40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103dbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103dc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103dc6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103dca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103dce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103dd2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8103dd6:	e087      	b.n	8103ee8 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103dd8:	693b      	ldr	r3, [r7, #16]
 8103dda:	ee07 3a90 	vmov	s15, r3
 8103dde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103de2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8103f44 <HAL_RCC_GetSysClockFreq+0x2e8>
 8103de6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103dea:	4b51      	ldr	r3, [pc, #324]	; (8103f30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103dee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103df2:	ee07 3a90 	vmov	s15, r3
 8103df6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103dfa:	ed97 6a02 	vldr	s12, [r7, #8]
 8103dfe:	eddf 5a50 	vldr	s11, [pc, #320]	; 8103f40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103e02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103e06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103e0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103e0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103e16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103e1a:	e065      	b.n	8103ee8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103e1c:	693b      	ldr	r3, [r7, #16]
 8103e1e:	ee07 3a90 	vmov	s15, r3
 8103e22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103e26:	eddf 6a48 	vldr	s13, [pc, #288]	; 8103f48 <HAL_RCC_GetSysClockFreq+0x2ec>
 8103e2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103e2e:	4b40      	ldr	r3, [pc, #256]	; (8103f30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103e32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103e36:	ee07 3a90 	vmov	s15, r3
 8103e3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103e3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8103e42:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8103f40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103e46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103e4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103e4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103e52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103e5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103e5e:	e043      	b.n	8103ee8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103e60:	693b      	ldr	r3, [r7, #16]
 8103e62:	ee07 3a90 	vmov	s15, r3
 8103e66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103e6a:	eddf 6a38 	vldr	s13, [pc, #224]	; 8103f4c <HAL_RCC_GetSysClockFreq+0x2f0>
 8103e6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103e72:	4b2f      	ldr	r3, [pc, #188]	; (8103f30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103e76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103e7a:	ee07 3a90 	vmov	s15, r3
 8103e7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103e82:	ed97 6a02 	vldr	s12, [r7, #8]
 8103e86:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8103f40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103e8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103e8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103e92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103e96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103e9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103ea2:	e021      	b.n	8103ee8 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103ea4:	693b      	ldr	r3, [r7, #16]
 8103ea6:	ee07 3a90 	vmov	s15, r3
 8103eaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103eae:	eddf 6a26 	vldr	s13, [pc, #152]	; 8103f48 <HAL_RCC_GetSysClockFreq+0x2ec>
 8103eb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103eb6:	4b1e      	ldr	r3, [pc, #120]	; (8103f30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103eba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103ebe:	ee07 3a90 	vmov	s15, r3
 8103ec2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103ec6:	ed97 6a02 	vldr	s12, [r7, #8]
 8103eca:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8103f40 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103ece:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103ed2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103ed6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103eda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103ede:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103ee2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103ee6:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8103ee8:	4b11      	ldr	r3, [pc, #68]	; (8103f30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103eec:	0a5b      	lsrs	r3, r3, #9
 8103eee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8103ef2:	3301      	adds	r3, #1
 8103ef4:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8103ef6:	683b      	ldr	r3, [r7, #0]
 8103ef8:	ee07 3a90 	vmov	s15, r3
 8103efc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8103f00:	edd7 6a07 	vldr	s13, [r7, #28]
 8103f04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8103f08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103f0c:	ee17 3a90 	vmov	r3, s15
 8103f10:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8103f12:	e005      	b.n	8103f20 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8103f14:	2300      	movs	r3, #0
 8103f16:	61bb      	str	r3, [r7, #24]
    break;
 8103f18:	e002      	b.n	8103f20 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8103f1a:	4b07      	ldr	r3, [pc, #28]	; (8103f38 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8103f1c:	61bb      	str	r3, [r7, #24]
    break;
 8103f1e:	bf00      	nop
  }

  return sysclockfreq;
 8103f20:	69bb      	ldr	r3, [r7, #24]
}
 8103f22:	4618      	mov	r0, r3
 8103f24:	3724      	adds	r7, #36	; 0x24
 8103f26:	46bd      	mov	sp, r7
 8103f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103f2c:	4770      	bx	lr
 8103f2e:	bf00      	nop
 8103f30:	58024400 	.word	0x58024400
 8103f34:	03d09000 	.word	0x03d09000
 8103f38:	003d0900 	.word	0x003d0900
 8103f3c:	007a1200 	.word	0x007a1200
 8103f40:	46000000 	.word	0x46000000
 8103f44:	4c742400 	.word	0x4c742400
 8103f48:	4a742400 	.word	0x4a742400
 8103f4c:	4af42400 	.word	0x4af42400

08103f50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8103f50:	b580      	push	{r7, lr}
 8103f52:	b082      	sub	sp, #8
 8103f54:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8103f56:	f7ff fe81 	bl	8103c5c <HAL_RCC_GetSysClockFreq>
 8103f5a:	4602      	mov	r2, r0
 8103f5c:	4b11      	ldr	r3, [pc, #68]	; (8103fa4 <HAL_RCC_GetHCLKFreq+0x54>)
 8103f5e:	699b      	ldr	r3, [r3, #24]
 8103f60:	0a1b      	lsrs	r3, r3, #8
 8103f62:	f003 030f 	and.w	r3, r3, #15
 8103f66:	4910      	ldr	r1, [pc, #64]	; (8103fa8 <HAL_RCC_GetHCLKFreq+0x58>)
 8103f68:	5ccb      	ldrb	r3, [r1, r3]
 8103f6a:	f003 031f 	and.w	r3, r3, #31
 8103f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8103f72:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8103f74:	4b0b      	ldr	r3, [pc, #44]	; (8103fa4 <HAL_RCC_GetHCLKFreq+0x54>)
 8103f76:	699b      	ldr	r3, [r3, #24]
 8103f78:	f003 030f 	and.w	r3, r3, #15
 8103f7c:	4a0a      	ldr	r2, [pc, #40]	; (8103fa8 <HAL_RCC_GetHCLKFreq+0x58>)
 8103f7e:	5cd3      	ldrb	r3, [r2, r3]
 8103f80:	f003 031f 	and.w	r3, r3, #31
 8103f84:	687a      	ldr	r2, [r7, #4]
 8103f86:	fa22 f303 	lsr.w	r3, r2, r3
 8103f8a:	4a08      	ldr	r2, [pc, #32]	; (8103fac <HAL_RCC_GetHCLKFreq+0x5c>)
 8103f8c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8103f8e:	4b07      	ldr	r3, [pc, #28]	; (8103fac <HAL_RCC_GetHCLKFreq+0x5c>)
 8103f90:	681b      	ldr	r3, [r3, #0]
 8103f92:	4a07      	ldr	r2, [pc, #28]	; (8103fb0 <HAL_RCC_GetHCLKFreq+0x60>)
 8103f94:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8103f96:	4b05      	ldr	r3, [pc, #20]	; (8103fac <HAL_RCC_GetHCLKFreq+0x5c>)
 8103f98:	681b      	ldr	r3, [r3, #0]
}
 8103f9a:	4618      	mov	r0, r3
 8103f9c:	3708      	adds	r7, #8
 8103f9e:	46bd      	mov	sp, r7
 8103fa0:	bd80      	pop	{r7, pc}
 8103fa2:	bf00      	nop
 8103fa4:	58024400 	.word	0x58024400
 8103fa8:	0810cf68 	.word	0x0810cf68
 8103fac:	10000004 	.word	0x10000004
 8103fb0:	10000000 	.word	0x10000000

08103fb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8103fb4:	b580      	push	{r7, lr}
 8103fb6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8103fb8:	f7ff ffca 	bl	8103f50 <HAL_RCC_GetHCLKFreq>
 8103fbc:	4602      	mov	r2, r0
 8103fbe:	4b06      	ldr	r3, [pc, #24]	; (8103fd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8103fc0:	69db      	ldr	r3, [r3, #28]
 8103fc2:	091b      	lsrs	r3, r3, #4
 8103fc4:	f003 0307 	and.w	r3, r3, #7
 8103fc8:	4904      	ldr	r1, [pc, #16]	; (8103fdc <HAL_RCC_GetPCLK1Freq+0x28>)
 8103fca:	5ccb      	ldrb	r3, [r1, r3]
 8103fcc:	f003 031f 	and.w	r3, r3, #31
 8103fd0:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8103fd4:	4618      	mov	r0, r3
 8103fd6:	bd80      	pop	{r7, pc}
 8103fd8:	58024400 	.word	0x58024400
 8103fdc:	0810cf68 	.word	0x0810cf68

08103fe0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8103fe0:	b580      	push	{r7, lr}
 8103fe2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8103fe4:	f7ff ffb4 	bl	8103f50 <HAL_RCC_GetHCLKFreq>
 8103fe8:	4602      	mov	r2, r0
 8103fea:	4b06      	ldr	r3, [pc, #24]	; (8104004 <HAL_RCC_GetPCLK2Freq+0x24>)
 8103fec:	69db      	ldr	r3, [r3, #28]
 8103fee:	0a1b      	lsrs	r3, r3, #8
 8103ff0:	f003 0307 	and.w	r3, r3, #7
 8103ff4:	4904      	ldr	r1, [pc, #16]	; (8104008 <HAL_RCC_GetPCLK2Freq+0x28>)
 8103ff6:	5ccb      	ldrb	r3, [r1, r3]
 8103ff8:	f003 031f 	and.w	r3, r3, #31
 8103ffc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8104000:	4618      	mov	r0, r3
 8104002:	bd80      	pop	{r7, pc}
 8104004:	58024400 	.word	0x58024400
 8104008:	0810cf68 	.word	0x0810cf68

0810400c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 810400c:	b580      	push	{r7, lr}
 810400e:	b086      	sub	sp, #24
 8104010:	af00      	add	r7, sp, #0
 8104012:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8104014:	2300      	movs	r3, #0
 8104016:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8104018:	2300      	movs	r3, #0
 810401a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 810401c:	687b      	ldr	r3, [r7, #4]
 810401e:	681b      	ldr	r3, [r3, #0]
 8104020:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8104024:	2b00      	cmp	r3, #0
 8104026:	d03f      	beq.n	81040a8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8104028:	687b      	ldr	r3, [r7, #4]
 810402a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810402c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104030:	d02a      	beq.n	8104088 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8104032:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104036:	d824      	bhi.n	8104082 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8104038:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810403c:	d018      	beq.n	8104070 <HAL_RCCEx_PeriphCLKConfig+0x64>
 810403e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104042:	d81e      	bhi.n	8104082 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8104044:	2b00      	cmp	r3, #0
 8104046:	d003      	beq.n	8104050 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8104048:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810404c:	d007      	beq.n	810405e <HAL_RCCEx_PeriphCLKConfig+0x52>
 810404e:	e018      	b.n	8104082 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104050:	4ba3      	ldr	r3, [pc, #652]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104054:	4aa2      	ldr	r2, [pc, #648]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104056:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810405a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 810405c:	e015      	b.n	810408a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810405e:	687b      	ldr	r3, [r7, #4]
 8104060:	3304      	adds	r3, #4
 8104062:	2102      	movs	r1, #2
 8104064:	4618      	mov	r0, r3
 8104066:	f001 fff9 	bl	810605c <RCCEx_PLL2_Config>
 810406a:	4603      	mov	r3, r0
 810406c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 810406e:	e00c      	b.n	810408a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8104070:	687b      	ldr	r3, [r7, #4]
 8104072:	3324      	adds	r3, #36	; 0x24
 8104074:	2102      	movs	r1, #2
 8104076:	4618      	mov	r0, r3
 8104078:	f002 f8a2 	bl	81061c0 <RCCEx_PLL3_Config>
 810407c:	4603      	mov	r3, r0
 810407e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8104080:	e003      	b.n	810408a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104082:	2301      	movs	r3, #1
 8104084:	75fb      	strb	r3, [r7, #23]
      break;
 8104086:	e000      	b.n	810408a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8104088:	bf00      	nop
    }

    if(ret == HAL_OK)
 810408a:	7dfb      	ldrb	r3, [r7, #23]
 810408c:	2b00      	cmp	r3, #0
 810408e:	d109      	bne.n	81040a4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8104090:	4b93      	ldr	r3, [pc, #588]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104092:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104094:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8104098:	687b      	ldr	r3, [r7, #4]
 810409a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810409c:	4990      	ldr	r1, [pc, #576]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810409e:	4313      	orrs	r3, r2
 81040a0:	650b      	str	r3, [r1, #80]	; 0x50
 81040a2:	e001      	b.n	81040a8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81040a4:	7dfb      	ldrb	r3, [r7, #23]
 81040a6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 81040a8:	687b      	ldr	r3, [r7, #4]
 81040aa:	681b      	ldr	r3, [r3, #0]
 81040ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81040b0:	2b00      	cmp	r3, #0
 81040b2:	d03d      	beq.n	8104130 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 81040b4:	687b      	ldr	r3, [r7, #4]
 81040b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81040b8:	2b04      	cmp	r3, #4
 81040ba:	d826      	bhi.n	810410a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 81040bc:	a201      	add	r2, pc, #4	; (adr r2, 81040c4 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 81040be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81040c2:	bf00      	nop
 81040c4:	081040d9 	.word	0x081040d9
 81040c8:	081040e7 	.word	0x081040e7
 81040cc:	081040f9 	.word	0x081040f9
 81040d0:	08104111 	.word	0x08104111
 81040d4:	08104111 	.word	0x08104111
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81040d8:	4b81      	ldr	r3, [pc, #516]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81040da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81040dc:	4a80      	ldr	r2, [pc, #512]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81040de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81040e2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81040e4:	e015      	b.n	8104112 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81040e6:	687b      	ldr	r3, [r7, #4]
 81040e8:	3304      	adds	r3, #4
 81040ea:	2100      	movs	r1, #0
 81040ec:	4618      	mov	r0, r3
 81040ee:	f001 ffb5 	bl	810605c <RCCEx_PLL2_Config>
 81040f2:	4603      	mov	r3, r0
 81040f4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81040f6:	e00c      	b.n	8104112 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81040f8:	687b      	ldr	r3, [r7, #4]
 81040fa:	3324      	adds	r3, #36	; 0x24
 81040fc:	2100      	movs	r1, #0
 81040fe:	4618      	mov	r0, r3
 8104100:	f002 f85e 	bl	81061c0 <RCCEx_PLL3_Config>
 8104104:	4603      	mov	r3, r0
 8104106:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104108:	e003      	b.n	8104112 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810410a:	2301      	movs	r3, #1
 810410c:	75fb      	strb	r3, [r7, #23]
      break;
 810410e:	e000      	b.n	8104112 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8104110:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104112:	7dfb      	ldrb	r3, [r7, #23]
 8104114:	2b00      	cmp	r3, #0
 8104116:	d109      	bne.n	810412c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8104118:	4b71      	ldr	r3, [pc, #452]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810411a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810411c:	f023 0207 	bic.w	r2, r3, #7
 8104120:	687b      	ldr	r3, [r7, #4]
 8104122:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104124:	496e      	ldr	r1, [pc, #440]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104126:	4313      	orrs	r3, r2
 8104128:	650b      	str	r3, [r1, #80]	; 0x50
 810412a:	e001      	b.n	8104130 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810412c:	7dfb      	ldrb	r3, [r7, #23]
 810412e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8104130:	687b      	ldr	r3, [r7, #4]
 8104132:	681b      	ldr	r3, [r3, #0]
 8104134:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8104138:	2b00      	cmp	r3, #0
 810413a:	d042      	beq.n	81041c2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 810413c:	687b      	ldr	r3, [r7, #4]
 810413e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104140:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104144:	d02b      	beq.n	810419e <HAL_RCCEx_PeriphCLKConfig+0x192>
 8104146:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810414a:	d825      	bhi.n	8104198 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 810414c:	2bc0      	cmp	r3, #192	; 0xc0
 810414e:	d028      	beq.n	81041a2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8104150:	2bc0      	cmp	r3, #192	; 0xc0
 8104152:	d821      	bhi.n	8104198 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104154:	2b80      	cmp	r3, #128	; 0x80
 8104156:	d016      	beq.n	8104186 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8104158:	2b80      	cmp	r3, #128	; 0x80
 810415a:	d81d      	bhi.n	8104198 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 810415c:	2b00      	cmp	r3, #0
 810415e:	d002      	beq.n	8104166 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8104160:	2b40      	cmp	r3, #64	; 0x40
 8104162:	d007      	beq.n	8104174 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8104164:	e018      	b.n	8104198 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104166:	4b5e      	ldr	r3, [pc, #376]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810416a:	4a5d      	ldr	r2, [pc, #372]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810416c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104170:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104172:	e017      	b.n	81041a4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104174:	687b      	ldr	r3, [r7, #4]
 8104176:	3304      	adds	r3, #4
 8104178:	2100      	movs	r1, #0
 810417a:	4618      	mov	r0, r3
 810417c:	f001 ff6e 	bl	810605c <RCCEx_PLL2_Config>
 8104180:	4603      	mov	r3, r0
 8104182:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104184:	e00e      	b.n	81041a4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8104186:	687b      	ldr	r3, [r7, #4]
 8104188:	3324      	adds	r3, #36	; 0x24
 810418a:	2100      	movs	r1, #0
 810418c:	4618      	mov	r0, r3
 810418e:	f002 f817 	bl	81061c0 <RCCEx_PLL3_Config>
 8104192:	4603      	mov	r3, r0
 8104194:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104196:	e005      	b.n	81041a4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104198:	2301      	movs	r3, #1
 810419a:	75fb      	strb	r3, [r7, #23]
      break;
 810419c:	e002      	b.n	81041a4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 810419e:	bf00      	nop
 81041a0:	e000      	b.n	81041a4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 81041a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 81041a4:	7dfb      	ldrb	r3, [r7, #23]
 81041a6:	2b00      	cmp	r3, #0
 81041a8:	d109      	bne.n	81041be <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 81041aa:	4b4d      	ldr	r3, [pc, #308]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81041ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81041ae:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 81041b2:	687b      	ldr	r3, [r7, #4]
 81041b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81041b6:	494a      	ldr	r1, [pc, #296]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81041b8:	4313      	orrs	r3, r2
 81041ba:	650b      	str	r3, [r1, #80]	; 0x50
 81041bc:	e001      	b.n	81041c2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81041be:	7dfb      	ldrb	r3, [r7, #23]
 81041c0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 81041c2:	687b      	ldr	r3, [r7, #4]
 81041c4:	681b      	ldr	r3, [r3, #0]
 81041c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 81041ca:	2b00      	cmp	r3, #0
 81041cc:	d049      	beq.n	8104262 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 81041ce:	687b      	ldr	r3, [r7, #4]
 81041d0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 81041d4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81041d8:	d030      	beq.n	810423c <HAL_RCCEx_PeriphCLKConfig+0x230>
 81041da:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81041de:	d82a      	bhi.n	8104236 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81041e0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81041e4:	d02c      	beq.n	8104240 <HAL_RCCEx_PeriphCLKConfig+0x234>
 81041e6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81041ea:	d824      	bhi.n	8104236 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81041ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81041f0:	d018      	beq.n	8104224 <HAL_RCCEx_PeriphCLKConfig+0x218>
 81041f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81041f6:	d81e      	bhi.n	8104236 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81041f8:	2b00      	cmp	r3, #0
 81041fa:	d003      	beq.n	8104204 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 81041fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104200:	d007      	beq.n	8104212 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8104202:	e018      	b.n	8104236 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104204:	4b36      	ldr	r3, [pc, #216]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104208:	4a35      	ldr	r2, [pc, #212]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810420a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810420e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104210:	e017      	b.n	8104242 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104212:	687b      	ldr	r3, [r7, #4]
 8104214:	3304      	adds	r3, #4
 8104216:	2100      	movs	r1, #0
 8104218:	4618      	mov	r0, r3
 810421a:	f001 ff1f 	bl	810605c <RCCEx_PLL2_Config>
 810421e:	4603      	mov	r3, r0
 8104220:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8104222:	e00e      	b.n	8104242 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8104224:	687b      	ldr	r3, [r7, #4]
 8104226:	3324      	adds	r3, #36	; 0x24
 8104228:	2100      	movs	r1, #0
 810422a:	4618      	mov	r0, r3
 810422c:	f001 ffc8 	bl	81061c0 <RCCEx_PLL3_Config>
 8104230:	4603      	mov	r3, r0
 8104232:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104234:	e005      	b.n	8104242 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8104236:	2301      	movs	r3, #1
 8104238:	75fb      	strb	r3, [r7, #23]
      break;
 810423a:	e002      	b.n	8104242 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 810423c:	bf00      	nop
 810423e:	e000      	b.n	8104242 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8104240:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104242:	7dfb      	ldrb	r3, [r7, #23]
 8104244:	2b00      	cmp	r3, #0
 8104246:	d10a      	bne.n	810425e <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8104248:	4b25      	ldr	r3, [pc, #148]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810424a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810424c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8104250:	687b      	ldr	r3, [r7, #4]
 8104252:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8104256:	4922      	ldr	r1, [pc, #136]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104258:	4313      	orrs	r3, r2
 810425a:	658b      	str	r3, [r1, #88]	; 0x58
 810425c:	e001      	b.n	8104262 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810425e:	7dfb      	ldrb	r3, [r7, #23]
 8104260:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8104262:	687b      	ldr	r3, [r7, #4]
 8104264:	681b      	ldr	r3, [r3, #0]
 8104266:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 810426a:	2b00      	cmp	r3, #0
 810426c:	d04b      	beq.n	8104306 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 810426e:	687b      	ldr	r3, [r7, #4]
 8104270:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8104274:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8104278:	d030      	beq.n	81042dc <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 810427a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 810427e:	d82a      	bhi.n	81042d6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8104280:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8104284:	d02e      	beq.n	81042e4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8104286:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 810428a:	d824      	bhi.n	81042d6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 810428c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104290:	d018      	beq.n	81042c4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8104292:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104296:	d81e      	bhi.n	81042d6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8104298:	2b00      	cmp	r3, #0
 810429a:	d003      	beq.n	81042a4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 810429c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81042a0:	d007      	beq.n	81042b2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 81042a2:	e018      	b.n	81042d6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81042a4:	4b0e      	ldr	r3, [pc, #56]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81042a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81042a8:	4a0d      	ldr	r2, [pc, #52]	; (81042e0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81042aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81042ae:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81042b0:	e019      	b.n	81042e6 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81042b2:	687b      	ldr	r3, [r7, #4]
 81042b4:	3304      	adds	r3, #4
 81042b6:	2100      	movs	r1, #0
 81042b8:	4618      	mov	r0, r3
 81042ba:	f001 fecf 	bl	810605c <RCCEx_PLL2_Config>
 81042be:	4603      	mov	r3, r0
 81042c0:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 81042c2:	e010      	b.n	81042e6 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81042c4:	687b      	ldr	r3, [r7, #4]
 81042c6:	3324      	adds	r3, #36	; 0x24
 81042c8:	2100      	movs	r1, #0
 81042ca:	4618      	mov	r0, r3
 81042cc:	f001 ff78 	bl	81061c0 <RCCEx_PLL3_Config>
 81042d0:	4603      	mov	r3, r0
 81042d2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81042d4:	e007      	b.n	81042e6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 81042d6:	2301      	movs	r3, #1
 81042d8:	75fb      	strb	r3, [r7, #23]
      break;
 81042da:	e004      	b.n	81042e6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 81042dc:	bf00      	nop
 81042de:	e002      	b.n	81042e6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 81042e0:	58024400 	.word	0x58024400
      break;
 81042e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 81042e6:	7dfb      	ldrb	r3, [r7, #23]
 81042e8:	2b00      	cmp	r3, #0
 81042ea:	d10a      	bne.n	8104302 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 81042ec:	4b99      	ldr	r3, [pc, #612]	; (8104554 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81042ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81042f0:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 81042f4:	687b      	ldr	r3, [r7, #4]
 81042f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 81042fa:	4996      	ldr	r1, [pc, #600]	; (8104554 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81042fc:	4313      	orrs	r3, r2
 81042fe:	658b      	str	r3, [r1, #88]	; 0x58
 8104300:	e001      	b.n	8104306 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104302:	7dfb      	ldrb	r3, [r7, #23]
 8104304:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8104306:	687b      	ldr	r3, [r7, #4]
 8104308:	681b      	ldr	r3, [r3, #0]
 810430a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810430e:	2b00      	cmp	r3, #0
 8104310:	d032      	beq.n	8104378 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8104312:	687b      	ldr	r3, [r7, #4]
 8104314:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8104316:	2b30      	cmp	r3, #48	; 0x30
 8104318:	d01c      	beq.n	8104354 <HAL_RCCEx_PeriphCLKConfig+0x348>
 810431a:	2b30      	cmp	r3, #48	; 0x30
 810431c:	d817      	bhi.n	810434e <HAL_RCCEx_PeriphCLKConfig+0x342>
 810431e:	2b20      	cmp	r3, #32
 8104320:	d00c      	beq.n	810433c <HAL_RCCEx_PeriphCLKConfig+0x330>
 8104322:	2b20      	cmp	r3, #32
 8104324:	d813      	bhi.n	810434e <HAL_RCCEx_PeriphCLKConfig+0x342>
 8104326:	2b00      	cmp	r3, #0
 8104328:	d016      	beq.n	8104358 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 810432a:	2b10      	cmp	r3, #16
 810432c:	d10f      	bne.n	810434e <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810432e:	4b89      	ldr	r3, [pc, #548]	; (8104554 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104332:	4a88      	ldr	r2, [pc, #544]	; (8104554 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104334:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104338:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 810433a:	e00e      	b.n	810435a <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810433c:	687b      	ldr	r3, [r7, #4]
 810433e:	3304      	adds	r3, #4
 8104340:	2102      	movs	r1, #2
 8104342:	4618      	mov	r0, r3
 8104344:	f001 fe8a 	bl	810605c <RCCEx_PLL2_Config>
 8104348:	4603      	mov	r3, r0
 810434a:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 810434c:	e005      	b.n	810435a <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 810434e:	2301      	movs	r3, #1
 8104350:	75fb      	strb	r3, [r7, #23]
      break;
 8104352:	e002      	b.n	810435a <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8104354:	bf00      	nop
 8104356:	e000      	b.n	810435a <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8104358:	bf00      	nop
    }

    if(ret == HAL_OK)
 810435a:	7dfb      	ldrb	r3, [r7, #23]
 810435c:	2b00      	cmp	r3, #0
 810435e:	d109      	bne.n	8104374 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8104360:	4b7c      	ldr	r3, [pc, #496]	; (8104554 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104362:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104364:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8104368:	687b      	ldr	r3, [r7, #4]
 810436a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810436c:	4979      	ldr	r1, [pc, #484]	; (8104554 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810436e:	4313      	orrs	r3, r2
 8104370:	64cb      	str	r3, [r1, #76]	; 0x4c
 8104372:	e001      	b.n	8104378 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104374:	7dfb      	ldrb	r3, [r7, #23]
 8104376:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8104378:	687b      	ldr	r3, [r7, #4]
 810437a:	681b      	ldr	r3, [r3, #0]
 810437c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8104380:	2b00      	cmp	r3, #0
 8104382:	d047      	beq.n	8104414 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8104384:	687b      	ldr	r3, [r7, #4]
 8104386:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104388:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810438c:	d030      	beq.n	81043f0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 810438e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104392:	d82a      	bhi.n	81043ea <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8104394:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8104398:	d02c      	beq.n	81043f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 810439a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 810439e:	d824      	bhi.n	81043ea <HAL_RCCEx_PeriphCLKConfig+0x3de>
 81043a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81043a4:	d018      	beq.n	81043d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 81043a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81043aa:	d81e      	bhi.n	81043ea <HAL_RCCEx_PeriphCLKConfig+0x3de>
 81043ac:	2b00      	cmp	r3, #0
 81043ae:	d003      	beq.n	81043b8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 81043b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81043b4:	d007      	beq.n	81043c6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 81043b6:	e018      	b.n	81043ea <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81043b8:	4b66      	ldr	r3, [pc, #408]	; (8104554 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81043ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81043bc:	4a65      	ldr	r2, [pc, #404]	; (8104554 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81043be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81043c2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81043c4:	e017      	b.n	81043f6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81043c6:	687b      	ldr	r3, [r7, #4]
 81043c8:	3304      	adds	r3, #4
 81043ca:	2100      	movs	r1, #0
 81043cc:	4618      	mov	r0, r3
 81043ce:	f001 fe45 	bl	810605c <RCCEx_PLL2_Config>
 81043d2:	4603      	mov	r3, r0
 81043d4:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81043d6:	e00e      	b.n	81043f6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81043d8:	687b      	ldr	r3, [r7, #4]
 81043da:	3324      	adds	r3, #36	; 0x24
 81043dc:	2100      	movs	r1, #0
 81043de:	4618      	mov	r0, r3
 81043e0:	f001 feee 	bl	81061c0 <RCCEx_PLL3_Config>
 81043e4:	4603      	mov	r3, r0
 81043e6:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81043e8:	e005      	b.n	81043f6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81043ea:	2301      	movs	r3, #1
 81043ec:	75fb      	strb	r3, [r7, #23]
      break;
 81043ee:	e002      	b.n	81043f6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 81043f0:	bf00      	nop
 81043f2:	e000      	b.n	81043f6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 81043f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 81043f6:	7dfb      	ldrb	r3, [r7, #23]
 81043f8:	2b00      	cmp	r3, #0
 81043fa:	d109      	bne.n	8104410 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 81043fc:	4b55      	ldr	r3, [pc, #340]	; (8104554 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81043fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104400:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8104404:	687b      	ldr	r3, [r7, #4]
 8104406:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104408:	4952      	ldr	r1, [pc, #328]	; (8104554 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810440a:	4313      	orrs	r3, r2
 810440c:	650b      	str	r3, [r1, #80]	; 0x50
 810440e:	e001      	b.n	8104414 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104410:	7dfb      	ldrb	r3, [r7, #23]
 8104412:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8104414:	687b      	ldr	r3, [r7, #4]
 8104416:	681b      	ldr	r3, [r3, #0]
 8104418:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 810441c:	2b00      	cmp	r3, #0
 810441e:	d049      	beq.n	81044b4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8104420:	687b      	ldr	r3, [r7, #4]
 8104422:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8104424:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8104428:	d02e      	beq.n	8104488 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 810442a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 810442e:	d828      	bhi.n	8104482 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8104430:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8104434:	d02a      	beq.n	810448c <HAL_RCCEx_PeriphCLKConfig+0x480>
 8104436:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 810443a:	d822      	bhi.n	8104482 <HAL_RCCEx_PeriphCLKConfig+0x476>
 810443c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8104440:	d026      	beq.n	8104490 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8104442:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8104446:	d81c      	bhi.n	8104482 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8104448:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810444c:	d010      	beq.n	8104470 <HAL_RCCEx_PeriphCLKConfig+0x464>
 810444e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104452:	d816      	bhi.n	8104482 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8104454:	2b00      	cmp	r3, #0
 8104456:	d01d      	beq.n	8104494 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8104458:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810445c:	d111      	bne.n	8104482 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810445e:	687b      	ldr	r3, [r7, #4]
 8104460:	3304      	adds	r3, #4
 8104462:	2101      	movs	r1, #1
 8104464:	4618      	mov	r0, r3
 8104466:	f001 fdf9 	bl	810605c <RCCEx_PLL2_Config>
 810446a:	4603      	mov	r3, r0
 810446c:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 810446e:	e012      	b.n	8104496 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104470:	687b      	ldr	r3, [r7, #4]
 8104472:	3324      	adds	r3, #36	; 0x24
 8104474:	2101      	movs	r1, #1
 8104476:	4618      	mov	r0, r3
 8104478:	f001 fea2 	bl	81061c0 <RCCEx_PLL3_Config>
 810447c:	4603      	mov	r3, r0
 810447e:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8104480:	e009      	b.n	8104496 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104482:	2301      	movs	r3, #1
 8104484:	75fb      	strb	r3, [r7, #23]
      break;
 8104486:	e006      	b.n	8104496 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104488:	bf00      	nop
 810448a:	e004      	b.n	8104496 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 810448c:	bf00      	nop
 810448e:	e002      	b.n	8104496 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104490:	bf00      	nop
 8104492:	e000      	b.n	8104496 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104494:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104496:	7dfb      	ldrb	r3, [r7, #23]
 8104498:	2b00      	cmp	r3, #0
 810449a:	d109      	bne.n	81044b0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 810449c:	4b2d      	ldr	r3, [pc, #180]	; (8104554 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810449e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81044a0:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 81044a4:	687b      	ldr	r3, [r7, #4]
 81044a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81044a8:	492a      	ldr	r1, [pc, #168]	; (8104554 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81044aa:	4313      	orrs	r3, r2
 81044ac:	650b      	str	r3, [r1, #80]	; 0x50
 81044ae:	e001      	b.n	81044b4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81044b0:	7dfb      	ldrb	r3, [r7, #23]
 81044b2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 81044b4:	687b      	ldr	r3, [r7, #4]
 81044b6:	681b      	ldr	r3, [r3, #0]
 81044b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81044bc:	2b00      	cmp	r3, #0
 81044be:	d04d      	beq.n	810455c <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 81044c0:	687b      	ldr	r3, [r7, #4]
 81044c2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 81044c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81044ca:	d02e      	beq.n	810452a <HAL_RCCEx_PeriphCLKConfig+0x51e>
 81044cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81044d0:	d828      	bhi.n	8104524 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81044d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81044d6:	d02a      	beq.n	810452e <HAL_RCCEx_PeriphCLKConfig+0x522>
 81044d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81044dc:	d822      	bhi.n	8104524 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81044de:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81044e2:	d026      	beq.n	8104532 <HAL_RCCEx_PeriphCLKConfig+0x526>
 81044e4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81044e8:	d81c      	bhi.n	8104524 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81044ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81044ee:	d010      	beq.n	8104512 <HAL_RCCEx_PeriphCLKConfig+0x506>
 81044f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81044f4:	d816      	bhi.n	8104524 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81044f6:	2b00      	cmp	r3, #0
 81044f8:	d01d      	beq.n	8104536 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 81044fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81044fe:	d111      	bne.n	8104524 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104500:	687b      	ldr	r3, [r7, #4]
 8104502:	3304      	adds	r3, #4
 8104504:	2101      	movs	r1, #1
 8104506:	4618      	mov	r0, r3
 8104508:	f001 fda8 	bl	810605c <RCCEx_PLL2_Config>
 810450c:	4603      	mov	r3, r0
 810450e:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8104510:	e012      	b.n	8104538 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104512:	687b      	ldr	r3, [r7, #4]
 8104514:	3324      	adds	r3, #36	; 0x24
 8104516:	2101      	movs	r1, #1
 8104518:	4618      	mov	r0, r3
 810451a:	f001 fe51 	bl	81061c0 <RCCEx_PLL3_Config>
 810451e:	4603      	mov	r3, r0
 8104520:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8104522:	e009      	b.n	8104538 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8104524:	2301      	movs	r3, #1
 8104526:	75fb      	strb	r3, [r7, #23]
      break;
 8104528:	e006      	b.n	8104538 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 810452a:	bf00      	nop
 810452c:	e004      	b.n	8104538 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 810452e:	bf00      	nop
 8104530:	e002      	b.n	8104538 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8104532:	bf00      	nop
 8104534:	e000      	b.n	8104538 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8104536:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104538:	7dfb      	ldrb	r3, [r7, #23]
 810453a:	2b00      	cmp	r3, #0
 810453c:	d10c      	bne.n	8104558 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 810453e:	4b05      	ldr	r3, [pc, #20]	; (8104554 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104542:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8104546:	687b      	ldr	r3, [r7, #4]
 8104548:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 810454c:	4901      	ldr	r1, [pc, #4]	; (8104554 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810454e:	4313      	orrs	r3, r2
 8104550:	658b      	str	r3, [r1, #88]	; 0x58
 8104552:	e003      	b.n	810455c <HAL_RCCEx_PeriphCLKConfig+0x550>
 8104554:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104558:	7dfb      	ldrb	r3, [r7, #23]
 810455a:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 810455c:	687b      	ldr	r3, [r7, #4]
 810455e:	681b      	ldr	r3, [r3, #0]
 8104560:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8104564:	2b00      	cmp	r3, #0
 8104566:	d02f      	beq.n	81045c8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8104568:	687b      	ldr	r3, [r7, #4]
 810456a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810456c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104570:	d00e      	beq.n	8104590 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8104572:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104576:	d814      	bhi.n	81045a2 <HAL_RCCEx_PeriphCLKConfig+0x596>
 8104578:	2b00      	cmp	r3, #0
 810457a:	d015      	beq.n	81045a8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 810457c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104580:	d10f      	bne.n	81045a2 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104582:	4bb0      	ldr	r3, [pc, #704]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104586:	4aaf      	ldr	r2, [pc, #700]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104588:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810458c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 810458e:	e00c      	b.n	81045aa <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104590:	687b      	ldr	r3, [r7, #4]
 8104592:	3304      	adds	r3, #4
 8104594:	2101      	movs	r1, #1
 8104596:	4618      	mov	r0, r3
 8104598:	f001 fd60 	bl	810605c <RCCEx_PLL2_Config>
 810459c:	4603      	mov	r3, r0
 810459e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 81045a0:	e003      	b.n	81045aa <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81045a2:	2301      	movs	r3, #1
 81045a4:	75fb      	strb	r3, [r7, #23]
      break;
 81045a6:	e000      	b.n	81045aa <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 81045a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 81045aa:	7dfb      	ldrb	r3, [r7, #23]
 81045ac:	2b00      	cmp	r3, #0
 81045ae:	d109      	bne.n	81045c4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81045b0:	4ba4      	ldr	r3, [pc, #656]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81045b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81045b4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 81045b8:	687b      	ldr	r3, [r7, #4]
 81045ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81045bc:	49a1      	ldr	r1, [pc, #644]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81045be:	4313      	orrs	r3, r2
 81045c0:	650b      	str	r3, [r1, #80]	; 0x50
 81045c2:	e001      	b.n	81045c8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81045c4:	7dfb      	ldrb	r3, [r7, #23]
 81045c6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 81045c8:	687b      	ldr	r3, [r7, #4]
 81045ca:	681b      	ldr	r3, [r3, #0]
 81045cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81045d0:	2b00      	cmp	r3, #0
 81045d2:	d032      	beq.n	810463a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 81045d4:	687b      	ldr	r3, [r7, #4]
 81045d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81045d8:	2b03      	cmp	r3, #3
 81045da:	d81b      	bhi.n	8104614 <HAL_RCCEx_PeriphCLKConfig+0x608>
 81045dc:	a201      	add	r2, pc, #4	; (adr r2, 81045e4 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 81045de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81045e2:	bf00      	nop
 81045e4:	0810461b 	.word	0x0810461b
 81045e8:	081045f5 	.word	0x081045f5
 81045ec:	08104603 	.word	0x08104603
 81045f0:	0810461b 	.word	0x0810461b
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81045f4:	4b93      	ldr	r3, [pc, #588]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81045f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81045f8:	4a92      	ldr	r2, [pc, #584]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81045fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81045fe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8104600:	e00c      	b.n	810461c <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8104602:	687b      	ldr	r3, [r7, #4]
 8104604:	3304      	adds	r3, #4
 8104606:	2102      	movs	r1, #2
 8104608:	4618      	mov	r0, r3
 810460a:	f001 fd27 	bl	810605c <RCCEx_PLL2_Config>
 810460e:	4603      	mov	r3, r0
 8104610:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8104612:	e003      	b.n	810461c <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8104614:	2301      	movs	r3, #1
 8104616:	75fb      	strb	r3, [r7, #23]
      break;
 8104618:	e000      	b.n	810461c <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 810461a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810461c:	7dfb      	ldrb	r3, [r7, #23]
 810461e:	2b00      	cmp	r3, #0
 8104620:	d109      	bne.n	8104636 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8104622:	4b88      	ldr	r3, [pc, #544]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104626:	f023 0203 	bic.w	r2, r3, #3
 810462a:	687b      	ldr	r3, [r7, #4]
 810462c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810462e:	4985      	ldr	r1, [pc, #532]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104630:	4313      	orrs	r3, r2
 8104632:	64cb      	str	r3, [r1, #76]	; 0x4c
 8104634:	e001      	b.n	810463a <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104636:	7dfb      	ldrb	r3, [r7, #23]
 8104638:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 810463a:	687b      	ldr	r3, [r7, #4]
 810463c:	681b      	ldr	r3, [r3, #0]
 810463e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8104642:	2b00      	cmp	r3, #0
 8104644:	f000 8088 	beq.w	8104758 <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8104648:	4b7f      	ldr	r3, [pc, #508]	; (8104848 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 810464a:	681b      	ldr	r3, [r3, #0]
 810464c:	4a7e      	ldr	r2, [pc, #504]	; (8104848 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 810464e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8104652:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8104654:	f7fd fc2e 	bl	8101eb4 <HAL_GetTick>
 8104658:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810465a:	e009      	b.n	8104670 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 810465c:	f7fd fc2a 	bl	8101eb4 <HAL_GetTick>
 8104660:	4602      	mov	r2, r0
 8104662:	693b      	ldr	r3, [r7, #16]
 8104664:	1ad3      	subs	r3, r2, r3
 8104666:	2b64      	cmp	r3, #100	; 0x64
 8104668:	d902      	bls.n	8104670 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 810466a:	2303      	movs	r3, #3
 810466c:	75fb      	strb	r3, [r7, #23]
        break;
 810466e:	e005      	b.n	810467c <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8104670:	4b75      	ldr	r3, [pc, #468]	; (8104848 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8104672:	681b      	ldr	r3, [r3, #0]
 8104674:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104678:	2b00      	cmp	r3, #0
 810467a:	d0ef      	beq.n	810465c <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 810467c:	7dfb      	ldrb	r3, [r7, #23]
 810467e:	2b00      	cmp	r3, #0
 8104680:	d168      	bne.n	8104754 <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8104682:	4b70      	ldr	r3, [pc, #448]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104684:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8104686:	687b      	ldr	r3, [r7, #4]
 8104688:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810468c:	4053      	eors	r3, r2
 810468e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8104692:	2b00      	cmp	r3, #0
 8104694:	d013      	beq.n	81046be <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8104696:	4b6b      	ldr	r3, [pc, #428]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104698:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810469a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810469e:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81046a0:	4b68      	ldr	r3, [pc, #416]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81046a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81046a4:	4a67      	ldr	r2, [pc, #412]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81046a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 81046aa:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 81046ac:	4b65      	ldr	r3, [pc, #404]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81046ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81046b0:	4a64      	ldr	r2, [pc, #400]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81046b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 81046b6:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 81046b8:	4a62      	ldr	r2, [pc, #392]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81046ba:	68fb      	ldr	r3, [r7, #12]
 81046bc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 81046be:	687b      	ldr	r3, [r7, #4]
 81046c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81046c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81046c8:	d115      	bne.n	81046f6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 81046ca:	f7fd fbf3 	bl	8101eb4 <HAL_GetTick>
 81046ce:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81046d0:	e00b      	b.n	81046ea <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 81046d2:	f7fd fbef 	bl	8101eb4 <HAL_GetTick>
 81046d6:	4602      	mov	r2, r0
 81046d8:	693b      	ldr	r3, [r7, #16]
 81046da:	1ad3      	subs	r3, r2, r3
 81046dc:	f241 3288 	movw	r2, #5000	; 0x1388
 81046e0:	4293      	cmp	r3, r2
 81046e2:	d902      	bls.n	81046ea <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 81046e4:	2303      	movs	r3, #3
 81046e6:	75fb      	strb	r3, [r7, #23]
            break;
 81046e8:	e005      	b.n	81046f6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81046ea:	4b56      	ldr	r3, [pc, #344]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81046ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81046ee:	f003 0302 	and.w	r3, r3, #2
 81046f2:	2b00      	cmp	r3, #0
 81046f4:	d0ed      	beq.n	81046d2 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 81046f6:	7dfb      	ldrb	r3, [r7, #23]
 81046f8:	2b00      	cmp	r3, #0
 81046fa:	d128      	bne.n	810474e <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 81046fc:	687b      	ldr	r3, [r7, #4]
 81046fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104702:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8104706:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810470a:	d10f      	bne.n	810472c <HAL_RCCEx_PeriphCLKConfig+0x720>
 810470c:	4b4d      	ldr	r3, [pc, #308]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810470e:	691b      	ldr	r3, [r3, #16]
 8104710:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8104714:	687b      	ldr	r3, [r7, #4]
 8104716:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810471a:	091b      	lsrs	r3, r3, #4
 810471c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8104720:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8104724:	4947      	ldr	r1, [pc, #284]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104726:	4313      	orrs	r3, r2
 8104728:	610b      	str	r3, [r1, #16]
 810472a:	e005      	b.n	8104738 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 810472c:	4b45      	ldr	r3, [pc, #276]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810472e:	691b      	ldr	r3, [r3, #16]
 8104730:	4a44      	ldr	r2, [pc, #272]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104732:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8104736:	6113      	str	r3, [r2, #16]
 8104738:	4b42      	ldr	r3, [pc, #264]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810473a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 810473c:	687b      	ldr	r3, [r7, #4]
 810473e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104742:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8104746:	493f      	ldr	r1, [pc, #252]	; (8104844 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104748:	4313      	orrs	r3, r2
 810474a:	670b      	str	r3, [r1, #112]	; 0x70
 810474c:	e004      	b.n	8104758 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 810474e:	7dfb      	ldrb	r3, [r7, #23]
 8104750:	75bb      	strb	r3, [r7, #22]
 8104752:	e001      	b.n	8104758 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104754:	7dfb      	ldrb	r3, [r7, #23]
 8104756:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8104758:	687b      	ldr	r3, [r7, #4]
 810475a:	681b      	ldr	r3, [r3, #0]
 810475c:	f003 0301 	and.w	r3, r3, #1
 8104760:	2b00      	cmp	r3, #0
 8104762:	f000 8083 	beq.w	810486c <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8104766:	687b      	ldr	r3, [r7, #4]
 8104768:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810476a:	2b28      	cmp	r3, #40	; 0x28
 810476c:	d866      	bhi.n	810483c <HAL_RCCEx_PeriphCLKConfig+0x830>
 810476e:	a201      	add	r2, pc, #4	; (adr r2, 8104774 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 8104770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104774:	0810484d 	.word	0x0810484d
 8104778:	0810483d 	.word	0x0810483d
 810477c:	0810483d 	.word	0x0810483d
 8104780:	0810483d 	.word	0x0810483d
 8104784:	0810483d 	.word	0x0810483d
 8104788:	0810483d 	.word	0x0810483d
 810478c:	0810483d 	.word	0x0810483d
 8104790:	0810483d 	.word	0x0810483d
 8104794:	08104819 	.word	0x08104819
 8104798:	0810483d 	.word	0x0810483d
 810479c:	0810483d 	.word	0x0810483d
 81047a0:	0810483d 	.word	0x0810483d
 81047a4:	0810483d 	.word	0x0810483d
 81047a8:	0810483d 	.word	0x0810483d
 81047ac:	0810483d 	.word	0x0810483d
 81047b0:	0810483d 	.word	0x0810483d
 81047b4:	0810482b 	.word	0x0810482b
 81047b8:	0810483d 	.word	0x0810483d
 81047bc:	0810483d 	.word	0x0810483d
 81047c0:	0810483d 	.word	0x0810483d
 81047c4:	0810483d 	.word	0x0810483d
 81047c8:	0810483d 	.word	0x0810483d
 81047cc:	0810483d 	.word	0x0810483d
 81047d0:	0810483d 	.word	0x0810483d
 81047d4:	0810484d 	.word	0x0810484d
 81047d8:	0810483d 	.word	0x0810483d
 81047dc:	0810483d 	.word	0x0810483d
 81047e0:	0810483d 	.word	0x0810483d
 81047e4:	0810483d 	.word	0x0810483d
 81047e8:	0810483d 	.word	0x0810483d
 81047ec:	0810483d 	.word	0x0810483d
 81047f0:	0810483d 	.word	0x0810483d
 81047f4:	0810484d 	.word	0x0810484d
 81047f8:	0810483d 	.word	0x0810483d
 81047fc:	0810483d 	.word	0x0810483d
 8104800:	0810483d 	.word	0x0810483d
 8104804:	0810483d 	.word	0x0810483d
 8104808:	0810483d 	.word	0x0810483d
 810480c:	0810483d 	.word	0x0810483d
 8104810:	0810483d 	.word	0x0810483d
 8104814:	0810484d 	.word	0x0810484d
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104818:	687b      	ldr	r3, [r7, #4]
 810481a:	3304      	adds	r3, #4
 810481c:	2101      	movs	r1, #1
 810481e:	4618      	mov	r0, r3
 8104820:	f001 fc1c 	bl	810605c <RCCEx_PLL2_Config>
 8104824:	4603      	mov	r3, r0
 8104826:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8104828:	e011      	b.n	810484e <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810482a:	687b      	ldr	r3, [r7, #4]
 810482c:	3324      	adds	r3, #36	; 0x24
 810482e:	2101      	movs	r1, #1
 8104830:	4618      	mov	r0, r3
 8104832:	f001 fcc5 	bl	81061c0 <RCCEx_PLL3_Config>
 8104836:	4603      	mov	r3, r0
 8104838:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 810483a:	e008      	b.n	810484e <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810483c:	2301      	movs	r3, #1
 810483e:	75fb      	strb	r3, [r7, #23]
      break;
 8104840:	e005      	b.n	810484e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8104842:	bf00      	nop
 8104844:	58024400 	.word	0x58024400
 8104848:	58024800 	.word	0x58024800
      break;
 810484c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810484e:	7dfb      	ldrb	r3, [r7, #23]
 8104850:	2b00      	cmp	r3, #0
 8104852:	d109      	bne.n	8104868 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8104854:	4b96      	ldr	r3, [pc, #600]	; (8104ab0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104856:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104858:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 810485c:	687b      	ldr	r3, [r7, #4]
 810485e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104860:	4993      	ldr	r1, [pc, #588]	; (8104ab0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104862:	4313      	orrs	r3, r2
 8104864:	654b      	str	r3, [r1, #84]	; 0x54
 8104866:	e001      	b.n	810486c <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104868:	7dfb      	ldrb	r3, [r7, #23]
 810486a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 810486c:	687b      	ldr	r3, [r7, #4]
 810486e:	681b      	ldr	r3, [r3, #0]
 8104870:	f003 0302 	and.w	r3, r3, #2
 8104874:	2b00      	cmp	r3, #0
 8104876:	d038      	beq.n	81048ea <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8104878:	687b      	ldr	r3, [r7, #4]
 810487a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 810487c:	2b05      	cmp	r3, #5
 810487e:	d821      	bhi.n	81048c4 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8104880:	a201      	add	r2, pc, #4	; (adr r2, 8104888 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8104882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104886:	bf00      	nop
 8104888:	081048cb 	.word	0x081048cb
 810488c:	081048a1 	.word	0x081048a1
 8104890:	081048b3 	.word	0x081048b3
 8104894:	081048cb 	.word	0x081048cb
 8104898:	081048cb 	.word	0x081048cb
 810489c:	081048cb 	.word	0x081048cb
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81048a0:	687b      	ldr	r3, [r7, #4]
 81048a2:	3304      	adds	r3, #4
 81048a4:	2101      	movs	r1, #1
 81048a6:	4618      	mov	r0, r3
 81048a8:	f001 fbd8 	bl	810605c <RCCEx_PLL2_Config>
 81048ac:	4603      	mov	r3, r0
 81048ae:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 81048b0:	e00c      	b.n	81048cc <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81048b2:	687b      	ldr	r3, [r7, #4]
 81048b4:	3324      	adds	r3, #36	; 0x24
 81048b6:	2101      	movs	r1, #1
 81048b8:	4618      	mov	r0, r3
 81048ba:	f001 fc81 	bl	81061c0 <RCCEx_PLL3_Config>
 81048be:	4603      	mov	r3, r0
 81048c0:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 81048c2:	e003      	b.n	81048cc <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81048c4:	2301      	movs	r3, #1
 81048c6:	75fb      	strb	r3, [r7, #23]
      break;
 81048c8:	e000      	b.n	81048cc <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 81048ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 81048cc:	7dfb      	ldrb	r3, [r7, #23]
 81048ce:	2b00      	cmp	r3, #0
 81048d0:	d109      	bne.n	81048e6 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81048d2:	4b77      	ldr	r3, [pc, #476]	; (8104ab0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81048d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81048d6:	f023 0207 	bic.w	r2, r3, #7
 81048da:	687b      	ldr	r3, [r7, #4]
 81048dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81048de:	4974      	ldr	r1, [pc, #464]	; (8104ab0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81048e0:	4313      	orrs	r3, r2
 81048e2:	654b      	str	r3, [r1, #84]	; 0x54
 81048e4:	e001      	b.n	81048ea <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81048e6:	7dfb      	ldrb	r3, [r7, #23]
 81048e8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81048ea:	687b      	ldr	r3, [r7, #4]
 81048ec:	681b      	ldr	r3, [r3, #0]
 81048ee:	f003 0304 	and.w	r3, r3, #4
 81048f2:	2b00      	cmp	r3, #0
 81048f4:	d03a      	beq.n	810496c <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 81048f6:	687b      	ldr	r3, [r7, #4]
 81048f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81048fc:	2b05      	cmp	r3, #5
 81048fe:	d821      	bhi.n	8104944 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8104900:	a201      	add	r2, pc, #4	; (adr r2, 8104908 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8104902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104906:	bf00      	nop
 8104908:	0810494b 	.word	0x0810494b
 810490c:	08104921 	.word	0x08104921
 8104910:	08104933 	.word	0x08104933
 8104914:	0810494b 	.word	0x0810494b
 8104918:	0810494b 	.word	0x0810494b
 810491c:	0810494b 	.word	0x0810494b
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104920:	687b      	ldr	r3, [r7, #4]
 8104922:	3304      	adds	r3, #4
 8104924:	2101      	movs	r1, #1
 8104926:	4618      	mov	r0, r3
 8104928:	f001 fb98 	bl	810605c <RCCEx_PLL2_Config>
 810492c:	4603      	mov	r3, r0
 810492e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8104930:	e00c      	b.n	810494c <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104932:	687b      	ldr	r3, [r7, #4]
 8104934:	3324      	adds	r3, #36	; 0x24
 8104936:	2101      	movs	r1, #1
 8104938:	4618      	mov	r0, r3
 810493a:	f001 fc41 	bl	81061c0 <RCCEx_PLL3_Config>
 810493e:	4603      	mov	r3, r0
 8104940:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8104942:	e003      	b.n	810494c <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104944:	2301      	movs	r3, #1
 8104946:	75fb      	strb	r3, [r7, #23]
      break;
 8104948:	e000      	b.n	810494c <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 810494a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810494c:	7dfb      	ldrb	r3, [r7, #23]
 810494e:	2b00      	cmp	r3, #0
 8104950:	d10a      	bne.n	8104968 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8104952:	4b57      	ldr	r3, [pc, #348]	; (8104ab0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104956:	f023 0207 	bic.w	r2, r3, #7
 810495a:	687b      	ldr	r3, [r7, #4]
 810495c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8104960:	4953      	ldr	r1, [pc, #332]	; (8104ab0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104962:	4313      	orrs	r3, r2
 8104964:	658b      	str	r3, [r1, #88]	; 0x58
 8104966:	e001      	b.n	810496c <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104968:	7dfb      	ldrb	r3, [r7, #23]
 810496a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 810496c:	687b      	ldr	r3, [r7, #4]
 810496e:	681b      	ldr	r3, [r3, #0]
 8104970:	f003 0320 	and.w	r3, r3, #32
 8104974:	2b00      	cmp	r3, #0
 8104976:	d04b      	beq.n	8104a10 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8104978:	687b      	ldr	r3, [r7, #4]
 810497a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 810497e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104982:	d02e      	beq.n	81049e2 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8104984:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104988:	d828      	bhi.n	81049dc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 810498a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810498e:	d02a      	beq.n	81049e6 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8104990:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104994:	d822      	bhi.n	81049dc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8104996:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810499a:	d026      	beq.n	81049ea <HAL_RCCEx_PeriphCLKConfig+0x9de>
 810499c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81049a0:	d81c      	bhi.n	81049dc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 81049a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81049a6:	d010      	beq.n	81049ca <HAL_RCCEx_PeriphCLKConfig+0x9be>
 81049a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81049ac:	d816      	bhi.n	81049dc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 81049ae:	2b00      	cmp	r3, #0
 81049b0:	d01d      	beq.n	81049ee <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 81049b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81049b6:	d111      	bne.n	81049dc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81049b8:	687b      	ldr	r3, [r7, #4]
 81049ba:	3304      	adds	r3, #4
 81049bc:	2100      	movs	r1, #0
 81049be:	4618      	mov	r0, r3
 81049c0:	f001 fb4c 	bl	810605c <RCCEx_PLL2_Config>
 81049c4:	4603      	mov	r3, r0
 81049c6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 81049c8:	e012      	b.n	81049f0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81049ca:	687b      	ldr	r3, [r7, #4]
 81049cc:	3324      	adds	r3, #36	; 0x24
 81049ce:	2102      	movs	r1, #2
 81049d0:	4618      	mov	r0, r3
 81049d2:	f001 fbf5 	bl	81061c0 <RCCEx_PLL3_Config>
 81049d6:	4603      	mov	r3, r0
 81049d8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 81049da:	e009      	b.n	81049f0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81049dc:	2301      	movs	r3, #1
 81049de:	75fb      	strb	r3, [r7, #23]
      break;
 81049e0:	e006      	b.n	81049f0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81049e2:	bf00      	nop
 81049e4:	e004      	b.n	81049f0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81049e6:	bf00      	nop
 81049e8:	e002      	b.n	81049f0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81049ea:	bf00      	nop
 81049ec:	e000      	b.n	81049f0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81049ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 81049f0:	7dfb      	ldrb	r3, [r7, #23]
 81049f2:	2b00      	cmp	r3, #0
 81049f4:	d10a      	bne.n	8104a0c <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 81049f6:	4b2e      	ldr	r3, [pc, #184]	; (8104ab0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81049f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81049fa:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 81049fe:	687b      	ldr	r3, [r7, #4]
 8104a00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8104a04:	492a      	ldr	r1, [pc, #168]	; (8104ab0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104a06:	4313      	orrs	r3, r2
 8104a08:	654b      	str	r3, [r1, #84]	; 0x54
 8104a0a:	e001      	b.n	8104a10 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104a0c:	7dfb      	ldrb	r3, [r7, #23]
 8104a0e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8104a10:	687b      	ldr	r3, [r7, #4]
 8104a12:	681b      	ldr	r3, [r3, #0]
 8104a14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8104a18:	2b00      	cmp	r3, #0
 8104a1a:	d04d      	beq.n	8104ab8 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8104a1c:	687b      	ldr	r3, [r7, #4]
 8104a1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8104a22:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8104a26:	d02e      	beq.n	8104a86 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8104a28:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8104a2c:	d828      	bhi.n	8104a80 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8104a2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104a32:	d02a      	beq.n	8104a8a <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8104a34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104a38:	d822      	bhi.n	8104a80 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8104a3a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8104a3e:	d026      	beq.n	8104a8e <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8104a40:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8104a44:	d81c      	bhi.n	8104a80 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8104a46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8104a4a:	d010      	beq.n	8104a6e <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8104a4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8104a50:	d816      	bhi.n	8104a80 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8104a52:	2b00      	cmp	r3, #0
 8104a54:	d01d      	beq.n	8104a92 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8104a56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8104a5a:	d111      	bne.n	8104a80 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104a5c:	687b      	ldr	r3, [r7, #4]
 8104a5e:	3304      	adds	r3, #4
 8104a60:	2100      	movs	r1, #0
 8104a62:	4618      	mov	r0, r3
 8104a64:	f001 fafa 	bl	810605c <RCCEx_PLL2_Config>
 8104a68:	4603      	mov	r3, r0
 8104a6a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8104a6c:	e012      	b.n	8104a94 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8104a6e:	687b      	ldr	r3, [r7, #4]
 8104a70:	3324      	adds	r3, #36	; 0x24
 8104a72:	2102      	movs	r1, #2
 8104a74:	4618      	mov	r0, r3
 8104a76:	f001 fba3 	bl	81061c0 <RCCEx_PLL3_Config>
 8104a7a:	4603      	mov	r3, r0
 8104a7c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8104a7e:	e009      	b.n	8104a94 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104a80:	2301      	movs	r3, #1
 8104a82:	75fb      	strb	r3, [r7, #23]
      break;
 8104a84:	e006      	b.n	8104a94 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8104a86:	bf00      	nop
 8104a88:	e004      	b.n	8104a94 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8104a8a:	bf00      	nop
 8104a8c:	e002      	b.n	8104a94 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8104a8e:	bf00      	nop
 8104a90:	e000      	b.n	8104a94 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8104a92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104a94:	7dfb      	ldrb	r3, [r7, #23]
 8104a96:	2b00      	cmp	r3, #0
 8104a98:	d10c      	bne.n	8104ab4 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8104a9a:	4b05      	ldr	r3, [pc, #20]	; (8104ab0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104a9e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8104aa2:	687b      	ldr	r3, [r7, #4]
 8104aa4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8104aa8:	4901      	ldr	r1, [pc, #4]	; (8104ab0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104aaa:	4313      	orrs	r3, r2
 8104aac:	658b      	str	r3, [r1, #88]	; 0x58
 8104aae:	e003      	b.n	8104ab8 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8104ab0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104ab4:	7dfb      	ldrb	r3, [r7, #23]
 8104ab6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8104ab8:	687b      	ldr	r3, [r7, #4]
 8104aba:	681b      	ldr	r3, [r3, #0]
 8104abc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8104ac0:	2b00      	cmp	r3, #0
 8104ac2:	d04b      	beq.n	8104b5c <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8104ac4:	687b      	ldr	r3, [r7, #4]
 8104ac6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8104aca:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8104ace:	d02e      	beq.n	8104b2e <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8104ad0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8104ad4:	d828      	bhi.n	8104b28 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8104ad6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8104ada:	d02a      	beq.n	8104b32 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8104adc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8104ae0:	d822      	bhi.n	8104b28 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8104ae2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8104ae6:	d026      	beq.n	8104b36 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8104ae8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8104aec:	d81c      	bhi.n	8104b28 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8104aee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104af2:	d010      	beq.n	8104b16 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8104af4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104af8:	d816      	bhi.n	8104b28 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8104afa:	2b00      	cmp	r3, #0
 8104afc:	d01d      	beq.n	8104b3a <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8104afe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8104b02:	d111      	bne.n	8104b28 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104b04:	687b      	ldr	r3, [r7, #4]
 8104b06:	3304      	adds	r3, #4
 8104b08:	2100      	movs	r1, #0
 8104b0a:	4618      	mov	r0, r3
 8104b0c:	f001 faa6 	bl	810605c <RCCEx_PLL2_Config>
 8104b10:	4603      	mov	r3, r0
 8104b12:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8104b14:	e012      	b.n	8104b3c <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8104b16:	687b      	ldr	r3, [r7, #4]
 8104b18:	3324      	adds	r3, #36	; 0x24
 8104b1a:	2102      	movs	r1, #2
 8104b1c:	4618      	mov	r0, r3
 8104b1e:	f001 fb4f 	bl	81061c0 <RCCEx_PLL3_Config>
 8104b22:	4603      	mov	r3, r0
 8104b24:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8104b26:	e009      	b.n	8104b3c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104b28:	2301      	movs	r3, #1
 8104b2a:	75fb      	strb	r3, [r7, #23]
      break;
 8104b2c:	e006      	b.n	8104b3c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8104b2e:	bf00      	nop
 8104b30:	e004      	b.n	8104b3c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8104b32:	bf00      	nop
 8104b34:	e002      	b.n	8104b3c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8104b36:	bf00      	nop
 8104b38:	e000      	b.n	8104b3c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8104b3a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104b3c:	7dfb      	ldrb	r3, [r7, #23]
 8104b3e:	2b00      	cmp	r3, #0
 8104b40:	d10a      	bne.n	8104b58 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8104b42:	4b9d      	ldr	r3, [pc, #628]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104b46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8104b4a:	687b      	ldr	r3, [r7, #4]
 8104b4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8104b50:	4999      	ldr	r1, [pc, #612]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104b52:	4313      	orrs	r3, r2
 8104b54:	658b      	str	r3, [r1, #88]	; 0x58
 8104b56:	e001      	b.n	8104b5c <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104b58:	7dfb      	ldrb	r3, [r7, #23]
 8104b5a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8104b5c:	687b      	ldr	r3, [r7, #4]
 8104b5e:	681b      	ldr	r3, [r3, #0]
 8104b60:	f003 0308 	and.w	r3, r3, #8
 8104b64:	2b00      	cmp	r3, #0
 8104b66:	d01a      	beq.n	8104b9e <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8104b68:	687b      	ldr	r3, [r7, #4]
 8104b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8104b6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104b72:	d10a      	bne.n	8104b8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8104b74:	687b      	ldr	r3, [r7, #4]
 8104b76:	3324      	adds	r3, #36	; 0x24
 8104b78:	2102      	movs	r1, #2
 8104b7a:	4618      	mov	r0, r3
 8104b7c:	f001 fb20 	bl	81061c0 <RCCEx_PLL3_Config>
 8104b80:	4603      	mov	r3, r0
 8104b82:	2b00      	cmp	r3, #0
 8104b84:	d001      	beq.n	8104b8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8104b86:	2301      	movs	r3, #1
 8104b88:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8104b8a:	4b8b      	ldr	r3, [pc, #556]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104b8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104b8e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8104b92:	687b      	ldr	r3, [r7, #4]
 8104b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8104b98:	4987      	ldr	r1, [pc, #540]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104b9a:	4313      	orrs	r3, r2
 8104b9c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8104b9e:	687b      	ldr	r3, [r7, #4]
 8104ba0:	681b      	ldr	r3, [r3, #0]
 8104ba2:	f003 0310 	and.w	r3, r3, #16
 8104ba6:	2b00      	cmp	r3, #0
 8104ba8:	d01a      	beq.n	8104be0 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8104baa:	687b      	ldr	r3, [r7, #4]
 8104bac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8104bb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104bb4:	d10a      	bne.n	8104bcc <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8104bb6:	687b      	ldr	r3, [r7, #4]
 8104bb8:	3324      	adds	r3, #36	; 0x24
 8104bba:	2102      	movs	r1, #2
 8104bbc:	4618      	mov	r0, r3
 8104bbe:	f001 faff 	bl	81061c0 <RCCEx_PLL3_Config>
 8104bc2:	4603      	mov	r3, r0
 8104bc4:	2b00      	cmp	r3, #0
 8104bc6:	d001      	beq.n	8104bcc <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8104bc8:	2301      	movs	r3, #1
 8104bca:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8104bcc:	4b7a      	ldr	r3, [pc, #488]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104bd0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8104bd4:	687b      	ldr	r3, [r7, #4]
 8104bd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8104bda:	4977      	ldr	r1, [pc, #476]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104bdc:	4313      	orrs	r3, r2
 8104bde:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8104be0:	687b      	ldr	r3, [r7, #4]
 8104be2:	681b      	ldr	r3, [r3, #0]
 8104be4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8104be8:	2b00      	cmp	r3, #0
 8104bea:	d034      	beq.n	8104c56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8104bec:	687b      	ldr	r3, [r7, #4]
 8104bee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8104bf2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104bf6:	d01d      	beq.n	8104c34 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8104bf8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104bfc:	d817      	bhi.n	8104c2e <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8104bfe:	2b00      	cmp	r3, #0
 8104c00:	d003      	beq.n	8104c0a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8104c02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8104c06:	d009      	beq.n	8104c1c <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8104c08:	e011      	b.n	8104c2e <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104c0a:	687b      	ldr	r3, [r7, #4]
 8104c0c:	3304      	adds	r3, #4
 8104c0e:	2100      	movs	r1, #0
 8104c10:	4618      	mov	r0, r3
 8104c12:	f001 fa23 	bl	810605c <RCCEx_PLL2_Config>
 8104c16:	4603      	mov	r3, r0
 8104c18:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8104c1a:	e00c      	b.n	8104c36 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8104c1c:	687b      	ldr	r3, [r7, #4]
 8104c1e:	3324      	adds	r3, #36	; 0x24
 8104c20:	2102      	movs	r1, #2
 8104c22:	4618      	mov	r0, r3
 8104c24:	f001 facc 	bl	81061c0 <RCCEx_PLL3_Config>
 8104c28:	4603      	mov	r3, r0
 8104c2a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8104c2c:	e003      	b.n	8104c36 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104c2e:	2301      	movs	r3, #1
 8104c30:	75fb      	strb	r3, [r7, #23]
      break;
 8104c32:	e000      	b.n	8104c36 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8104c34:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104c36:	7dfb      	ldrb	r3, [r7, #23]
 8104c38:	2b00      	cmp	r3, #0
 8104c3a:	d10a      	bne.n	8104c52 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8104c3c:	4b5e      	ldr	r3, [pc, #376]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104c3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104c40:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8104c44:	687b      	ldr	r3, [r7, #4]
 8104c46:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8104c4a:	495b      	ldr	r1, [pc, #364]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104c4c:	4313      	orrs	r3, r2
 8104c4e:	658b      	str	r3, [r1, #88]	; 0x58
 8104c50:	e001      	b.n	8104c56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104c52:	7dfb      	ldrb	r3, [r7, #23]
 8104c54:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8104c56:	687b      	ldr	r3, [r7, #4]
 8104c58:	681b      	ldr	r3, [r3, #0]
 8104c5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8104c5e:	2b00      	cmp	r3, #0
 8104c60:	d033      	beq.n	8104cca <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8104c62:	687b      	ldr	r3, [r7, #4]
 8104c64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104c68:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104c6c:	d01c      	beq.n	8104ca8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8104c6e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104c72:	d816      	bhi.n	8104ca2 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8104c74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8104c78:	d003      	beq.n	8104c82 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8104c7a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104c7e:	d007      	beq.n	8104c90 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8104c80:	e00f      	b.n	8104ca2 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104c82:	4b4d      	ldr	r3, [pc, #308]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104c86:	4a4c      	ldr	r2, [pc, #304]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104c88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104c8c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8104c8e:	e00c      	b.n	8104caa <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104c90:	687b      	ldr	r3, [r7, #4]
 8104c92:	3324      	adds	r3, #36	; 0x24
 8104c94:	2101      	movs	r1, #1
 8104c96:	4618      	mov	r0, r3
 8104c98:	f001 fa92 	bl	81061c0 <RCCEx_PLL3_Config>
 8104c9c:	4603      	mov	r3, r0
 8104c9e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8104ca0:	e003      	b.n	8104caa <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104ca2:	2301      	movs	r3, #1
 8104ca4:	75fb      	strb	r3, [r7, #23]
      break;
 8104ca6:	e000      	b.n	8104caa <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8104ca8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104caa:	7dfb      	ldrb	r3, [r7, #23]
 8104cac:	2b00      	cmp	r3, #0
 8104cae:	d10a      	bne.n	8104cc6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8104cb0:	4b41      	ldr	r3, [pc, #260]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104cb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104cb4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8104cb8:	687b      	ldr	r3, [r7, #4]
 8104cba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104cbe:	493e      	ldr	r1, [pc, #248]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104cc0:	4313      	orrs	r3, r2
 8104cc2:	654b      	str	r3, [r1, #84]	; 0x54
 8104cc4:	e001      	b.n	8104cca <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104cc6:	7dfb      	ldrb	r3, [r7, #23]
 8104cc8:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8104cca:	687b      	ldr	r3, [r7, #4]
 8104ccc:	681b      	ldr	r3, [r3, #0]
 8104cce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8104cd2:	2b00      	cmp	r3, #0
 8104cd4:	d029      	beq.n	8104d2a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8104cd6:	687b      	ldr	r3, [r7, #4]
 8104cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104cda:	2b00      	cmp	r3, #0
 8104cdc:	d003      	beq.n	8104ce6 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8104cde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8104ce2:	d007      	beq.n	8104cf4 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8104ce4:	e00f      	b.n	8104d06 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104ce6:	4b34      	ldr	r3, [pc, #208]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104cea:	4a33      	ldr	r2, [pc, #204]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104cec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104cf0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8104cf2:	e00b      	b.n	8104d0c <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8104cf4:	687b      	ldr	r3, [r7, #4]
 8104cf6:	3304      	adds	r3, #4
 8104cf8:	2102      	movs	r1, #2
 8104cfa:	4618      	mov	r0, r3
 8104cfc:	f001 f9ae 	bl	810605c <RCCEx_PLL2_Config>
 8104d00:	4603      	mov	r3, r0
 8104d02:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8104d04:	e002      	b.n	8104d0c <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8104d06:	2301      	movs	r3, #1
 8104d08:	75fb      	strb	r3, [r7, #23]
      break;
 8104d0a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104d0c:	7dfb      	ldrb	r3, [r7, #23]
 8104d0e:	2b00      	cmp	r3, #0
 8104d10:	d109      	bne.n	8104d26 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8104d12:	4b29      	ldr	r3, [pc, #164]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104d14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104d16:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8104d1a:	687b      	ldr	r3, [r7, #4]
 8104d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104d1e:	4926      	ldr	r1, [pc, #152]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104d20:	4313      	orrs	r3, r2
 8104d22:	64cb      	str	r3, [r1, #76]	; 0x4c
 8104d24:	e001      	b.n	8104d2a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104d26:	7dfb      	ldrb	r3, [r7, #23]
 8104d28:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8104d2a:	687b      	ldr	r3, [r7, #4]
 8104d2c:	681b      	ldr	r3, [r3, #0]
 8104d2e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8104d32:	2b00      	cmp	r3, #0
 8104d34:	d00a      	beq.n	8104d4c <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8104d36:	687b      	ldr	r3, [r7, #4]
 8104d38:	3324      	adds	r3, #36	; 0x24
 8104d3a:	2102      	movs	r1, #2
 8104d3c:	4618      	mov	r0, r3
 8104d3e:	f001 fa3f 	bl	81061c0 <RCCEx_PLL3_Config>
 8104d42:	4603      	mov	r3, r0
 8104d44:	2b00      	cmp	r3, #0
 8104d46:	d001      	beq.n	8104d4c <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8104d48:	2301      	movs	r3, #1
 8104d4a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8104d4c:	687b      	ldr	r3, [r7, #4]
 8104d4e:	681b      	ldr	r3, [r3, #0]
 8104d50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8104d54:	2b00      	cmp	r3, #0
 8104d56:	d033      	beq.n	8104dc0 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8104d58:	687b      	ldr	r3, [r7, #4]
 8104d5a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8104d5c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8104d60:	d017      	beq.n	8104d92 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8104d62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8104d66:	d811      	bhi.n	8104d8c <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8104d68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8104d6c:	d013      	beq.n	8104d96 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8104d6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8104d72:	d80b      	bhi.n	8104d8c <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8104d74:	2b00      	cmp	r3, #0
 8104d76:	d010      	beq.n	8104d9a <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8104d78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104d7c:	d106      	bne.n	8104d8c <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104d7e:	4b0e      	ldr	r3, [pc, #56]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104d82:	4a0d      	ldr	r2, [pc, #52]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104d84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104d88:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8104d8a:	e007      	b.n	8104d9c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104d8c:	2301      	movs	r3, #1
 8104d8e:	75fb      	strb	r3, [r7, #23]
      break;
 8104d90:	e004      	b.n	8104d9c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8104d92:	bf00      	nop
 8104d94:	e002      	b.n	8104d9c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8104d96:	bf00      	nop
 8104d98:	e000      	b.n	8104d9c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8104d9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104d9c:	7dfb      	ldrb	r3, [r7, #23]
 8104d9e:	2b00      	cmp	r3, #0
 8104da0:	d10c      	bne.n	8104dbc <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8104da2:	4b05      	ldr	r3, [pc, #20]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104da6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8104daa:	687b      	ldr	r3, [r7, #4]
 8104dac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8104dae:	4902      	ldr	r1, [pc, #8]	; (8104db8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104db0:	4313      	orrs	r3, r2
 8104db2:	654b      	str	r3, [r1, #84]	; 0x54
 8104db4:	e004      	b.n	8104dc0 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8104db6:	bf00      	nop
 8104db8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104dbc:	7dfb      	ldrb	r3, [r7, #23]
 8104dbe:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8104dc0:	687b      	ldr	r3, [r7, #4]
 8104dc2:	681b      	ldr	r3, [r3, #0]
 8104dc4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8104dc8:	2b00      	cmp	r3, #0
 8104dca:	d008      	beq.n	8104dde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8104dcc:	4b31      	ldr	r3, [pc, #196]	; (8104e94 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104dce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104dd0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8104dd4:	687b      	ldr	r3, [r7, #4]
 8104dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104dd8:	492e      	ldr	r1, [pc, #184]	; (8104e94 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104dda:	4313      	orrs	r3, r2
 8104ddc:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8104dde:	687b      	ldr	r3, [r7, #4]
 8104de0:	681b      	ldr	r3, [r3, #0]
 8104de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8104de6:	2b00      	cmp	r3, #0
 8104de8:	d009      	beq.n	8104dfe <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8104dea:	4b2a      	ldr	r3, [pc, #168]	; (8104e94 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104dec:	691b      	ldr	r3, [r3, #16]
 8104dee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8104df2:	687b      	ldr	r3, [r7, #4]
 8104df4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8104df8:	4926      	ldr	r1, [pc, #152]	; (8104e94 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104dfa:	4313      	orrs	r3, r2
 8104dfc:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8104dfe:	687b      	ldr	r3, [r7, #4]
 8104e00:	681b      	ldr	r3, [r3, #0]
 8104e02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8104e06:	2b00      	cmp	r3, #0
 8104e08:	d008      	beq.n	8104e1c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8104e0a:	4b22      	ldr	r3, [pc, #136]	; (8104e94 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104e0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104e0e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8104e12:	687b      	ldr	r3, [r7, #4]
 8104e14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8104e16:	491f      	ldr	r1, [pc, #124]	; (8104e94 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104e18:	4313      	orrs	r3, r2
 8104e1a:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8104e1c:	687b      	ldr	r3, [r7, #4]
 8104e1e:	681b      	ldr	r3, [r3, #0]
 8104e20:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8104e24:	2b00      	cmp	r3, #0
 8104e26:	d00d      	beq.n	8104e44 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8104e28:	4b1a      	ldr	r3, [pc, #104]	; (8104e94 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104e2a:	691b      	ldr	r3, [r3, #16]
 8104e2c:	4a19      	ldr	r2, [pc, #100]	; (8104e94 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104e2e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8104e32:	6113      	str	r3, [r2, #16]
 8104e34:	4b17      	ldr	r3, [pc, #92]	; (8104e94 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104e36:	691a      	ldr	r2, [r3, #16]
 8104e38:	687b      	ldr	r3, [r7, #4]
 8104e3a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8104e3e:	4915      	ldr	r1, [pc, #84]	; (8104e94 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104e40:	4313      	orrs	r3, r2
 8104e42:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8104e44:	687b      	ldr	r3, [r7, #4]
 8104e46:	681b      	ldr	r3, [r3, #0]
 8104e48:	2b00      	cmp	r3, #0
 8104e4a:	da08      	bge.n	8104e5e <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8104e4c:	4b11      	ldr	r3, [pc, #68]	; (8104e94 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104e4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104e50:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8104e54:	687b      	ldr	r3, [r7, #4]
 8104e56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104e58:	490e      	ldr	r1, [pc, #56]	; (8104e94 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104e5a:	4313      	orrs	r3, r2
 8104e5c:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8104e5e:	687b      	ldr	r3, [r7, #4]
 8104e60:	681b      	ldr	r3, [r3, #0]
 8104e62:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8104e66:	2b00      	cmp	r3, #0
 8104e68:	d009      	beq.n	8104e7e <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8104e6a:	4b0a      	ldr	r3, [pc, #40]	; (8104e94 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104e6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104e6e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8104e72:	687b      	ldr	r3, [r7, #4]
 8104e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8104e78:	4906      	ldr	r1, [pc, #24]	; (8104e94 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104e7a:	4313      	orrs	r3, r2
 8104e7c:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8104e7e:	7dbb      	ldrb	r3, [r7, #22]
 8104e80:	2b00      	cmp	r3, #0
 8104e82:	d101      	bne.n	8104e88 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8104e84:	2300      	movs	r3, #0
 8104e86:	e000      	b.n	8104e8a <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8104e88:	2301      	movs	r3, #1
}
 8104e8a:	4618      	mov	r0, r3
 8104e8c:	3718      	adds	r7, #24
 8104e8e:	46bd      	mov	sp, r7
 8104e90:	bd80      	pop	{r7, pc}
 8104e92:	bf00      	nop
 8104e94:	58024400 	.word	0x58024400

08104e98 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8104e98:	b580      	push	{r7, lr}
 8104e9a:	b090      	sub	sp, #64	; 0x40
 8104e9c:	af00      	add	r7, sp, #0
 8104e9e:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8104ea0:	687b      	ldr	r3, [r7, #4]
 8104ea2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104ea6:	f040 8095 	bne.w	8104fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8104eaa:	4b97      	ldr	r3, [pc, #604]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104eac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104eae:	f003 0307 	and.w	r3, r3, #7
 8104eb2:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8104eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104eb6:	2b04      	cmp	r3, #4
 8104eb8:	f200 8088 	bhi.w	8104fcc <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8104ebc:	a201      	add	r2, pc, #4	; (adr r2, 8104ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8104ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104ec2:	bf00      	nop
 8104ec4:	08104ed9 	.word	0x08104ed9
 8104ec8:	08104f01 	.word	0x08104f01
 8104ecc:	08104f29 	.word	0x08104f29
 8104ed0:	08104fc5 	.word	0x08104fc5
 8104ed4:	08104f51 	.word	0x08104f51
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8104ed8:	4b8b      	ldr	r3, [pc, #556]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104eda:	681b      	ldr	r3, [r3, #0]
 8104edc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8104ee0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104ee4:	d108      	bne.n	8104ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8104ee6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8104eea:	4618      	mov	r0, r3
 8104eec:	f000 ff64 	bl	8105db8 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8104ef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8104ef4:	f000 bc94 	b.w	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8104ef8:	2300      	movs	r3, #0
 8104efa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8104efc:	f000 bc90 	b.w	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104f00:	4b81      	ldr	r3, [pc, #516]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104f02:	681b      	ldr	r3, [r3, #0]
 8104f04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8104f08:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8104f0c:	d108      	bne.n	8104f20 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104f0e:	f107 0318 	add.w	r3, r7, #24
 8104f12:	4618      	mov	r0, r3
 8104f14:	f000 fca8 	bl	8105868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8104f18:	69bb      	ldr	r3, [r7, #24]
 8104f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8104f1c:	f000 bc80 	b.w	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8104f20:	2300      	movs	r3, #0
 8104f22:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8104f24:	f000 bc7c 	b.w	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8104f28:	4b77      	ldr	r3, [pc, #476]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104f2a:	681b      	ldr	r3, [r3, #0]
 8104f2c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8104f30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104f34:	d108      	bne.n	8104f48 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104f36:	f107 030c 	add.w	r3, r7, #12
 8104f3a:	4618      	mov	r0, r3
 8104f3c:	f000 fde8 	bl	8105b10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8104f40:	68fb      	ldr	r3, [r7, #12]
 8104f42:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8104f44:	f000 bc6c 	b.w	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8104f48:	2300      	movs	r3, #0
 8104f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8104f4c:	f000 bc68 	b.w	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8104f50:	4b6d      	ldr	r3, [pc, #436]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104f52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104f54:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8104f58:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8104f5a:	4b6b      	ldr	r3, [pc, #428]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104f5c:	681b      	ldr	r3, [r3, #0]
 8104f5e:	f003 0304 	and.w	r3, r3, #4
 8104f62:	2b04      	cmp	r3, #4
 8104f64:	d10c      	bne.n	8104f80 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8104f66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8104f68:	2b00      	cmp	r3, #0
 8104f6a:	d109      	bne.n	8104f80 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8104f6c:	4b66      	ldr	r3, [pc, #408]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104f6e:	681b      	ldr	r3, [r3, #0]
 8104f70:	08db      	lsrs	r3, r3, #3
 8104f72:	f003 0303 	and.w	r3, r3, #3
 8104f76:	4a65      	ldr	r2, [pc, #404]	; (810510c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8104f78:	fa22 f303 	lsr.w	r3, r2, r3
 8104f7c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8104f7e:	e01f      	b.n	8104fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8104f80:	4b61      	ldr	r3, [pc, #388]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104f82:	681b      	ldr	r3, [r3, #0]
 8104f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104f88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104f8c:	d106      	bne.n	8104f9c <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8104f8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8104f90:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104f94:	d102      	bne.n	8104f9c <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8104f96:	4b5e      	ldr	r3, [pc, #376]	; (8105110 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8104f98:	63fb      	str	r3, [r7, #60]	; 0x3c
 8104f9a:	e011      	b.n	8104fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8104f9c:	4b5a      	ldr	r3, [pc, #360]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104f9e:	681b      	ldr	r3, [r3, #0]
 8104fa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8104fa4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104fa8:	d106      	bne.n	8104fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8104faa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8104fac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104fb0:	d102      	bne.n	8104fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8104fb2:	4b58      	ldr	r3, [pc, #352]	; (8105114 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8104fb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8104fb6:	e003      	b.n	8104fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8104fb8:	2300      	movs	r3, #0
 8104fba:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8104fbc:	f000 bc30 	b.w	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8104fc0:	f000 bc2e 	b.w	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8104fc4:	4b54      	ldr	r3, [pc, #336]	; (8105118 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8104fc6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8104fc8:	f000 bc2a 	b.w	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8104fcc:	2300      	movs	r3, #0
 8104fce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8104fd0:	f000 bc26 	b.w	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8104fd4:	687b      	ldr	r3, [r7, #4]
 8104fd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8104fda:	f040 809f 	bne.w	810511c <HAL_RCCEx_GetPeriphCLKFreq+0x284>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8104fde:	4b4a      	ldr	r3, [pc, #296]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104fe0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104fe2:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8104fe6:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8104fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104fea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104fee:	d04d      	beq.n	810508c <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8104ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104ff2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104ff6:	f200 8084 	bhi.w	8105102 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8104ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104ffc:	2bc0      	cmp	r3, #192	; 0xc0
 8104ffe:	d07d      	beq.n	81050fc <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8105000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105002:	2bc0      	cmp	r3, #192	; 0xc0
 8105004:	d87d      	bhi.n	8105102 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8105006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105008:	2b80      	cmp	r3, #128	; 0x80
 810500a:	d02d      	beq.n	8105068 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 810500c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810500e:	2b80      	cmp	r3, #128	; 0x80
 8105010:	d877      	bhi.n	8105102 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8105012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105014:	2b00      	cmp	r3, #0
 8105016:	d003      	beq.n	8105020 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8105018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810501a:	2b40      	cmp	r3, #64	; 0x40
 810501c:	d012      	beq.n	8105044 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 810501e:	e070      	b.n	8105102 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105020:	4b39      	ldr	r3, [pc, #228]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105022:	681b      	ldr	r3, [r3, #0]
 8105024:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105028:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810502c:	d107      	bne.n	810503e <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810502e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105032:	4618      	mov	r0, r3
 8105034:	f000 fec0 	bl	8105db8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810503a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810503c:	e3f0      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810503e:	2300      	movs	r3, #0
 8105040:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105042:	e3ed      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105044:	4b30      	ldr	r3, [pc, #192]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105046:	681b      	ldr	r3, [r3, #0]
 8105048:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810504c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105050:	d107      	bne.n	8105062 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105052:	f107 0318 	add.w	r3, r7, #24
 8105056:	4618      	mov	r0, r3
 8105058:	f000 fc06 	bl	8105868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810505c:	69bb      	ldr	r3, [r7, #24]
 810505e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105060:	e3de      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105062:	2300      	movs	r3, #0
 8105064:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105066:	e3db      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105068:	4b27      	ldr	r3, [pc, #156]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 810506a:	681b      	ldr	r3, [r3, #0]
 810506c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105070:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105074:	d107      	bne.n	8105086 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105076:	f107 030c 	add.w	r3, r7, #12
 810507a:	4618      	mov	r0, r3
 810507c:	f000 fd48 	bl	8105b10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8105080:	68fb      	ldr	r3, [r7, #12]
 8105082:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105084:	e3cc      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105086:	2300      	movs	r3, #0
 8105088:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810508a:	e3c9      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 810508c:	4b1e      	ldr	r3, [pc, #120]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 810508e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105090:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105094:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105096:	4b1c      	ldr	r3, [pc, #112]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105098:	681b      	ldr	r3, [r3, #0]
 810509a:	f003 0304 	and.w	r3, r3, #4
 810509e:	2b04      	cmp	r3, #4
 81050a0:	d10c      	bne.n	81050bc <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 81050a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81050a4:	2b00      	cmp	r3, #0
 81050a6:	d109      	bne.n	81050bc <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81050a8:	4b17      	ldr	r3, [pc, #92]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 81050aa:	681b      	ldr	r3, [r3, #0]
 81050ac:	08db      	lsrs	r3, r3, #3
 81050ae:	f003 0303 	and.w	r3, r3, #3
 81050b2:	4a16      	ldr	r2, [pc, #88]	; (810510c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 81050b4:	fa22 f303 	lsr.w	r3, r2, r3
 81050b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 81050ba:	e01e      	b.n	81050fa <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81050bc:	4b12      	ldr	r3, [pc, #72]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 81050be:	681b      	ldr	r3, [r3, #0]
 81050c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81050c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81050c8:	d106      	bne.n	81050d8 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 81050ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81050cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81050d0:	d102      	bne.n	81050d8 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 81050d2:	4b0f      	ldr	r3, [pc, #60]	; (8105110 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 81050d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 81050d6:	e010      	b.n	81050fa <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81050d8:	4b0b      	ldr	r3, [pc, #44]	; (8105108 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 81050da:	681b      	ldr	r3, [r3, #0]
 81050dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81050e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81050e4:	d106      	bne.n	81050f4 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 81050e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81050e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81050ec:	d102      	bne.n	81050f4 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 81050ee:	4b09      	ldr	r3, [pc, #36]	; (8105114 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 81050f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 81050f2:	e002      	b.n	81050fa <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 81050f4:	2300      	movs	r3, #0
 81050f6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 81050f8:	e392      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 81050fa:	e391      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 81050fc:	4b06      	ldr	r3, [pc, #24]	; (8105118 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 81050fe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105100:	e38e      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8105102:	2300      	movs	r3, #0
 8105104:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105106:	e38b      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105108:	58024400 	.word	0x58024400
 810510c:	03d09000 	.word	0x03d09000
 8105110:	003d0900 	.word	0x003d0900
 8105114:	007a1200 	.word	0x007a1200
 8105118:	00bb8000 	.word	0x00bb8000
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 810511c:	687b      	ldr	r3, [r7, #4]
 810511e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8105122:	f040 809c 	bne.w	810525e <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8105126:	4b9d      	ldr	r3, [pc, #628]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810512a:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 810512e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8105130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105132:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8105136:	d054      	beq.n	81051e2 <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 8105138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810513a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 810513e:	f200 808b 	bhi.w	8105258 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8105142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105144:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8105148:	f000 8083 	beq.w	8105252 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 810514c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810514e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8105152:	f200 8081 	bhi.w	8105258 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8105156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105158:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 810515c:	d02f      	beq.n	81051be <HAL_RCCEx_GetPeriphCLKFreq+0x326>
 810515e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105160:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105164:	d878      	bhi.n	8105258 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8105166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105168:	2b00      	cmp	r3, #0
 810516a:	d004      	beq.n	8105176 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 810516c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810516e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8105172:	d012      	beq.n	810519a <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8105174:	e070      	b.n	8105258 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105176:	4b89      	ldr	r3, [pc, #548]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105178:	681b      	ldr	r3, [r3, #0]
 810517a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810517e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105182:	d107      	bne.n	8105194 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105184:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105188:	4618      	mov	r0, r3
 810518a:	f000 fe15 	bl	8105db8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810518e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105190:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105192:	e345      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105194:	2300      	movs	r3, #0
 8105196:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105198:	e342      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810519a:	4b80      	ldr	r3, [pc, #512]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 810519c:	681b      	ldr	r3, [r3, #0]
 810519e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81051a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81051a6:	d107      	bne.n	81051b8 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81051a8:	f107 0318 	add.w	r3, r7, #24
 81051ac:	4618      	mov	r0, r3
 81051ae:	f000 fb5b 	bl	8105868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81051b2:	69bb      	ldr	r3, [r7, #24]
 81051b4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81051b6:	e333      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81051b8:	2300      	movs	r3, #0
 81051ba:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81051bc:	e330      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81051be:	4b77      	ldr	r3, [pc, #476]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81051c0:	681b      	ldr	r3, [r3, #0]
 81051c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81051c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81051ca:	d107      	bne.n	81051dc <HAL_RCCEx_GetPeriphCLKFreq+0x344>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81051cc:	f107 030c 	add.w	r3, r7, #12
 81051d0:	4618      	mov	r0, r3
 81051d2:	f000 fc9d 	bl	8105b10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81051d6:	68fb      	ldr	r3, [r7, #12]
 81051d8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81051da:	e321      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81051dc:	2300      	movs	r3, #0
 81051de:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81051e0:	e31e      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 81051e2:	4b6e      	ldr	r3, [pc, #440]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81051e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81051e6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 81051ea:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81051ec:	4b6b      	ldr	r3, [pc, #428]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81051ee:	681b      	ldr	r3, [r3, #0]
 81051f0:	f003 0304 	and.w	r3, r3, #4
 81051f4:	2b04      	cmp	r3, #4
 81051f6:	d10c      	bne.n	8105212 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 81051f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81051fa:	2b00      	cmp	r3, #0
 81051fc:	d109      	bne.n	8105212 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81051fe:	4b67      	ldr	r3, [pc, #412]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105200:	681b      	ldr	r3, [r3, #0]
 8105202:	08db      	lsrs	r3, r3, #3
 8105204:	f003 0303 	and.w	r3, r3, #3
 8105208:	4a65      	ldr	r2, [pc, #404]	; (81053a0 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 810520a:	fa22 f303 	lsr.w	r3, r2, r3
 810520e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105210:	e01e      	b.n	8105250 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105212:	4b62      	ldr	r3, [pc, #392]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105214:	681b      	ldr	r3, [r3, #0]
 8105216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810521a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810521e:	d106      	bne.n	810522e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8105220:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105222:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105226:	d102      	bne.n	810522e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8105228:	4b5e      	ldr	r3, [pc, #376]	; (81053a4 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 810522a:	63fb      	str	r3, [r7, #60]	; 0x3c
 810522c:	e010      	b.n	8105250 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810522e:	4b5b      	ldr	r3, [pc, #364]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105230:	681b      	ldr	r3, [r3, #0]
 8105232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105236:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810523a:	d106      	bne.n	810524a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 810523c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810523e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105242:	d102      	bne.n	810524a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105244:	4b58      	ldr	r3, [pc, #352]	; (81053a8 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 8105246:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105248:	e002      	b.n	8105250 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 810524a:	2300      	movs	r3, #0
 810524c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 810524e:	e2e7      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105250:	e2e6      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8105252:	4b56      	ldr	r3, [pc, #344]	; (81053ac <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8105254:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105256:	e2e3      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8105258:	2300      	movs	r3, #0
 810525a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810525c:	e2e0      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 810525e:	687b      	ldr	r3, [r7, #4]
 8105260:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8105264:	f040 80a7 	bne.w	81053b6 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8105268:	4b4c      	ldr	r3, [pc, #304]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 810526a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810526c:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8105270:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8105272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105274:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8105278:	d055      	beq.n	8105326 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 810527a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810527c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8105280:	f200 8096 	bhi.w	81053b0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8105284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105286:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 810528a:	f000 8084 	beq.w	8105396 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 810528e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105290:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8105294:	f200 808c 	bhi.w	81053b0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8105298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810529a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810529e:	d030      	beq.n	8105302 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 81052a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81052a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81052a6:	f200 8083 	bhi.w	81053b0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 81052aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81052ac:	2b00      	cmp	r3, #0
 81052ae:	d004      	beq.n	81052ba <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 81052b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81052b2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81052b6:	d012      	beq.n	81052de <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 81052b8:	e07a      	b.n	81053b0 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81052ba:	4b38      	ldr	r3, [pc, #224]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81052bc:	681b      	ldr	r3, [r3, #0]
 81052be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81052c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81052c6:	d107      	bne.n	81052d8 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81052c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81052cc:	4618      	mov	r0, r3
 81052ce:	f000 fd73 	bl	8105db8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81052d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81052d4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81052d6:	e2a3      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81052d8:	2300      	movs	r3, #0
 81052da:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81052dc:	e2a0      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81052de:	4b2f      	ldr	r3, [pc, #188]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81052e0:	681b      	ldr	r3, [r3, #0]
 81052e2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81052e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81052ea:	d107      	bne.n	81052fc <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81052ec:	f107 0318 	add.w	r3, r7, #24
 81052f0:	4618      	mov	r0, r3
 81052f2:	f000 fab9 	bl	8105868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81052f6:	69bb      	ldr	r3, [r7, #24]
 81052f8:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 81052fa:	e291      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81052fc:	2300      	movs	r3, #0
 81052fe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105300:	e28e      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105302:	4b26      	ldr	r3, [pc, #152]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105304:	681b      	ldr	r3, [r3, #0]
 8105306:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810530a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810530e:	d107      	bne.n	8105320 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105310:	f107 030c 	add.w	r3, r7, #12
 8105314:	4618      	mov	r0, r3
 8105316:	f000 fbfb 	bl	8105b10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810531a:	68fb      	ldr	r3, [r7, #12]
 810531c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810531e:	e27f      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105320:	2300      	movs	r3, #0
 8105322:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105324:	e27c      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105326:	4b1d      	ldr	r3, [pc, #116]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810532a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 810532e:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105330:	4b1a      	ldr	r3, [pc, #104]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105332:	681b      	ldr	r3, [r3, #0]
 8105334:	f003 0304 	and.w	r3, r3, #4
 8105338:	2b04      	cmp	r3, #4
 810533a:	d10c      	bne.n	8105356 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 810533c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810533e:	2b00      	cmp	r3, #0
 8105340:	d109      	bne.n	8105356 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105342:	4b16      	ldr	r3, [pc, #88]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105344:	681b      	ldr	r3, [r3, #0]
 8105346:	08db      	lsrs	r3, r3, #3
 8105348:	f003 0303 	and.w	r3, r3, #3
 810534c:	4a14      	ldr	r2, [pc, #80]	; (81053a0 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 810534e:	fa22 f303 	lsr.w	r3, r2, r3
 8105352:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105354:	e01e      	b.n	8105394 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105356:	4b11      	ldr	r3, [pc, #68]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105358:	681b      	ldr	r3, [r3, #0]
 810535a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810535e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105362:	d106      	bne.n	8105372 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 8105364:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105366:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810536a:	d102      	bne.n	8105372 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 810536c:	4b0d      	ldr	r3, [pc, #52]	; (81053a4 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 810536e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105370:	e010      	b.n	8105394 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105372:	4b0a      	ldr	r3, [pc, #40]	; (810539c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105374:	681b      	ldr	r3, [r3, #0]
 8105376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 810537a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810537e:	d106      	bne.n	810538e <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8105380:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105382:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105386:	d102      	bne.n	810538e <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105388:	4b07      	ldr	r3, [pc, #28]	; (81053a8 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 810538a:	63fb      	str	r3, [r7, #60]	; 0x3c
 810538c:	e002      	b.n	8105394 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 810538e:	2300      	movs	r3, #0
 8105390:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8105392:	e245      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105394:	e244      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8105396:	4b05      	ldr	r3, [pc, #20]	; (81053ac <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8105398:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810539a:	e241      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 810539c:	58024400 	.word	0x58024400
 81053a0:	03d09000 	.word	0x03d09000
 81053a4:	003d0900 	.word	0x003d0900
 81053a8:	007a1200 	.word	0x007a1200
 81053ac:	00bb8000 	.word	0x00bb8000
        }

      default :
        {
          frequency = 0;
 81053b0:	2300      	movs	r3, #0
 81053b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81053b4:	e234      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 81053b6:	687b      	ldr	r3, [r7, #4]
 81053b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81053bc:	f040 809c 	bne.w	81054f8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 81053c0:	4b9b      	ldr	r3, [pc, #620]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81053c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81053c4:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 81053c8:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 81053ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81053cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81053d0:	d054      	beq.n	810547c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 81053d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81053d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81053d8:	f200 808b 	bhi.w	81054f2 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 81053dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81053de:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81053e2:	f000 8083 	beq.w	81054ec <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 81053e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81053e8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81053ec:	f200 8081 	bhi.w	81054f2 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 81053f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81053f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81053f6:	d02f      	beq.n	8105458 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 81053f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81053fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81053fe:	d878      	bhi.n	81054f2 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8105400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105402:	2b00      	cmp	r3, #0
 8105404:	d004      	beq.n	8105410 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8105406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105408:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810540c:	d012      	beq.n	8105434 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 810540e:	e070      	b.n	81054f2 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105410:	4b87      	ldr	r3, [pc, #540]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105412:	681b      	ldr	r3, [r3, #0]
 8105414:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105418:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810541c:	d107      	bne.n	810542e <HAL_RCCEx_GetPeriphCLKFreq+0x596>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810541e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105422:	4618      	mov	r0, r3
 8105424:	f000 fcc8 	bl	8105db8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810542a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810542c:	e1f8      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810542e:	2300      	movs	r3, #0
 8105430:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105432:	e1f5      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105434:	4b7e      	ldr	r3, [pc, #504]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105436:	681b      	ldr	r3, [r3, #0]
 8105438:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810543c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105440:	d107      	bne.n	8105452 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105442:	f107 0318 	add.w	r3, r7, #24
 8105446:	4618      	mov	r0, r3
 8105448:	f000 fa0e 	bl	8105868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810544c:	69bb      	ldr	r3, [r7, #24]
 810544e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105450:	e1e6      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105452:	2300      	movs	r3, #0
 8105454:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105456:	e1e3      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105458:	4b75      	ldr	r3, [pc, #468]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810545a:	681b      	ldr	r3, [r3, #0]
 810545c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105460:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105464:	d107      	bne.n	8105476 <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105466:	f107 030c 	add.w	r3, r7, #12
 810546a:	4618      	mov	r0, r3
 810546c:	f000 fb50 	bl	8105b10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8105470:	68fb      	ldr	r3, [r7, #12]
 8105472:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105474:	e1d4      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105476:	2300      	movs	r3, #0
 8105478:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810547a:	e1d1      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 810547c:	4b6c      	ldr	r3, [pc, #432]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810547e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105480:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105484:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105486:	4b6a      	ldr	r3, [pc, #424]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105488:	681b      	ldr	r3, [r3, #0]
 810548a:	f003 0304 	and.w	r3, r3, #4
 810548e:	2b04      	cmp	r3, #4
 8105490:	d10c      	bne.n	81054ac <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8105492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105494:	2b00      	cmp	r3, #0
 8105496:	d109      	bne.n	81054ac <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105498:	4b65      	ldr	r3, [pc, #404]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810549a:	681b      	ldr	r3, [r3, #0]
 810549c:	08db      	lsrs	r3, r3, #3
 810549e:	f003 0303 	and.w	r3, r3, #3
 81054a2:	4a64      	ldr	r2, [pc, #400]	; (8105634 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 81054a4:	fa22 f303 	lsr.w	r3, r2, r3
 81054a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 81054aa:	e01e      	b.n	81054ea <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81054ac:	4b60      	ldr	r3, [pc, #384]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81054ae:	681b      	ldr	r3, [r3, #0]
 81054b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81054b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81054b8:	d106      	bne.n	81054c8 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 81054ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81054bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81054c0:	d102      	bne.n	81054c8 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 81054c2:	4b5d      	ldr	r3, [pc, #372]	; (8105638 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 81054c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 81054c6:	e010      	b.n	81054ea <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81054c8:	4b59      	ldr	r3, [pc, #356]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81054ca:	681b      	ldr	r3, [r3, #0]
 81054cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81054d0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81054d4:	d106      	bne.n	81054e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 81054d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81054d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81054dc:	d102      	bne.n	81054e4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 81054de:	4b57      	ldr	r3, [pc, #348]	; (810563c <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 81054e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 81054e2:	e002      	b.n	81054ea <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 81054e4:	2300      	movs	r3, #0
 81054e6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 81054e8:	e19a      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 81054ea:	e199      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 81054ec:	4b54      	ldr	r3, [pc, #336]	; (8105640 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81054ee:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81054f0:	e196      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 81054f2:	2300      	movs	r3, #0
 81054f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81054f6:	e193      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 81054f8:	687b      	ldr	r3, [r7, #4]
 81054fa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 81054fe:	d173      	bne.n	81055e8 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8105500:	4b4b      	ldr	r3, [pc, #300]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105504:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8105508:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 810550a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810550c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105510:	d02f      	beq.n	8105572 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 8105512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105514:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105518:	d863      	bhi.n	81055e2 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 810551a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810551c:	2b00      	cmp	r3, #0
 810551e:	d004      	beq.n	810552a <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 8105520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105522:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105526:	d012      	beq.n	810554e <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 8105528:	e05b      	b.n	81055e2 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810552a:	4b41      	ldr	r3, [pc, #260]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810552c:	681b      	ldr	r3, [r3, #0]
 810552e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105532:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105536:	d107      	bne.n	8105548 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105538:	f107 0318 	add.w	r3, r7, #24
 810553c:	4618      	mov	r0, r3
 810553e:	f000 f993 	bl	8105868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105542:	69bb      	ldr	r3, [r7, #24]
 8105544:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105546:	e16b      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105548:	2300      	movs	r3, #0
 810554a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810554c:	e168      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810554e:	4b38      	ldr	r3, [pc, #224]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105550:	681b      	ldr	r3, [r3, #0]
 8105552:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105556:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810555a:	d107      	bne.n	810556c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810555c:	f107 030c 	add.w	r3, r7, #12
 8105560:	4618      	mov	r0, r3
 8105562:	f000 fad5 	bl	8105b10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8105566:	697b      	ldr	r3, [r7, #20]
 8105568:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810556a:	e159      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810556c:	2300      	movs	r3, #0
 810556e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105570:	e156      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105572:	4b2f      	ldr	r3, [pc, #188]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105576:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 810557a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810557c:	4b2c      	ldr	r3, [pc, #176]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810557e:	681b      	ldr	r3, [r3, #0]
 8105580:	f003 0304 	and.w	r3, r3, #4
 8105584:	2b04      	cmp	r3, #4
 8105586:	d10c      	bne.n	81055a2 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 8105588:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810558a:	2b00      	cmp	r3, #0
 810558c:	d109      	bne.n	81055a2 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810558e:	4b28      	ldr	r3, [pc, #160]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105590:	681b      	ldr	r3, [r3, #0]
 8105592:	08db      	lsrs	r3, r3, #3
 8105594:	f003 0303 	and.w	r3, r3, #3
 8105598:	4a26      	ldr	r2, [pc, #152]	; (8105634 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 810559a:	fa22 f303 	lsr.w	r3, r2, r3
 810559e:	63fb      	str	r3, [r7, #60]	; 0x3c
 81055a0:	e01e      	b.n	81055e0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81055a2:	4b23      	ldr	r3, [pc, #140]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81055a4:	681b      	ldr	r3, [r3, #0]
 81055a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81055aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81055ae:	d106      	bne.n	81055be <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 81055b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81055b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81055b6:	d102      	bne.n	81055be <HAL_RCCEx_GetPeriphCLKFreq+0x726>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 81055b8:	4b1f      	ldr	r3, [pc, #124]	; (8105638 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 81055ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 81055bc:	e010      	b.n	81055e0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81055be:	4b1c      	ldr	r3, [pc, #112]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81055c0:	681b      	ldr	r3, [r3, #0]
 81055c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81055c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81055ca:	d106      	bne.n	81055da <HAL_RCCEx_GetPeriphCLKFreq+0x742>
 81055cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81055ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81055d2:	d102      	bne.n	81055da <HAL_RCCEx_GetPeriphCLKFreq+0x742>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 81055d4:	4b19      	ldr	r3, [pc, #100]	; (810563c <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 81055d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 81055d8:	e002      	b.n	81055e0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 81055da:	2300      	movs	r3, #0
 81055dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 81055de:	e11f      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 81055e0:	e11e      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 81055e2:	2300      	movs	r3, #0
 81055e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81055e6:	e11b      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 81055e8:	687b      	ldr	r3, [r7, #4]
 81055ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81055ee:	d13e      	bne.n	810566e <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 81055f0:	4b0f      	ldr	r3, [pc, #60]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81055f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81055f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81055f8:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 81055fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81055fc:	2b00      	cmp	r3, #0
 81055fe:	d004      	beq.n	810560a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8105600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105602:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105606:	d01d      	beq.n	8105644 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8105608:	e02e      	b.n	8105668 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810560a:	4b09      	ldr	r3, [pc, #36]	; (8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810560c:	681b      	ldr	r3, [r3, #0]
 810560e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105612:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105616:	d107      	bne.n	8105628 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105618:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810561c:	4618      	mov	r0, r3
 810561e:	f000 fbcb 	bl	8105db8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105624:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8105626:	e0fb      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8105628:	2300      	movs	r3, #0
 810562a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810562c:	e0f8      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 810562e:	bf00      	nop
 8105630:	58024400 	.word	0x58024400
 8105634:	03d09000 	.word	0x03d09000
 8105638:	003d0900 	.word	0x003d0900
 810563c:	007a1200 	.word	0x007a1200
 8105640:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105644:	4b79      	ldr	r3, [pc, #484]	; (810582c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105646:	681b      	ldr	r3, [r3, #0]
 8105648:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810564c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105650:	d107      	bne.n	8105662 <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105652:	f107 0318 	add.w	r3, r7, #24
 8105656:	4618      	mov	r0, r3
 8105658:	f000 f906 	bl	8105868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 810565c:	6a3b      	ldr	r3, [r7, #32]
 810565e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8105660:	e0de      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8105662:	2300      	movs	r3, #0
 8105664:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105666:	e0db      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8105668:	2300      	movs	r3, #0
 810566a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810566c:	e0d8      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 810566e:	687b      	ldr	r3, [r7, #4]
 8105670:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8105674:	f040 8085 	bne.w	8105782 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8105678:	4b6c      	ldr	r3, [pc, #432]	; (810582c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810567a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810567c:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8105680:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8105682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105684:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8105688:	d06b      	beq.n	8105762 <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 810568a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810568c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8105690:	d874      	bhi.n	810577c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8105692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105694:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8105698:	d056      	beq.n	8105748 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
 810569a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810569c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81056a0:	d86c      	bhi.n	810577c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 81056a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81056a4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81056a8:	d03b      	beq.n	8105722 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 81056aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81056ac:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81056b0:	d864      	bhi.n	810577c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 81056b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81056b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81056b8:	d021      	beq.n	81056fe <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 81056ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81056bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81056c0:	d85c      	bhi.n	810577c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 81056c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81056c4:	2b00      	cmp	r3, #0
 81056c6:	d004      	beq.n	81056d2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 81056c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81056ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81056ce:	d004      	beq.n	81056da <HAL_RCCEx_GetPeriphCLKFreq+0x842>
 81056d0:	e054      	b.n	810577c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 81056d2:	f000 f8b3 	bl	810583c <HAL_RCCEx_GetD3PCLK1Freq>
 81056d6:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 81056d8:	e0a2      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81056da:	4b54      	ldr	r3, [pc, #336]	; (810582c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81056dc:	681b      	ldr	r3, [r3, #0]
 81056de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81056e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81056e6:	d107      	bne.n	81056f8 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81056e8:	f107 0318 	add.w	r3, r7, #24
 81056ec:	4618      	mov	r0, r3
 81056ee:	f000 f8bb 	bl	8105868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 81056f2:	69fb      	ldr	r3, [r7, #28]
 81056f4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81056f6:	e093      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 81056f8:	2300      	movs	r3, #0
 81056fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81056fc:	e090      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81056fe:	4b4b      	ldr	r3, [pc, #300]	; (810582c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105700:	681b      	ldr	r3, [r3, #0]
 8105702:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105706:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810570a:	d107      	bne.n	810571c <HAL_RCCEx_GetPeriphCLKFreq+0x884>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810570c:	f107 030c 	add.w	r3, r7, #12
 8105710:	4618      	mov	r0, r3
 8105712:	f000 f9fd 	bl	8105b10 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8105716:	693b      	ldr	r3, [r7, #16]
 8105718:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 810571a:	e081      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 810571c:	2300      	movs	r3, #0
 810571e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105720:	e07e      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8105722:	4b42      	ldr	r3, [pc, #264]	; (810582c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105724:	681b      	ldr	r3, [r3, #0]
 8105726:	f003 0304 	and.w	r3, r3, #4
 810572a:	2b04      	cmp	r3, #4
 810572c:	d109      	bne.n	8105742 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810572e:	4b3f      	ldr	r3, [pc, #252]	; (810582c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105730:	681b      	ldr	r3, [r3, #0]
 8105732:	08db      	lsrs	r3, r3, #3
 8105734:	f003 0303 	and.w	r3, r3, #3
 8105738:	4a3d      	ldr	r2, [pc, #244]	; (8105830 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 810573a:	fa22 f303 	lsr.w	r3, r2, r3
 810573e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8105740:	e06e      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8105742:	2300      	movs	r3, #0
 8105744:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105746:	e06b      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8105748:	4b38      	ldr	r3, [pc, #224]	; (810582c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810574a:	681b      	ldr	r3, [r3, #0]
 810574c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105750:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105754:	d102      	bne.n	810575c <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
         {
          frequency = CSI_VALUE;
 8105756:	4b37      	ldr	r3, [pc, #220]	; (8105834 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8105758:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810575a:	e061      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810575c:	2300      	movs	r3, #0
 810575e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105760:	e05e      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8105762:	4b32      	ldr	r3, [pc, #200]	; (810582c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105764:	681b      	ldr	r3, [r3, #0]
 8105766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 810576a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810576e:	d102      	bne.n	8105776 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
         {
          frequency = HSE_VALUE;
 8105770:	4b31      	ldr	r3, [pc, #196]	; (8105838 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8105772:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8105774:	e054      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8105776:	2300      	movs	r3, #0
 8105778:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810577a:	e051      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 810577c:	2300      	movs	r3, #0
 810577e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105780:	e04e      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8105782:	687b      	ldr	r3, [r7, #4]
 8105784:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8105788:	d148      	bne.n	810581c <HAL_RCCEx_GetPeriphCLKFreq+0x984>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 810578a:	4b28      	ldr	r3, [pc, #160]	; (810582c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810578c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810578e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105792:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8105794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105796:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810579a:	d02a      	beq.n	81057f2 <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 810579c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810579e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81057a2:	d838      	bhi.n	8105816 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
 81057a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81057a6:	2b00      	cmp	r3, #0
 81057a8:	d004      	beq.n	81057b4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 81057aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81057ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81057b0:	d00d      	beq.n	81057ce <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 81057b2:	e030      	b.n	8105816 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 81057b4:	4b1d      	ldr	r3, [pc, #116]	; (810582c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81057b6:	681b      	ldr	r3, [r3, #0]
 81057b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81057bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81057c0:	d102      	bne.n	81057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
         {
          frequency = HSE_VALUE;
 81057c2:	4b1d      	ldr	r3, [pc, #116]	; (8105838 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 81057c4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81057c6:	e02b      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 81057c8:	2300      	movs	r3, #0
 81057ca:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81057cc:	e028      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81057ce:	4b17      	ldr	r3, [pc, #92]	; (810582c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81057d0:	681b      	ldr	r3, [r3, #0]
 81057d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81057d6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81057da:	d107      	bne.n	81057ec <HAL_RCCEx_GetPeriphCLKFreq+0x954>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81057dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81057e0:	4618      	mov	r0, r3
 81057e2:	f000 fae9 	bl	8105db8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81057e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81057e8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81057ea:	e019      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 81057ec:	2300      	movs	r3, #0
 81057ee:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81057f0:	e016      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81057f2:	4b0e      	ldr	r3, [pc, #56]	; (810582c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81057f4:	681b      	ldr	r3, [r3, #0]
 81057f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81057fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81057fe:	d107      	bne.n	8105810 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105800:	f107 0318 	add.w	r3, r7, #24
 8105804:	4618      	mov	r0, r3
 8105806:	f000 f82f 	bl	8105868 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 810580a:	69fb      	ldr	r3, [r7, #28]
 810580c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 810580e:	e007      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8105810:	2300      	movs	r3, #0
 8105812:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105814:	e004      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8105816:	2300      	movs	r3, #0
 8105818:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810581a:	e001      	b.n	8105820 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else
    {
      frequency = 0;
 810581c:	2300      	movs	r3, #0
 810581e:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8105820:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8105822:	4618      	mov	r0, r3
 8105824:	3740      	adds	r7, #64	; 0x40
 8105826:	46bd      	mov	sp, r7
 8105828:	bd80      	pop	{r7, pc}
 810582a:	bf00      	nop
 810582c:	58024400 	.word	0x58024400
 8105830:	03d09000 	.word	0x03d09000
 8105834:	003d0900 	.word	0x003d0900
 8105838:	007a1200 	.word	0x007a1200

0810583c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 810583c:	b580      	push	{r7, lr}
 810583e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8105840:	f7fe fb86 	bl	8103f50 <HAL_RCC_GetHCLKFreq>
 8105844:	4602      	mov	r2, r0
 8105846:	4b06      	ldr	r3, [pc, #24]	; (8105860 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8105848:	6a1b      	ldr	r3, [r3, #32]
 810584a:	091b      	lsrs	r3, r3, #4
 810584c:	f003 0307 	and.w	r3, r3, #7
 8105850:	4904      	ldr	r1, [pc, #16]	; (8105864 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8105852:	5ccb      	ldrb	r3, [r1, r3]
 8105854:	f003 031f 	and.w	r3, r3, #31
 8105858:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 810585c:	4618      	mov	r0, r3
 810585e:	bd80      	pop	{r7, pc}
 8105860:	58024400 	.word	0x58024400
 8105864:	0810cf68 	.word	0x0810cf68

08105868 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8105868:	b480      	push	{r7}
 810586a:	b089      	sub	sp, #36	; 0x24
 810586c:	af00      	add	r7, sp, #0
 810586e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105870:	4ba1      	ldr	r3, [pc, #644]	; (8105af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105874:	f003 0303 	and.w	r3, r3, #3
 8105878:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 810587a:	4b9f      	ldr	r3, [pc, #636]	; (8105af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810587c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810587e:	0b1b      	lsrs	r3, r3, #12
 8105880:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8105884:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8105886:	4b9c      	ldr	r3, [pc, #624]	; (8105af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810588a:	091b      	lsrs	r3, r3, #4
 810588c:	f003 0301 	and.w	r3, r3, #1
 8105890:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8105892:	4b99      	ldr	r3, [pc, #612]	; (8105af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105896:	08db      	lsrs	r3, r3, #3
 8105898:	f3c3 030c 	ubfx	r3, r3, #0, #13
 810589c:	693a      	ldr	r2, [r7, #16]
 810589e:	fb02 f303 	mul.w	r3, r2, r3
 81058a2:	ee07 3a90 	vmov	s15, r3
 81058a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81058aa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 81058ae:	697b      	ldr	r3, [r7, #20]
 81058b0:	2b00      	cmp	r3, #0
 81058b2:	f000 8111 	beq.w	8105ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 81058b6:	69bb      	ldr	r3, [r7, #24]
 81058b8:	2b02      	cmp	r3, #2
 81058ba:	f000 8083 	beq.w	81059c4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 81058be:	69bb      	ldr	r3, [r7, #24]
 81058c0:	2b02      	cmp	r3, #2
 81058c2:	f200 80a1 	bhi.w	8105a08 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 81058c6:	69bb      	ldr	r3, [r7, #24]
 81058c8:	2b00      	cmp	r3, #0
 81058ca:	d003      	beq.n	81058d4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 81058cc:	69bb      	ldr	r3, [r7, #24]
 81058ce:	2b01      	cmp	r3, #1
 81058d0:	d056      	beq.n	8105980 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 81058d2:	e099      	b.n	8105a08 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81058d4:	4b88      	ldr	r3, [pc, #544]	; (8105af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81058d6:	681b      	ldr	r3, [r3, #0]
 81058d8:	f003 0320 	and.w	r3, r3, #32
 81058dc:	2b00      	cmp	r3, #0
 81058de:	d02d      	beq.n	810593c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81058e0:	4b85      	ldr	r3, [pc, #532]	; (8105af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81058e2:	681b      	ldr	r3, [r3, #0]
 81058e4:	08db      	lsrs	r3, r3, #3
 81058e6:	f003 0303 	and.w	r3, r3, #3
 81058ea:	4a84      	ldr	r2, [pc, #528]	; (8105afc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 81058ec:	fa22 f303 	lsr.w	r3, r2, r3
 81058f0:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81058f2:	68bb      	ldr	r3, [r7, #8]
 81058f4:	ee07 3a90 	vmov	s15, r3
 81058f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81058fc:	697b      	ldr	r3, [r7, #20]
 81058fe:	ee07 3a90 	vmov	s15, r3
 8105902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105906:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810590a:	4b7b      	ldr	r3, [pc, #492]	; (8105af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810590c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810590e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105912:	ee07 3a90 	vmov	s15, r3
 8105916:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810591a:	ed97 6a03 	vldr	s12, [r7, #12]
 810591e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8105b00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105922:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105926:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810592a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810592e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105932:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105936:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 810593a:	e087      	b.n	8105a4c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 810593c:	697b      	ldr	r3, [r7, #20]
 810593e:	ee07 3a90 	vmov	s15, r3
 8105942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105946:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8105b04 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 810594a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810594e:	4b6a      	ldr	r3, [pc, #424]	; (8105af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105952:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105956:	ee07 3a90 	vmov	s15, r3
 810595a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810595e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105962:	eddf 5a67 	vldr	s11, [pc, #412]	; 8105b00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105966:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810596a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810596e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105972:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105976:	ee67 7a27 	vmul.f32	s15, s14, s15
 810597a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810597e:	e065      	b.n	8105a4c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8105980:	697b      	ldr	r3, [r7, #20]
 8105982:	ee07 3a90 	vmov	s15, r3
 8105986:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810598a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8105b08 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 810598e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105992:	4b59      	ldr	r3, [pc, #356]	; (8105af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105996:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810599a:	ee07 3a90 	vmov	s15, r3
 810599e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81059a2:	ed97 6a03 	vldr	s12, [r7, #12]
 81059a6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8105b00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81059aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81059ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81059b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81059b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81059ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 81059be:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81059c2:	e043      	b.n	8105a4c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81059c4:	697b      	ldr	r3, [r7, #20]
 81059c6:	ee07 3a90 	vmov	s15, r3
 81059ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81059ce:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8105b0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 81059d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81059d6:	4b48      	ldr	r3, [pc, #288]	; (8105af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81059d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81059da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81059de:	ee07 3a90 	vmov	s15, r3
 81059e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81059e6:	ed97 6a03 	vldr	s12, [r7, #12]
 81059ea:	eddf 5a45 	vldr	s11, [pc, #276]	; 8105b00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81059ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81059f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81059f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81059fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81059fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105a02:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105a06:	e021      	b.n	8105a4c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8105a08:	697b      	ldr	r3, [r7, #20]
 8105a0a:	ee07 3a90 	vmov	s15, r3
 8105a0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105a12:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8105b08 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8105a16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105a1a:	4b37      	ldr	r3, [pc, #220]	; (8105af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105a1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105a22:	ee07 3a90 	vmov	s15, r3
 8105a26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105a2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8105a2e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8105b00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105a32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105a36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105a3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105a3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105a42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105a46:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105a4a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8105a4c:	4b2a      	ldr	r3, [pc, #168]	; (8105af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105a50:	0a5b      	lsrs	r3, r3, #9
 8105a52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105a56:	ee07 3a90 	vmov	s15, r3
 8105a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105a5e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105a62:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105a66:	edd7 6a07 	vldr	s13, [r7, #28]
 8105a6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105a6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105a72:	ee17 2a90 	vmov	r2, s15
 8105a76:	687b      	ldr	r3, [r7, #4]
 8105a78:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8105a7a:	4b1f      	ldr	r3, [pc, #124]	; (8105af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105a7e:	0c1b      	lsrs	r3, r3, #16
 8105a80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105a84:	ee07 3a90 	vmov	s15, r3
 8105a88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105a8c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105a90:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105a94:	edd7 6a07 	vldr	s13, [r7, #28]
 8105a98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105a9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105aa0:	ee17 2a90 	vmov	r2, s15
 8105aa4:	687b      	ldr	r3, [r7, #4]
 8105aa6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8105aa8:	4b13      	ldr	r3, [pc, #76]	; (8105af8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105aac:	0e1b      	lsrs	r3, r3, #24
 8105aae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105ab2:	ee07 3a90 	vmov	s15, r3
 8105ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105aba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105abe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105ac2:	edd7 6a07 	vldr	s13, [r7, #28]
 8105ac6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105aca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105ace:	ee17 2a90 	vmov	r2, s15
 8105ad2:	687b      	ldr	r3, [r7, #4]
 8105ad4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8105ad6:	e008      	b.n	8105aea <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8105ad8:	687b      	ldr	r3, [r7, #4]
 8105ada:	2200      	movs	r2, #0
 8105adc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8105ade:	687b      	ldr	r3, [r7, #4]
 8105ae0:	2200      	movs	r2, #0
 8105ae2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8105ae4:	687b      	ldr	r3, [r7, #4]
 8105ae6:	2200      	movs	r2, #0
 8105ae8:	609a      	str	r2, [r3, #8]
}
 8105aea:	bf00      	nop
 8105aec:	3724      	adds	r7, #36	; 0x24
 8105aee:	46bd      	mov	sp, r7
 8105af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105af4:	4770      	bx	lr
 8105af6:	bf00      	nop
 8105af8:	58024400 	.word	0x58024400
 8105afc:	03d09000 	.word	0x03d09000
 8105b00:	46000000 	.word	0x46000000
 8105b04:	4c742400 	.word	0x4c742400
 8105b08:	4a742400 	.word	0x4a742400
 8105b0c:	4af42400 	.word	0x4af42400

08105b10 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8105b10:	b480      	push	{r7}
 8105b12:	b089      	sub	sp, #36	; 0x24
 8105b14:	af00      	add	r7, sp, #0
 8105b16:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105b18:	4ba1      	ldr	r3, [pc, #644]	; (8105da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105b1c:	f003 0303 	and.w	r3, r3, #3
 8105b20:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8105b22:	4b9f      	ldr	r3, [pc, #636]	; (8105da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105b26:	0d1b      	lsrs	r3, r3, #20
 8105b28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8105b2c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8105b2e:	4b9c      	ldr	r3, [pc, #624]	; (8105da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105b32:	0a1b      	lsrs	r3, r3, #8
 8105b34:	f003 0301 	and.w	r3, r3, #1
 8105b38:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8105b3a:	4b99      	ldr	r3, [pc, #612]	; (8105da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105b3e:	08db      	lsrs	r3, r3, #3
 8105b40:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105b44:	693a      	ldr	r2, [r7, #16]
 8105b46:	fb02 f303 	mul.w	r3, r2, r3
 8105b4a:	ee07 3a90 	vmov	s15, r3
 8105b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105b52:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8105b56:	697b      	ldr	r3, [r7, #20]
 8105b58:	2b00      	cmp	r3, #0
 8105b5a:	f000 8111 	beq.w	8105d80 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8105b5e:	69bb      	ldr	r3, [r7, #24]
 8105b60:	2b02      	cmp	r3, #2
 8105b62:	f000 8083 	beq.w	8105c6c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8105b66:	69bb      	ldr	r3, [r7, #24]
 8105b68:	2b02      	cmp	r3, #2
 8105b6a:	f200 80a1 	bhi.w	8105cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8105b6e:	69bb      	ldr	r3, [r7, #24]
 8105b70:	2b00      	cmp	r3, #0
 8105b72:	d003      	beq.n	8105b7c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8105b74:	69bb      	ldr	r3, [r7, #24]
 8105b76:	2b01      	cmp	r3, #1
 8105b78:	d056      	beq.n	8105c28 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8105b7a:	e099      	b.n	8105cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105b7c:	4b88      	ldr	r3, [pc, #544]	; (8105da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105b7e:	681b      	ldr	r3, [r3, #0]
 8105b80:	f003 0320 	and.w	r3, r3, #32
 8105b84:	2b00      	cmp	r3, #0
 8105b86:	d02d      	beq.n	8105be4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105b88:	4b85      	ldr	r3, [pc, #532]	; (8105da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105b8a:	681b      	ldr	r3, [r3, #0]
 8105b8c:	08db      	lsrs	r3, r3, #3
 8105b8e:	f003 0303 	and.w	r3, r3, #3
 8105b92:	4a84      	ldr	r2, [pc, #528]	; (8105da4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8105b94:	fa22 f303 	lsr.w	r3, r2, r3
 8105b98:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105b9a:	68bb      	ldr	r3, [r7, #8]
 8105b9c:	ee07 3a90 	vmov	s15, r3
 8105ba0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105ba4:	697b      	ldr	r3, [r7, #20]
 8105ba6:	ee07 3a90 	vmov	s15, r3
 8105baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105bae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105bb2:	4b7b      	ldr	r3, [pc, #492]	; (8105da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105bb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105bba:	ee07 3a90 	vmov	s15, r3
 8105bbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105bc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8105bc6:	eddf 5a78 	vldr	s11, [pc, #480]	; 8105da8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105bca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105bce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105bd2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105bd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105bda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105bde:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8105be2:	e087      	b.n	8105cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105be4:	697b      	ldr	r3, [r7, #20]
 8105be6:	ee07 3a90 	vmov	s15, r3
 8105bea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105bee:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8105dac <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8105bf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105bf6:	4b6a      	ldr	r3, [pc, #424]	; (8105da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105bfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105bfe:	ee07 3a90 	vmov	s15, r3
 8105c02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105c06:	ed97 6a03 	vldr	s12, [r7, #12]
 8105c0a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8105da8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105c0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105c12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105c16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105c1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105c1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105c22:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105c26:	e065      	b.n	8105cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105c28:	697b      	ldr	r3, [r7, #20]
 8105c2a:	ee07 3a90 	vmov	s15, r3
 8105c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105c32:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8105db0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8105c36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105c3a:	4b59      	ldr	r3, [pc, #356]	; (8105da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105c3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105c42:	ee07 3a90 	vmov	s15, r3
 8105c46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105c4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8105c4e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8105da8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105c52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105c56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105c5a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105c5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105c66:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105c6a:	e043      	b.n	8105cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105c6c:	697b      	ldr	r3, [r7, #20]
 8105c6e:	ee07 3a90 	vmov	s15, r3
 8105c72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105c76:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8105db4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8105c7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105c7e:	4b48      	ldr	r3, [pc, #288]	; (8105da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105c82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105c86:	ee07 3a90 	vmov	s15, r3
 8105c8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105c8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105c92:	eddf 5a45 	vldr	s11, [pc, #276]	; 8105da8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105c96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105c9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105c9e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105ca2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105caa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105cae:	e021      	b.n	8105cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105cb0:	697b      	ldr	r3, [r7, #20]
 8105cb2:	ee07 3a90 	vmov	s15, r3
 8105cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105cba:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8105db0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8105cbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105cc2:	4b37      	ldr	r3, [pc, #220]	; (8105da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105cc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105cca:	ee07 3a90 	vmov	s15, r3
 8105cce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105cd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8105cd6:	eddf 5a34 	vldr	s11, [pc, #208]	; 8105da8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105cda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105cde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105ce2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105ce6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105cee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105cf2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8105cf4:	4b2a      	ldr	r3, [pc, #168]	; (8105da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105cf8:	0a5b      	lsrs	r3, r3, #9
 8105cfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105cfe:	ee07 3a90 	vmov	s15, r3
 8105d02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105d06:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105d0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105d0e:	edd7 6a07 	vldr	s13, [r7, #28]
 8105d12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105d16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105d1a:	ee17 2a90 	vmov	r2, s15
 8105d1e:	687b      	ldr	r3, [r7, #4]
 8105d20:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8105d22:	4b1f      	ldr	r3, [pc, #124]	; (8105da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105d26:	0c1b      	lsrs	r3, r3, #16
 8105d28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105d2c:	ee07 3a90 	vmov	s15, r3
 8105d30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105d34:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105d38:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105d3c:	edd7 6a07 	vldr	s13, [r7, #28]
 8105d40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105d44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105d48:	ee17 2a90 	vmov	r2, s15
 8105d4c:	687b      	ldr	r3, [r7, #4]
 8105d4e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8105d50:	4b13      	ldr	r3, [pc, #76]	; (8105da0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105d54:	0e1b      	lsrs	r3, r3, #24
 8105d56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105d5a:	ee07 3a90 	vmov	s15, r3
 8105d5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105d62:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105d66:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105d6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8105d6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105d72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105d76:	ee17 2a90 	vmov	r2, s15
 8105d7a:	687b      	ldr	r3, [r7, #4]
 8105d7c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8105d7e:	e008      	b.n	8105d92 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8105d80:	687b      	ldr	r3, [r7, #4]
 8105d82:	2200      	movs	r2, #0
 8105d84:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8105d86:	687b      	ldr	r3, [r7, #4]
 8105d88:	2200      	movs	r2, #0
 8105d8a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8105d8c:	687b      	ldr	r3, [r7, #4]
 8105d8e:	2200      	movs	r2, #0
 8105d90:	609a      	str	r2, [r3, #8]
}
 8105d92:	bf00      	nop
 8105d94:	3724      	adds	r7, #36	; 0x24
 8105d96:	46bd      	mov	sp, r7
 8105d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105d9c:	4770      	bx	lr
 8105d9e:	bf00      	nop
 8105da0:	58024400 	.word	0x58024400
 8105da4:	03d09000 	.word	0x03d09000
 8105da8:	46000000 	.word	0x46000000
 8105dac:	4c742400 	.word	0x4c742400
 8105db0:	4a742400 	.word	0x4a742400
 8105db4:	4af42400 	.word	0x4af42400

08105db8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8105db8:	b480      	push	{r7}
 8105dba:	b089      	sub	sp, #36	; 0x24
 8105dbc:	af00      	add	r7, sp, #0
 8105dbe:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105dc0:	4ba0      	ldr	r3, [pc, #640]	; (8106044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105dc4:	f003 0303 	and.w	r3, r3, #3
 8105dc8:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8105dca:	4b9e      	ldr	r3, [pc, #632]	; (8106044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105dce:	091b      	lsrs	r3, r3, #4
 8105dd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8105dd4:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8105dd6:	4b9b      	ldr	r3, [pc, #620]	; (8106044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105dda:	f003 0301 	and.w	r3, r3, #1
 8105dde:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8105de0:	4b98      	ldr	r3, [pc, #608]	; (8106044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8105de4:	08db      	lsrs	r3, r3, #3
 8105de6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105dea:	693a      	ldr	r2, [r7, #16]
 8105dec:	fb02 f303 	mul.w	r3, r2, r3
 8105df0:	ee07 3a90 	vmov	s15, r3
 8105df4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105df8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8105dfc:	697b      	ldr	r3, [r7, #20]
 8105dfe:	2b00      	cmp	r3, #0
 8105e00:	f000 8111 	beq.w	8106026 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8105e04:	69bb      	ldr	r3, [r7, #24]
 8105e06:	2b02      	cmp	r3, #2
 8105e08:	f000 8083 	beq.w	8105f12 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8105e0c:	69bb      	ldr	r3, [r7, #24]
 8105e0e:	2b02      	cmp	r3, #2
 8105e10:	f200 80a1 	bhi.w	8105f56 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8105e14:	69bb      	ldr	r3, [r7, #24]
 8105e16:	2b00      	cmp	r3, #0
 8105e18:	d003      	beq.n	8105e22 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8105e1a:	69bb      	ldr	r3, [r7, #24]
 8105e1c:	2b01      	cmp	r3, #1
 8105e1e:	d056      	beq.n	8105ece <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8105e20:	e099      	b.n	8105f56 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105e22:	4b88      	ldr	r3, [pc, #544]	; (8106044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105e24:	681b      	ldr	r3, [r3, #0]
 8105e26:	f003 0320 	and.w	r3, r3, #32
 8105e2a:	2b00      	cmp	r3, #0
 8105e2c:	d02d      	beq.n	8105e8a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105e2e:	4b85      	ldr	r3, [pc, #532]	; (8106044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105e30:	681b      	ldr	r3, [r3, #0]
 8105e32:	08db      	lsrs	r3, r3, #3
 8105e34:	f003 0303 	and.w	r3, r3, #3
 8105e38:	4a83      	ldr	r2, [pc, #524]	; (8106048 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8105e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8105e3e:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8105e40:	68bb      	ldr	r3, [r7, #8]
 8105e42:	ee07 3a90 	vmov	s15, r3
 8105e46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105e4a:	697b      	ldr	r3, [r7, #20]
 8105e4c:	ee07 3a90 	vmov	s15, r3
 8105e50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105e54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105e58:	4b7a      	ldr	r3, [pc, #488]	; (8106044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105e5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105e60:	ee07 3a90 	vmov	s15, r3
 8105e64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105e68:	ed97 6a03 	vldr	s12, [r7, #12]
 8105e6c:	eddf 5a77 	vldr	s11, [pc, #476]	; 810604c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8105e70:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105e74:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105e78:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105e7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105e80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105e84:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8105e88:	e087      	b.n	8105f9a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8105e8a:	697b      	ldr	r3, [r7, #20]
 8105e8c:	ee07 3a90 	vmov	s15, r3
 8105e90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105e94:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8106050 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8105e98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105e9c:	4b69      	ldr	r3, [pc, #420]	; (8106044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105ea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105ea4:	ee07 3a90 	vmov	s15, r3
 8105ea8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105eac:	ed97 6a03 	vldr	s12, [r7, #12]
 8105eb0:	eddf 5a66 	vldr	s11, [pc, #408]	; 810604c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8105eb4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105eb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105ebc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105ec0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105ec4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105ec8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105ecc:	e065      	b.n	8105f9a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8105ece:	697b      	ldr	r3, [r7, #20]
 8105ed0:	ee07 3a90 	vmov	s15, r3
 8105ed4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105ed8:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8106054 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8105edc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105ee0:	4b58      	ldr	r3, [pc, #352]	; (8106044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105ee4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105ee8:	ee07 3a90 	vmov	s15, r3
 8105eec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105ef0:	ed97 6a03 	vldr	s12, [r7, #12]
 8105ef4:	eddf 5a55 	vldr	s11, [pc, #340]	; 810604c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8105ef8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105efc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105f00:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105f04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105f08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105f0c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105f10:	e043      	b.n	8105f9a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8105f12:	697b      	ldr	r3, [r7, #20]
 8105f14:	ee07 3a90 	vmov	s15, r3
 8105f18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105f1c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8106058 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8105f20:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105f24:	4b47      	ldr	r3, [pc, #284]	; (8106044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105f28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105f2c:	ee07 3a90 	vmov	s15, r3
 8105f30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105f34:	ed97 6a03 	vldr	s12, [r7, #12]
 8105f38:	eddf 5a44 	vldr	s11, [pc, #272]	; 810604c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8105f3c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105f40:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105f44:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105f48:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105f4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105f50:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105f54:	e021      	b.n	8105f9a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8105f56:	697b      	ldr	r3, [r7, #20]
 8105f58:	ee07 3a90 	vmov	s15, r3
 8105f5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105f60:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8106050 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8105f64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105f68:	4b36      	ldr	r3, [pc, #216]	; (8106044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105f6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105f70:	ee07 3a90 	vmov	s15, r3
 8105f74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105f78:	ed97 6a03 	vldr	s12, [r7, #12]
 8105f7c:	eddf 5a33 	vldr	s11, [pc, #204]	; 810604c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8105f80:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105f84:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105f88:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105f8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105f90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105f94:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105f98:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8105f9a:	4b2a      	ldr	r3, [pc, #168]	; (8106044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105f9e:	0a5b      	lsrs	r3, r3, #9
 8105fa0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105fa4:	ee07 3a90 	vmov	s15, r3
 8105fa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105fac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105fb0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105fb4:	edd7 6a07 	vldr	s13, [r7, #28]
 8105fb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105fbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105fc0:	ee17 2a90 	vmov	r2, s15
 8105fc4:	687b      	ldr	r3, [r7, #4]
 8105fc6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8105fc8:	4b1e      	ldr	r3, [pc, #120]	; (8106044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105fcc:	0c1b      	lsrs	r3, r3, #16
 8105fce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105fd2:	ee07 3a90 	vmov	s15, r3
 8105fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105fda:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105fde:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105fe2:	edd7 6a07 	vldr	s13, [r7, #28]
 8105fe6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105fea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105fee:	ee17 2a90 	vmov	r2, s15
 8105ff2:	687b      	ldr	r3, [r7, #4]
 8105ff4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8105ff6:	4b13      	ldr	r3, [pc, #76]	; (8106044 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105ffa:	0e1b      	lsrs	r3, r3, #24
 8105ffc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106000:	ee07 3a90 	vmov	s15, r3
 8106004:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106008:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810600c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106010:	edd7 6a07 	vldr	s13, [r7, #28]
 8106014:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106018:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810601c:	ee17 2a90 	vmov	r2, s15
 8106020:	687b      	ldr	r3, [r7, #4]
 8106022:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8106024:	e008      	b.n	8106038 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8106026:	687b      	ldr	r3, [r7, #4]
 8106028:	2200      	movs	r2, #0
 810602a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 810602c:	687b      	ldr	r3, [r7, #4]
 810602e:	2200      	movs	r2, #0
 8106030:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8106032:	687b      	ldr	r3, [r7, #4]
 8106034:	2200      	movs	r2, #0
 8106036:	609a      	str	r2, [r3, #8]
}
 8106038:	bf00      	nop
 810603a:	3724      	adds	r7, #36	; 0x24
 810603c:	46bd      	mov	sp, r7
 810603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106042:	4770      	bx	lr
 8106044:	58024400 	.word	0x58024400
 8106048:	03d09000 	.word	0x03d09000
 810604c:	46000000 	.word	0x46000000
 8106050:	4c742400 	.word	0x4c742400
 8106054:	4a742400 	.word	0x4a742400
 8106058:	4af42400 	.word	0x4af42400

0810605c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 810605c:	b580      	push	{r7, lr}
 810605e:	b084      	sub	sp, #16
 8106060:	af00      	add	r7, sp, #0
 8106062:	6078      	str	r0, [r7, #4]
 8106064:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8106066:	2300      	movs	r3, #0
 8106068:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810606a:	4b54      	ldr	r3, [pc, #336]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 810606c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810606e:	f003 0303 	and.w	r3, r3, #3
 8106072:	2b03      	cmp	r3, #3
 8106074:	d101      	bne.n	810607a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8106076:	2301      	movs	r3, #1
 8106078:	e09b      	b.n	81061b2 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 810607a:	4b50      	ldr	r3, [pc, #320]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 810607c:	681b      	ldr	r3, [r3, #0]
 810607e:	4a4f      	ldr	r2, [pc, #316]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 8106080:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8106084:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8106086:	f7fb ff15 	bl	8101eb4 <HAL_GetTick>
 810608a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 810608c:	e008      	b.n	81060a0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 810608e:	f7fb ff11 	bl	8101eb4 <HAL_GetTick>
 8106092:	4602      	mov	r2, r0
 8106094:	68bb      	ldr	r3, [r7, #8]
 8106096:	1ad3      	subs	r3, r2, r3
 8106098:	2b02      	cmp	r3, #2
 810609a:	d901      	bls.n	81060a0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 810609c:	2303      	movs	r3, #3
 810609e:	e088      	b.n	81061b2 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 81060a0:	4b46      	ldr	r3, [pc, #280]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 81060a2:	681b      	ldr	r3, [r3, #0]
 81060a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81060a8:	2b00      	cmp	r3, #0
 81060aa:	d1f0      	bne.n	810608e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 81060ac:	4b43      	ldr	r3, [pc, #268]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 81060ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81060b0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 81060b4:	687b      	ldr	r3, [r7, #4]
 81060b6:	681b      	ldr	r3, [r3, #0]
 81060b8:	031b      	lsls	r3, r3, #12
 81060ba:	4940      	ldr	r1, [pc, #256]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 81060bc:	4313      	orrs	r3, r2
 81060be:	628b      	str	r3, [r1, #40]	; 0x28
 81060c0:	687b      	ldr	r3, [r7, #4]
 81060c2:	685b      	ldr	r3, [r3, #4]
 81060c4:	3b01      	subs	r3, #1
 81060c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81060ca:	687b      	ldr	r3, [r7, #4]
 81060cc:	689b      	ldr	r3, [r3, #8]
 81060ce:	3b01      	subs	r3, #1
 81060d0:	025b      	lsls	r3, r3, #9
 81060d2:	b29b      	uxth	r3, r3
 81060d4:	431a      	orrs	r2, r3
 81060d6:	687b      	ldr	r3, [r7, #4]
 81060d8:	68db      	ldr	r3, [r3, #12]
 81060da:	3b01      	subs	r3, #1
 81060dc:	041b      	lsls	r3, r3, #16
 81060de:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 81060e2:	431a      	orrs	r2, r3
 81060e4:	687b      	ldr	r3, [r7, #4]
 81060e6:	691b      	ldr	r3, [r3, #16]
 81060e8:	3b01      	subs	r3, #1
 81060ea:	061b      	lsls	r3, r3, #24
 81060ec:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 81060f0:	4932      	ldr	r1, [pc, #200]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 81060f2:	4313      	orrs	r3, r2
 81060f4:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 81060f6:	4b31      	ldr	r3, [pc, #196]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 81060f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81060fa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 81060fe:	687b      	ldr	r3, [r7, #4]
 8106100:	695b      	ldr	r3, [r3, #20]
 8106102:	492e      	ldr	r1, [pc, #184]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 8106104:	4313      	orrs	r3, r2
 8106106:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8106108:	4b2c      	ldr	r3, [pc, #176]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 810610a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810610c:	f023 0220 	bic.w	r2, r3, #32
 8106110:	687b      	ldr	r3, [r7, #4]
 8106112:	699b      	ldr	r3, [r3, #24]
 8106114:	4929      	ldr	r1, [pc, #164]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 8106116:	4313      	orrs	r3, r2
 8106118:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 810611a:	4b28      	ldr	r3, [pc, #160]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 810611c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810611e:	4a27      	ldr	r2, [pc, #156]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 8106120:	f023 0310 	bic.w	r3, r3, #16
 8106124:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8106126:	4b25      	ldr	r3, [pc, #148]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 8106128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810612a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 810612e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8106132:	687a      	ldr	r2, [r7, #4]
 8106134:	69d2      	ldr	r2, [r2, #28]
 8106136:	00d2      	lsls	r2, r2, #3
 8106138:	4920      	ldr	r1, [pc, #128]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 810613a:	4313      	orrs	r3, r2
 810613c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 810613e:	4b1f      	ldr	r3, [pc, #124]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 8106140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106142:	4a1e      	ldr	r2, [pc, #120]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 8106144:	f043 0310 	orr.w	r3, r3, #16
 8106148:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 810614a:	683b      	ldr	r3, [r7, #0]
 810614c:	2b00      	cmp	r3, #0
 810614e:	d106      	bne.n	810615e <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8106150:	4b1a      	ldr	r3, [pc, #104]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 8106152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106154:	4a19      	ldr	r2, [pc, #100]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 8106156:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 810615a:	62d3      	str	r3, [r2, #44]	; 0x2c
 810615c:	e00f      	b.n	810617e <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 810615e:	683b      	ldr	r3, [r7, #0]
 8106160:	2b01      	cmp	r3, #1
 8106162:	d106      	bne.n	8106172 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8106164:	4b15      	ldr	r3, [pc, #84]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 8106166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106168:	4a14      	ldr	r2, [pc, #80]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 810616a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810616e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8106170:	e005      	b.n	810617e <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8106172:	4b12      	ldr	r3, [pc, #72]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 8106174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106176:	4a11      	ldr	r2, [pc, #68]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 8106178:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 810617c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 810617e:	4b0f      	ldr	r3, [pc, #60]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 8106180:	681b      	ldr	r3, [r3, #0]
 8106182:	4a0e      	ldr	r2, [pc, #56]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 8106184:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8106188:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810618a:	f7fb fe93 	bl	8101eb4 <HAL_GetTick>
 810618e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8106190:	e008      	b.n	81061a4 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8106192:	f7fb fe8f 	bl	8101eb4 <HAL_GetTick>
 8106196:	4602      	mov	r2, r0
 8106198:	68bb      	ldr	r3, [r7, #8]
 810619a:	1ad3      	subs	r3, r2, r3
 810619c:	2b02      	cmp	r3, #2
 810619e:	d901      	bls.n	81061a4 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 81061a0:	2303      	movs	r3, #3
 81061a2:	e006      	b.n	81061b2 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81061a4:	4b05      	ldr	r3, [pc, #20]	; (81061bc <RCCEx_PLL2_Config+0x160>)
 81061a6:	681b      	ldr	r3, [r3, #0]
 81061a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81061ac:	2b00      	cmp	r3, #0
 81061ae:	d0f0      	beq.n	8106192 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 81061b0:	7bfb      	ldrb	r3, [r7, #15]
}
 81061b2:	4618      	mov	r0, r3
 81061b4:	3710      	adds	r7, #16
 81061b6:	46bd      	mov	sp, r7
 81061b8:	bd80      	pop	{r7, pc}
 81061ba:	bf00      	nop
 81061bc:	58024400 	.word	0x58024400

081061c0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 81061c0:	b580      	push	{r7, lr}
 81061c2:	b084      	sub	sp, #16
 81061c4:	af00      	add	r7, sp, #0
 81061c6:	6078      	str	r0, [r7, #4]
 81061c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81061ca:	2300      	movs	r3, #0
 81061cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81061ce:	4b54      	ldr	r3, [pc, #336]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 81061d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81061d2:	f003 0303 	and.w	r3, r3, #3
 81061d6:	2b03      	cmp	r3, #3
 81061d8:	d101      	bne.n	81061de <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 81061da:	2301      	movs	r3, #1
 81061dc:	e09b      	b.n	8106316 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 81061de:	4b50      	ldr	r3, [pc, #320]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 81061e0:	681b      	ldr	r3, [r3, #0]
 81061e2:	4a4f      	ldr	r2, [pc, #316]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 81061e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 81061e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81061ea:	f7fb fe63 	bl	8101eb4 <HAL_GetTick>
 81061ee:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81061f0:	e008      	b.n	8106204 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 81061f2:	f7fb fe5f 	bl	8101eb4 <HAL_GetTick>
 81061f6:	4602      	mov	r2, r0
 81061f8:	68bb      	ldr	r3, [r7, #8]
 81061fa:	1ad3      	subs	r3, r2, r3
 81061fc:	2b02      	cmp	r3, #2
 81061fe:	d901      	bls.n	8106204 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8106200:	2303      	movs	r3, #3
 8106202:	e088      	b.n	8106316 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8106204:	4b46      	ldr	r3, [pc, #280]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 8106206:	681b      	ldr	r3, [r3, #0]
 8106208:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810620c:	2b00      	cmp	r3, #0
 810620e:	d1f0      	bne.n	81061f2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8106210:	4b43      	ldr	r3, [pc, #268]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 8106212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106214:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8106218:	687b      	ldr	r3, [r7, #4]
 810621a:	681b      	ldr	r3, [r3, #0]
 810621c:	051b      	lsls	r3, r3, #20
 810621e:	4940      	ldr	r1, [pc, #256]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 8106220:	4313      	orrs	r3, r2
 8106222:	628b      	str	r3, [r1, #40]	; 0x28
 8106224:	687b      	ldr	r3, [r7, #4]
 8106226:	685b      	ldr	r3, [r3, #4]
 8106228:	3b01      	subs	r3, #1
 810622a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810622e:	687b      	ldr	r3, [r7, #4]
 8106230:	689b      	ldr	r3, [r3, #8]
 8106232:	3b01      	subs	r3, #1
 8106234:	025b      	lsls	r3, r3, #9
 8106236:	b29b      	uxth	r3, r3
 8106238:	431a      	orrs	r2, r3
 810623a:	687b      	ldr	r3, [r7, #4]
 810623c:	68db      	ldr	r3, [r3, #12]
 810623e:	3b01      	subs	r3, #1
 8106240:	041b      	lsls	r3, r3, #16
 8106242:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8106246:	431a      	orrs	r2, r3
 8106248:	687b      	ldr	r3, [r7, #4]
 810624a:	691b      	ldr	r3, [r3, #16]
 810624c:	3b01      	subs	r3, #1
 810624e:	061b      	lsls	r3, r3, #24
 8106250:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8106254:	4932      	ldr	r1, [pc, #200]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 8106256:	4313      	orrs	r3, r2
 8106258:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 810625a:	4b31      	ldr	r3, [pc, #196]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 810625c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810625e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8106262:	687b      	ldr	r3, [r7, #4]
 8106264:	695b      	ldr	r3, [r3, #20]
 8106266:	492e      	ldr	r1, [pc, #184]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 8106268:	4313      	orrs	r3, r2
 810626a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 810626c:	4b2c      	ldr	r3, [pc, #176]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 810626e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106270:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8106274:	687b      	ldr	r3, [r7, #4]
 8106276:	699b      	ldr	r3, [r3, #24]
 8106278:	4929      	ldr	r1, [pc, #164]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 810627a:	4313      	orrs	r3, r2
 810627c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810627e:	4b28      	ldr	r3, [pc, #160]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 8106280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106282:	4a27      	ldr	r2, [pc, #156]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 8106284:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8106288:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 810628a:	4b25      	ldr	r3, [pc, #148]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 810628c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810628e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8106292:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8106296:	687a      	ldr	r2, [r7, #4]
 8106298:	69d2      	ldr	r2, [r2, #28]
 810629a:	00d2      	lsls	r2, r2, #3
 810629c:	4920      	ldr	r1, [pc, #128]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 810629e:	4313      	orrs	r3, r2
 81062a0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 81062a2:	4b1f      	ldr	r3, [pc, #124]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 81062a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81062a6:	4a1e      	ldr	r2, [pc, #120]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 81062a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81062ac:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 81062ae:	683b      	ldr	r3, [r7, #0]
 81062b0:	2b00      	cmp	r3, #0
 81062b2:	d106      	bne.n	81062c2 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 81062b4:	4b1a      	ldr	r3, [pc, #104]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 81062b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81062b8:	4a19      	ldr	r2, [pc, #100]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 81062ba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 81062be:	62d3      	str	r3, [r2, #44]	; 0x2c
 81062c0:	e00f      	b.n	81062e2 <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 81062c2:	683b      	ldr	r3, [r7, #0]
 81062c4:	2b01      	cmp	r3, #1
 81062c6:	d106      	bne.n	81062d6 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 81062c8:	4b15      	ldr	r3, [pc, #84]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 81062ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81062cc:	4a14      	ldr	r2, [pc, #80]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 81062ce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 81062d2:	62d3      	str	r3, [r2, #44]	; 0x2c
 81062d4:	e005      	b.n	81062e2 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 81062d6:	4b12      	ldr	r3, [pc, #72]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 81062d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81062da:	4a11      	ldr	r2, [pc, #68]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 81062dc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 81062e0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 81062e2:	4b0f      	ldr	r3, [pc, #60]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 81062e4:	681b      	ldr	r3, [r3, #0]
 81062e6:	4a0e      	ldr	r2, [pc, #56]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 81062e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 81062ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81062ee:	f7fb fde1 	bl	8101eb4 <HAL_GetTick>
 81062f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81062f4:	e008      	b.n	8106308 <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 81062f6:	f7fb fddd 	bl	8101eb4 <HAL_GetTick>
 81062fa:	4602      	mov	r2, r0
 81062fc:	68bb      	ldr	r3, [r7, #8]
 81062fe:	1ad3      	subs	r3, r2, r3
 8106300:	2b02      	cmp	r3, #2
 8106302:	d901      	bls.n	8106308 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8106304:	2303      	movs	r3, #3
 8106306:	e006      	b.n	8106316 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8106308:	4b05      	ldr	r3, [pc, #20]	; (8106320 <RCCEx_PLL3_Config+0x160>)
 810630a:	681b      	ldr	r3, [r3, #0]
 810630c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106310:	2b00      	cmp	r3, #0
 8106312:	d0f0      	beq.n	81062f6 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8106314:	7bfb      	ldrb	r3, [r7, #15]
}
 8106316:	4618      	mov	r0, r3
 8106318:	3710      	adds	r7, #16
 810631a:	46bd      	mov	sp, r7
 810631c:	bd80      	pop	{r7, pc}
 810631e:	bf00      	nop
 8106320:	58024400 	.word	0x58024400

08106324 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8106324:	b580      	push	{r7, lr}
 8106326:	b082      	sub	sp, #8
 8106328:	af00      	add	r7, sp, #0
 810632a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 810632c:	687b      	ldr	r3, [r7, #4]
 810632e:	2b00      	cmp	r3, #0
 8106330:	d101      	bne.n	8106336 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8106332:	2301      	movs	r3, #1
 8106334:	e049      	b.n	81063ca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8106336:	687b      	ldr	r3, [r7, #4]
 8106338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 810633c:	b2db      	uxtb	r3, r3
 810633e:	2b00      	cmp	r3, #0
 8106340:	d106      	bne.n	8106350 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8106342:	687b      	ldr	r3, [r7, #4]
 8106344:	2200      	movs	r2, #0
 8106346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 810634a:	6878      	ldr	r0, [r7, #4]
 810634c:	f7fb fb2c 	bl	81019a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8106350:	687b      	ldr	r3, [r7, #4]
 8106352:	2202      	movs	r2, #2
 8106354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8106358:	687b      	ldr	r3, [r7, #4]
 810635a:	681a      	ldr	r2, [r3, #0]
 810635c:	687b      	ldr	r3, [r7, #4]
 810635e:	3304      	adds	r3, #4
 8106360:	4619      	mov	r1, r3
 8106362:	4610      	mov	r0, r2
 8106364:	f000 faa2 	bl	81068ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8106368:	687b      	ldr	r3, [r7, #4]
 810636a:	2201      	movs	r2, #1
 810636c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8106370:	687b      	ldr	r3, [r7, #4]
 8106372:	2201      	movs	r2, #1
 8106374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8106378:	687b      	ldr	r3, [r7, #4]
 810637a:	2201      	movs	r2, #1
 810637c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8106380:	687b      	ldr	r3, [r7, #4]
 8106382:	2201      	movs	r2, #1
 8106384:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8106388:	687b      	ldr	r3, [r7, #4]
 810638a:	2201      	movs	r2, #1
 810638c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8106390:	687b      	ldr	r3, [r7, #4]
 8106392:	2201      	movs	r2, #1
 8106394:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8106398:	687b      	ldr	r3, [r7, #4]
 810639a:	2201      	movs	r2, #1
 810639c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81063a0:	687b      	ldr	r3, [r7, #4]
 81063a2:	2201      	movs	r2, #1
 81063a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 81063a8:	687b      	ldr	r3, [r7, #4]
 81063aa:	2201      	movs	r2, #1
 81063ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 81063b0:	687b      	ldr	r3, [r7, #4]
 81063b2:	2201      	movs	r2, #1
 81063b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 81063b8:	687b      	ldr	r3, [r7, #4]
 81063ba:	2201      	movs	r2, #1
 81063bc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 81063c0:	687b      	ldr	r3, [r7, #4]
 81063c2:	2201      	movs	r2, #1
 81063c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 81063c8:	2300      	movs	r3, #0
}
 81063ca:	4618      	mov	r0, r3
 81063cc:	3708      	adds	r7, #8
 81063ce:	46bd      	mov	sp, r7
 81063d0:	bd80      	pop	{r7, pc}

081063d2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 81063d2:	b580      	push	{r7, lr}
 81063d4:	b082      	sub	sp, #8
 81063d6:	af00      	add	r7, sp, #0
 81063d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81063da:	687b      	ldr	r3, [r7, #4]
 81063dc:	2b00      	cmp	r3, #0
 81063de:	d101      	bne.n	81063e4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 81063e0:	2301      	movs	r3, #1
 81063e2:	e049      	b.n	8106478 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 81063e4:	687b      	ldr	r3, [r7, #4]
 81063e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 81063ea:	b2db      	uxtb	r3, r3
 81063ec:	2b00      	cmp	r3, #0
 81063ee:	d106      	bne.n	81063fe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 81063f0:	687b      	ldr	r3, [r7, #4]
 81063f2:	2200      	movs	r2, #0
 81063f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 81063f8:	6878      	ldr	r0, [r7, #4]
 81063fa:	f000 f841 	bl	8106480 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81063fe:	687b      	ldr	r3, [r7, #4]
 8106400:	2202      	movs	r2, #2
 8106402:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8106406:	687b      	ldr	r3, [r7, #4]
 8106408:	681a      	ldr	r2, [r3, #0]
 810640a:	687b      	ldr	r3, [r7, #4]
 810640c:	3304      	adds	r3, #4
 810640e:	4619      	mov	r1, r3
 8106410:	4610      	mov	r0, r2
 8106412:	f000 fa4b 	bl	81068ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8106416:	687b      	ldr	r3, [r7, #4]
 8106418:	2201      	movs	r2, #1
 810641a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810641e:	687b      	ldr	r3, [r7, #4]
 8106420:	2201      	movs	r2, #1
 8106422:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8106426:	687b      	ldr	r3, [r7, #4]
 8106428:	2201      	movs	r2, #1
 810642a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 810642e:	687b      	ldr	r3, [r7, #4]
 8106430:	2201      	movs	r2, #1
 8106432:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8106436:	687b      	ldr	r3, [r7, #4]
 8106438:	2201      	movs	r2, #1
 810643a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 810643e:	687b      	ldr	r3, [r7, #4]
 8106440:	2201      	movs	r2, #1
 8106442:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8106446:	687b      	ldr	r3, [r7, #4]
 8106448:	2201      	movs	r2, #1
 810644a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810644e:	687b      	ldr	r3, [r7, #4]
 8106450:	2201      	movs	r2, #1
 8106452:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8106456:	687b      	ldr	r3, [r7, #4]
 8106458:	2201      	movs	r2, #1
 810645a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810645e:	687b      	ldr	r3, [r7, #4]
 8106460:	2201      	movs	r2, #1
 8106462:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8106466:	687b      	ldr	r3, [r7, #4]
 8106468:	2201      	movs	r2, #1
 810646a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 810646e:	687b      	ldr	r3, [r7, #4]
 8106470:	2201      	movs	r2, #1
 8106472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8106476:	2300      	movs	r3, #0
}
 8106478:	4618      	mov	r0, r3
 810647a:	3708      	adds	r7, #8
 810647c:	46bd      	mov	sp, r7
 810647e:	bd80      	pop	{r7, pc}

08106480 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8106480:	b480      	push	{r7}
 8106482:	b083      	sub	sp, #12
 8106484:	af00      	add	r7, sp, #0
 8106486:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8106488:	bf00      	nop
 810648a:	370c      	adds	r7, #12
 810648c:	46bd      	mov	sp, r7
 810648e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106492:	4770      	bx	lr

08106494 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8106494:	b580      	push	{r7, lr}
 8106496:	b086      	sub	sp, #24
 8106498:	af00      	add	r7, sp, #0
 810649a:	60f8      	str	r0, [r7, #12]
 810649c:	60b9      	str	r1, [r7, #8]
 810649e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 81064a0:	2300      	movs	r3, #0
 81064a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 81064a4:	68fb      	ldr	r3, [r7, #12]
 81064a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 81064aa:	2b01      	cmp	r3, #1
 81064ac:	d101      	bne.n	81064b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 81064ae:	2302      	movs	r3, #2
 81064b0:	e0ff      	b.n	81066b2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 81064b2:	68fb      	ldr	r3, [r7, #12]
 81064b4:	2201      	movs	r2, #1
 81064b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 81064ba:	687b      	ldr	r3, [r7, #4]
 81064bc:	2b14      	cmp	r3, #20
 81064be:	f200 80f0 	bhi.w	81066a2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 81064c2:	a201      	add	r2, pc, #4	; (adr r2, 81064c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 81064c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81064c8:	0810651d 	.word	0x0810651d
 81064cc:	081066a3 	.word	0x081066a3
 81064d0:	081066a3 	.word	0x081066a3
 81064d4:	081066a3 	.word	0x081066a3
 81064d8:	0810655d 	.word	0x0810655d
 81064dc:	081066a3 	.word	0x081066a3
 81064e0:	081066a3 	.word	0x081066a3
 81064e4:	081066a3 	.word	0x081066a3
 81064e8:	0810659f 	.word	0x0810659f
 81064ec:	081066a3 	.word	0x081066a3
 81064f0:	081066a3 	.word	0x081066a3
 81064f4:	081066a3 	.word	0x081066a3
 81064f8:	081065df 	.word	0x081065df
 81064fc:	081066a3 	.word	0x081066a3
 8106500:	081066a3 	.word	0x081066a3
 8106504:	081066a3 	.word	0x081066a3
 8106508:	08106621 	.word	0x08106621
 810650c:	081066a3 	.word	0x081066a3
 8106510:	081066a3 	.word	0x081066a3
 8106514:	081066a3 	.word	0x081066a3
 8106518:	08106661 	.word	0x08106661
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 810651c:	68fb      	ldr	r3, [r7, #12]
 810651e:	681b      	ldr	r3, [r3, #0]
 8106520:	68b9      	ldr	r1, [r7, #8]
 8106522:	4618      	mov	r0, r3
 8106524:	f000 fa5c 	bl	81069e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8106528:	68fb      	ldr	r3, [r7, #12]
 810652a:	681b      	ldr	r3, [r3, #0]
 810652c:	699a      	ldr	r2, [r3, #24]
 810652e:	68fb      	ldr	r3, [r7, #12]
 8106530:	681b      	ldr	r3, [r3, #0]
 8106532:	f042 0208 	orr.w	r2, r2, #8
 8106536:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8106538:	68fb      	ldr	r3, [r7, #12]
 810653a:	681b      	ldr	r3, [r3, #0]
 810653c:	699a      	ldr	r2, [r3, #24]
 810653e:	68fb      	ldr	r3, [r7, #12]
 8106540:	681b      	ldr	r3, [r3, #0]
 8106542:	f022 0204 	bic.w	r2, r2, #4
 8106546:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8106548:	68fb      	ldr	r3, [r7, #12]
 810654a:	681b      	ldr	r3, [r3, #0]
 810654c:	6999      	ldr	r1, [r3, #24]
 810654e:	68bb      	ldr	r3, [r7, #8]
 8106550:	691a      	ldr	r2, [r3, #16]
 8106552:	68fb      	ldr	r3, [r7, #12]
 8106554:	681b      	ldr	r3, [r3, #0]
 8106556:	430a      	orrs	r2, r1
 8106558:	619a      	str	r2, [r3, #24]
      break;
 810655a:	e0a5      	b.n	81066a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 810655c:	68fb      	ldr	r3, [r7, #12]
 810655e:	681b      	ldr	r3, [r3, #0]
 8106560:	68b9      	ldr	r1, [r7, #8]
 8106562:	4618      	mov	r0, r3
 8106564:	f000 facc 	bl	8106b00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8106568:	68fb      	ldr	r3, [r7, #12]
 810656a:	681b      	ldr	r3, [r3, #0]
 810656c:	699a      	ldr	r2, [r3, #24]
 810656e:	68fb      	ldr	r3, [r7, #12]
 8106570:	681b      	ldr	r3, [r3, #0]
 8106572:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8106576:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8106578:	68fb      	ldr	r3, [r7, #12]
 810657a:	681b      	ldr	r3, [r3, #0]
 810657c:	699a      	ldr	r2, [r3, #24]
 810657e:	68fb      	ldr	r3, [r7, #12]
 8106580:	681b      	ldr	r3, [r3, #0]
 8106582:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8106586:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8106588:	68fb      	ldr	r3, [r7, #12]
 810658a:	681b      	ldr	r3, [r3, #0]
 810658c:	6999      	ldr	r1, [r3, #24]
 810658e:	68bb      	ldr	r3, [r7, #8]
 8106590:	691b      	ldr	r3, [r3, #16]
 8106592:	021a      	lsls	r2, r3, #8
 8106594:	68fb      	ldr	r3, [r7, #12]
 8106596:	681b      	ldr	r3, [r3, #0]
 8106598:	430a      	orrs	r2, r1
 810659a:	619a      	str	r2, [r3, #24]
      break;
 810659c:	e084      	b.n	81066a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 810659e:	68fb      	ldr	r3, [r7, #12]
 81065a0:	681b      	ldr	r3, [r3, #0]
 81065a2:	68b9      	ldr	r1, [r7, #8]
 81065a4:	4618      	mov	r0, r3
 81065a6:	f000 fb35 	bl	8106c14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 81065aa:	68fb      	ldr	r3, [r7, #12]
 81065ac:	681b      	ldr	r3, [r3, #0]
 81065ae:	69da      	ldr	r2, [r3, #28]
 81065b0:	68fb      	ldr	r3, [r7, #12]
 81065b2:	681b      	ldr	r3, [r3, #0]
 81065b4:	f042 0208 	orr.w	r2, r2, #8
 81065b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 81065ba:	68fb      	ldr	r3, [r7, #12]
 81065bc:	681b      	ldr	r3, [r3, #0]
 81065be:	69da      	ldr	r2, [r3, #28]
 81065c0:	68fb      	ldr	r3, [r7, #12]
 81065c2:	681b      	ldr	r3, [r3, #0]
 81065c4:	f022 0204 	bic.w	r2, r2, #4
 81065c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 81065ca:	68fb      	ldr	r3, [r7, #12]
 81065cc:	681b      	ldr	r3, [r3, #0]
 81065ce:	69d9      	ldr	r1, [r3, #28]
 81065d0:	68bb      	ldr	r3, [r7, #8]
 81065d2:	691a      	ldr	r2, [r3, #16]
 81065d4:	68fb      	ldr	r3, [r7, #12]
 81065d6:	681b      	ldr	r3, [r3, #0]
 81065d8:	430a      	orrs	r2, r1
 81065da:	61da      	str	r2, [r3, #28]
      break;
 81065dc:	e064      	b.n	81066a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 81065de:	68fb      	ldr	r3, [r7, #12]
 81065e0:	681b      	ldr	r3, [r3, #0]
 81065e2:	68b9      	ldr	r1, [r7, #8]
 81065e4:	4618      	mov	r0, r3
 81065e6:	f000 fb9d 	bl	8106d24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 81065ea:	68fb      	ldr	r3, [r7, #12]
 81065ec:	681b      	ldr	r3, [r3, #0]
 81065ee:	69da      	ldr	r2, [r3, #28]
 81065f0:	68fb      	ldr	r3, [r7, #12]
 81065f2:	681b      	ldr	r3, [r3, #0]
 81065f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81065f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 81065fa:	68fb      	ldr	r3, [r7, #12]
 81065fc:	681b      	ldr	r3, [r3, #0]
 81065fe:	69da      	ldr	r2, [r3, #28]
 8106600:	68fb      	ldr	r3, [r7, #12]
 8106602:	681b      	ldr	r3, [r3, #0]
 8106604:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8106608:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 810660a:	68fb      	ldr	r3, [r7, #12]
 810660c:	681b      	ldr	r3, [r3, #0]
 810660e:	69d9      	ldr	r1, [r3, #28]
 8106610:	68bb      	ldr	r3, [r7, #8]
 8106612:	691b      	ldr	r3, [r3, #16]
 8106614:	021a      	lsls	r2, r3, #8
 8106616:	68fb      	ldr	r3, [r7, #12]
 8106618:	681b      	ldr	r3, [r3, #0]
 810661a:	430a      	orrs	r2, r1
 810661c:	61da      	str	r2, [r3, #28]
      break;
 810661e:	e043      	b.n	81066a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8106620:	68fb      	ldr	r3, [r7, #12]
 8106622:	681b      	ldr	r3, [r3, #0]
 8106624:	68b9      	ldr	r1, [r7, #8]
 8106626:	4618      	mov	r0, r3
 8106628:	f000 fbe6 	bl	8106df8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 810662c:	68fb      	ldr	r3, [r7, #12]
 810662e:	681b      	ldr	r3, [r3, #0]
 8106630:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106632:	68fb      	ldr	r3, [r7, #12]
 8106634:	681b      	ldr	r3, [r3, #0]
 8106636:	f042 0208 	orr.w	r2, r2, #8
 810663a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 810663c:	68fb      	ldr	r3, [r7, #12]
 810663e:	681b      	ldr	r3, [r3, #0]
 8106640:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106642:	68fb      	ldr	r3, [r7, #12]
 8106644:	681b      	ldr	r3, [r3, #0]
 8106646:	f022 0204 	bic.w	r2, r2, #4
 810664a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 810664c:	68fb      	ldr	r3, [r7, #12]
 810664e:	681b      	ldr	r3, [r3, #0]
 8106650:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8106652:	68bb      	ldr	r3, [r7, #8]
 8106654:	691a      	ldr	r2, [r3, #16]
 8106656:	68fb      	ldr	r3, [r7, #12]
 8106658:	681b      	ldr	r3, [r3, #0]
 810665a:	430a      	orrs	r2, r1
 810665c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 810665e:	e023      	b.n	81066a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8106660:	68fb      	ldr	r3, [r7, #12]
 8106662:	681b      	ldr	r3, [r3, #0]
 8106664:	68b9      	ldr	r1, [r7, #8]
 8106666:	4618      	mov	r0, r3
 8106668:	f000 fc2a 	bl	8106ec0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 810666c:	68fb      	ldr	r3, [r7, #12]
 810666e:	681b      	ldr	r3, [r3, #0]
 8106670:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106672:	68fb      	ldr	r3, [r7, #12]
 8106674:	681b      	ldr	r3, [r3, #0]
 8106676:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810667a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 810667c:	68fb      	ldr	r3, [r7, #12]
 810667e:	681b      	ldr	r3, [r3, #0]
 8106680:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106682:	68fb      	ldr	r3, [r7, #12]
 8106684:	681b      	ldr	r3, [r3, #0]
 8106686:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 810668a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 810668c:	68fb      	ldr	r3, [r7, #12]
 810668e:	681b      	ldr	r3, [r3, #0]
 8106690:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8106692:	68bb      	ldr	r3, [r7, #8]
 8106694:	691b      	ldr	r3, [r3, #16]
 8106696:	021a      	lsls	r2, r3, #8
 8106698:	68fb      	ldr	r3, [r7, #12]
 810669a:	681b      	ldr	r3, [r3, #0]
 810669c:	430a      	orrs	r2, r1
 810669e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 81066a0:	e002      	b.n	81066a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 81066a2:	2301      	movs	r3, #1
 81066a4:	75fb      	strb	r3, [r7, #23]
      break;
 81066a6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 81066a8:	68fb      	ldr	r3, [r7, #12]
 81066aa:	2200      	movs	r2, #0
 81066ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 81066b0:	7dfb      	ldrb	r3, [r7, #23]
}
 81066b2:	4618      	mov	r0, r3
 81066b4:	3718      	adds	r7, #24
 81066b6:	46bd      	mov	sp, r7
 81066b8:	bd80      	pop	{r7, pc}
 81066ba:	bf00      	nop

081066bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 81066bc:	b580      	push	{r7, lr}
 81066be:	b084      	sub	sp, #16
 81066c0:	af00      	add	r7, sp, #0
 81066c2:	6078      	str	r0, [r7, #4]
 81066c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 81066c6:	2300      	movs	r3, #0
 81066c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 81066ca:	687b      	ldr	r3, [r7, #4]
 81066cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 81066d0:	2b01      	cmp	r3, #1
 81066d2:	d101      	bne.n	81066d8 <HAL_TIM_ConfigClockSource+0x1c>
 81066d4:	2302      	movs	r3, #2
 81066d6:	e0de      	b.n	8106896 <HAL_TIM_ConfigClockSource+0x1da>
 81066d8:	687b      	ldr	r3, [r7, #4]
 81066da:	2201      	movs	r2, #1
 81066dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 81066e0:	687b      	ldr	r3, [r7, #4]
 81066e2:	2202      	movs	r2, #2
 81066e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 81066e8:	687b      	ldr	r3, [r7, #4]
 81066ea:	681b      	ldr	r3, [r3, #0]
 81066ec:	689b      	ldr	r3, [r3, #8]
 81066ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 81066f0:	68bb      	ldr	r3, [r7, #8]
 81066f2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 81066f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 81066fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 81066fc:	68bb      	ldr	r3, [r7, #8]
 81066fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8106702:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8106704:	687b      	ldr	r3, [r7, #4]
 8106706:	681b      	ldr	r3, [r3, #0]
 8106708:	68ba      	ldr	r2, [r7, #8]
 810670a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 810670c:	683b      	ldr	r3, [r7, #0]
 810670e:	681b      	ldr	r3, [r3, #0]
 8106710:	4a63      	ldr	r2, [pc, #396]	; (81068a0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8106712:	4293      	cmp	r3, r2
 8106714:	f000 80a9 	beq.w	810686a <HAL_TIM_ConfigClockSource+0x1ae>
 8106718:	4a61      	ldr	r2, [pc, #388]	; (81068a0 <HAL_TIM_ConfigClockSource+0x1e4>)
 810671a:	4293      	cmp	r3, r2
 810671c:	f200 80ae 	bhi.w	810687c <HAL_TIM_ConfigClockSource+0x1c0>
 8106720:	4a60      	ldr	r2, [pc, #384]	; (81068a4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8106722:	4293      	cmp	r3, r2
 8106724:	f000 80a1 	beq.w	810686a <HAL_TIM_ConfigClockSource+0x1ae>
 8106728:	4a5e      	ldr	r2, [pc, #376]	; (81068a4 <HAL_TIM_ConfigClockSource+0x1e8>)
 810672a:	4293      	cmp	r3, r2
 810672c:	f200 80a6 	bhi.w	810687c <HAL_TIM_ConfigClockSource+0x1c0>
 8106730:	4a5d      	ldr	r2, [pc, #372]	; (81068a8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8106732:	4293      	cmp	r3, r2
 8106734:	f000 8099 	beq.w	810686a <HAL_TIM_ConfigClockSource+0x1ae>
 8106738:	4a5b      	ldr	r2, [pc, #364]	; (81068a8 <HAL_TIM_ConfigClockSource+0x1ec>)
 810673a:	4293      	cmp	r3, r2
 810673c:	f200 809e 	bhi.w	810687c <HAL_TIM_ConfigClockSource+0x1c0>
 8106740:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8106744:	f000 8091 	beq.w	810686a <HAL_TIM_ConfigClockSource+0x1ae>
 8106748:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 810674c:	f200 8096 	bhi.w	810687c <HAL_TIM_ConfigClockSource+0x1c0>
 8106750:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8106754:	f000 8089 	beq.w	810686a <HAL_TIM_ConfigClockSource+0x1ae>
 8106758:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810675c:	f200 808e 	bhi.w	810687c <HAL_TIM_ConfigClockSource+0x1c0>
 8106760:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8106764:	d03e      	beq.n	81067e4 <HAL_TIM_ConfigClockSource+0x128>
 8106766:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810676a:	f200 8087 	bhi.w	810687c <HAL_TIM_ConfigClockSource+0x1c0>
 810676e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8106772:	f000 8086 	beq.w	8106882 <HAL_TIM_ConfigClockSource+0x1c6>
 8106776:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810677a:	d87f      	bhi.n	810687c <HAL_TIM_ConfigClockSource+0x1c0>
 810677c:	2b70      	cmp	r3, #112	; 0x70
 810677e:	d01a      	beq.n	81067b6 <HAL_TIM_ConfigClockSource+0xfa>
 8106780:	2b70      	cmp	r3, #112	; 0x70
 8106782:	d87b      	bhi.n	810687c <HAL_TIM_ConfigClockSource+0x1c0>
 8106784:	2b60      	cmp	r3, #96	; 0x60
 8106786:	d050      	beq.n	810682a <HAL_TIM_ConfigClockSource+0x16e>
 8106788:	2b60      	cmp	r3, #96	; 0x60
 810678a:	d877      	bhi.n	810687c <HAL_TIM_ConfigClockSource+0x1c0>
 810678c:	2b50      	cmp	r3, #80	; 0x50
 810678e:	d03c      	beq.n	810680a <HAL_TIM_ConfigClockSource+0x14e>
 8106790:	2b50      	cmp	r3, #80	; 0x50
 8106792:	d873      	bhi.n	810687c <HAL_TIM_ConfigClockSource+0x1c0>
 8106794:	2b40      	cmp	r3, #64	; 0x40
 8106796:	d058      	beq.n	810684a <HAL_TIM_ConfigClockSource+0x18e>
 8106798:	2b40      	cmp	r3, #64	; 0x40
 810679a:	d86f      	bhi.n	810687c <HAL_TIM_ConfigClockSource+0x1c0>
 810679c:	2b30      	cmp	r3, #48	; 0x30
 810679e:	d064      	beq.n	810686a <HAL_TIM_ConfigClockSource+0x1ae>
 81067a0:	2b30      	cmp	r3, #48	; 0x30
 81067a2:	d86b      	bhi.n	810687c <HAL_TIM_ConfigClockSource+0x1c0>
 81067a4:	2b20      	cmp	r3, #32
 81067a6:	d060      	beq.n	810686a <HAL_TIM_ConfigClockSource+0x1ae>
 81067a8:	2b20      	cmp	r3, #32
 81067aa:	d867      	bhi.n	810687c <HAL_TIM_ConfigClockSource+0x1c0>
 81067ac:	2b00      	cmp	r3, #0
 81067ae:	d05c      	beq.n	810686a <HAL_TIM_ConfigClockSource+0x1ae>
 81067b0:	2b10      	cmp	r3, #16
 81067b2:	d05a      	beq.n	810686a <HAL_TIM_ConfigClockSource+0x1ae>
 81067b4:	e062      	b.n	810687c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 81067b6:	687b      	ldr	r3, [r7, #4]
 81067b8:	6818      	ldr	r0, [r3, #0]
 81067ba:	683b      	ldr	r3, [r7, #0]
 81067bc:	6899      	ldr	r1, [r3, #8]
 81067be:	683b      	ldr	r3, [r7, #0]
 81067c0:	685a      	ldr	r2, [r3, #4]
 81067c2:	683b      	ldr	r3, [r7, #0]
 81067c4:	68db      	ldr	r3, [r3, #12]
 81067c6:	f000 fc5d 	bl	8107084 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 81067ca:	687b      	ldr	r3, [r7, #4]
 81067cc:	681b      	ldr	r3, [r3, #0]
 81067ce:	689b      	ldr	r3, [r3, #8]
 81067d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 81067d2:	68bb      	ldr	r3, [r7, #8]
 81067d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 81067d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 81067da:	687b      	ldr	r3, [r7, #4]
 81067dc:	681b      	ldr	r3, [r3, #0]
 81067de:	68ba      	ldr	r2, [r7, #8]
 81067e0:	609a      	str	r2, [r3, #8]
      break;
 81067e2:	e04f      	b.n	8106884 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 81067e4:	687b      	ldr	r3, [r7, #4]
 81067e6:	6818      	ldr	r0, [r3, #0]
 81067e8:	683b      	ldr	r3, [r7, #0]
 81067ea:	6899      	ldr	r1, [r3, #8]
 81067ec:	683b      	ldr	r3, [r7, #0]
 81067ee:	685a      	ldr	r2, [r3, #4]
 81067f0:	683b      	ldr	r3, [r7, #0]
 81067f2:	68db      	ldr	r3, [r3, #12]
 81067f4:	f000 fc46 	bl	8107084 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 81067f8:	687b      	ldr	r3, [r7, #4]
 81067fa:	681b      	ldr	r3, [r3, #0]
 81067fc:	689a      	ldr	r2, [r3, #8]
 81067fe:	687b      	ldr	r3, [r7, #4]
 8106800:	681b      	ldr	r3, [r3, #0]
 8106802:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8106806:	609a      	str	r2, [r3, #8]
      break;
 8106808:	e03c      	b.n	8106884 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 810680a:	687b      	ldr	r3, [r7, #4]
 810680c:	6818      	ldr	r0, [r3, #0]
 810680e:	683b      	ldr	r3, [r7, #0]
 8106810:	6859      	ldr	r1, [r3, #4]
 8106812:	683b      	ldr	r3, [r7, #0]
 8106814:	68db      	ldr	r3, [r3, #12]
 8106816:	461a      	mov	r2, r3
 8106818:	f000 fbb8 	bl	8106f8c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 810681c:	687b      	ldr	r3, [r7, #4]
 810681e:	681b      	ldr	r3, [r3, #0]
 8106820:	2150      	movs	r1, #80	; 0x50
 8106822:	4618      	mov	r0, r3
 8106824:	f000 fc11 	bl	810704a <TIM_ITRx_SetConfig>
      break;
 8106828:	e02c      	b.n	8106884 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 810682a:	687b      	ldr	r3, [r7, #4]
 810682c:	6818      	ldr	r0, [r3, #0]
 810682e:	683b      	ldr	r3, [r7, #0]
 8106830:	6859      	ldr	r1, [r3, #4]
 8106832:	683b      	ldr	r3, [r7, #0]
 8106834:	68db      	ldr	r3, [r3, #12]
 8106836:	461a      	mov	r2, r3
 8106838:	f000 fbd7 	bl	8106fea <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 810683c:	687b      	ldr	r3, [r7, #4]
 810683e:	681b      	ldr	r3, [r3, #0]
 8106840:	2160      	movs	r1, #96	; 0x60
 8106842:	4618      	mov	r0, r3
 8106844:	f000 fc01 	bl	810704a <TIM_ITRx_SetConfig>
      break;
 8106848:	e01c      	b.n	8106884 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 810684a:	687b      	ldr	r3, [r7, #4]
 810684c:	6818      	ldr	r0, [r3, #0]
 810684e:	683b      	ldr	r3, [r7, #0]
 8106850:	6859      	ldr	r1, [r3, #4]
 8106852:	683b      	ldr	r3, [r7, #0]
 8106854:	68db      	ldr	r3, [r3, #12]
 8106856:	461a      	mov	r2, r3
 8106858:	f000 fb98 	bl	8106f8c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 810685c:	687b      	ldr	r3, [r7, #4]
 810685e:	681b      	ldr	r3, [r3, #0]
 8106860:	2140      	movs	r1, #64	; 0x40
 8106862:	4618      	mov	r0, r3
 8106864:	f000 fbf1 	bl	810704a <TIM_ITRx_SetConfig>
      break;
 8106868:	e00c      	b.n	8106884 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 810686a:	687b      	ldr	r3, [r7, #4]
 810686c:	681a      	ldr	r2, [r3, #0]
 810686e:	683b      	ldr	r3, [r7, #0]
 8106870:	681b      	ldr	r3, [r3, #0]
 8106872:	4619      	mov	r1, r3
 8106874:	4610      	mov	r0, r2
 8106876:	f000 fbe8 	bl	810704a <TIM_ITRx_SetConfig>
      break;
 810687a:	e003      	b.n	8106884 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 810687c:	2301      	movs	r3, #1
 810687e:	73fb      	strb	r3, [r7, #15]
      break;
 8106880:	e000      	b.n	8106884 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8106882:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8106884:	687b      	ldr	r3, [r7, #4]
 8106886:	2201      	movs	r2, #1
 8106888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 810688c:	687b      	ldr	r3, [r7, #4]
 810688e:	2200      	movs	r2, #0
 8106890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8106894:	7bfb      	ldrb	r3, [r7, #15]
}
 8106896:	4618      	mov	r0, r3
 8106898:	3710      	adds	r7, #16
 810689a:	46bd      	mov	sp, r7
 810689c:	bd80      	pop	{r7, pc}
 810689e:	bf00      	nop
 81068a0:	00100040 	.word	0x00100040
 81068a4:	00100030 	.word	0x00100030
 81068a8:	00100020 	.word	0x00100020

081068ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 81068ac:	b480      	push	{r7}
 81068ae:	b085      	sub	sp, #20
 81068b0:	af00      	add	r7, sp, #0
 81068b2:	6078      	str	r0, [r7, #4]
 81068b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 81068b6:	687b      	ldr	r3, [r7, #4]
 81068b8:	681b      	ldr	r3, [r3, #0]
 81068ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 81068bc:	687b      	ldr	r3, [r7, #4]
 81068be:	4a40      	ldr	r2, [pc, #256]	; (81069c0 <TIM_Base_SetConfig+0x114>)
 81068c0:	4293      	cmp	r3, r2
 81068c2:	d013      	beq.n	81068ec <TIM_Base_SetConfig+0x40>
 81068c4:	687b      	ldr	r3, [r7, #4]
 81068c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81068ca:	d00f      	beq.n	81068ec <TIM_Base_SetConfig+0x40>
 81068cc:	687b      	ldr	r3, [r7, #4]
 81068ce:	4a3d      	ldr	r2, [pc, #244]	; (81069c4 <TIM_Base_SetConfig+0x118>)
 81068d0:	4293      	cmp	r3, r2
 81068d2:	d00b      	beq.n	81068ec <TIM_Base_SetConfig+0x40>
 81068d4:	687b      	ldr	r3, [r7, #4]
 81068d6:	4a3c      	ldr	r2, [pc, #240]	; (81069c8 <TIM_Base_SetConfig+0x11c>)
 81068d8:	4293      	cmp	r3, r2
 81068da:	d007      	beq.n	81068ec <TIM_Base_SetConfig+0x40>
 81068dc:	687b      	ldr	r3, [r7, #4]
 81068de:	4a3b      	ldr	r2, [pc, #236]	; (81069cc <TIM_Base_SetConfig+0x120>)
 81068e0:	4293      	cmp	r3, r2
 81068e2:	d003      	beq.n	81068ec <TIM_Base_SetConfig+0x40>
 81068e4:	687b      	ldr	r3, [r7, #4]
 81068e6:	4a3a      	ldr	r2, [pc, #232]	; (81069d0 <TIM_Base_SetConfig+0x124>)
 81068e8:	4293      	cmp	r3, r2
 81068ea:	d108      	bne.n	81068fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 81068ec:	68fb      	ldr	r3, [r7, #12]
 81068ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81068f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 81068f4:	683b      	ldr	r3, [r7, #0]
 81068f6:	685b      	ldr	r3, [r3, #4]
 81068f8:	68fa      	ldr	r2, [r7, #12]
 81068fa:	4313      	orrs	r3, r2
 81068fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 81068fe:	687b      	ldr	r3, [r7, #4]
 8106900:	4a2f      	ldr	r2, [pc, #188]	; (81069c0 <TIM_Base_SetConfig+0x114>)
 8106902:	4293      	cmp	r3, r2
 8106904:	d01f      	beq.n	8106946 <TIM_Base_SetConfig+0x9a>
 8106906:	687b      	ldr	r3, [r7, #4]
 8106908:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810690c:	d01b      	beq.n	8106946 <TIM_Base_SetConfig+0x9a>
 810690e:	687b      	ldr	r3, [r7, #4]
 8106910:	4a2c      	ldr	r2, [pc, #176]	; (81069c4 <TIM_Base_SetConfig+0x118>)
 8106912:	4293      	cmp	r3, r2
 8106914:	d017      	beq.n	8106946 <TIM_Base_SetConfig+0x9a>
 8106916:	687b      	ldr	r3, [r7, #4]
 8106918:	4a2b      	ldr	r2, [pc, #172]	; (81069c8 <TIM_Base_SetConfig+0x11c>)
 810691a:	4293      	cmp	r3, r2
 810691c:	d013      	beq.n	8106946 <TIM_Base_SetConfig+0x9a>
 810691e:	687b      	ldr	r3, [r7, #4]
 8106920:	4a2a      	ldr	r2, [pc, #168]	; (81069cc <TIM_Base_SetConfig+0x120>)
 8106922:	4293      	cmp	r3, r2
 8106924:	d00f      	beq.n	8106946 <TIM_Base_SetConfig+0x9a>
 8106926:	687b      	ldr	r3, [r7, #4]
 8106928:	4a29      	ldr	r2, [pc, #164]	; (81069d0 <TIM_Base_SetConfig+0x124>)
 810692a:	4293      	cmp	r3, r2
 810692c:	d00b      	beq.n	8106946 <TIM_Base_SetConfig+0x9a>
 810692e:	687b      	ldr	r3, [r7, #4]
 8106930:	4a28      	ldr	r2, [pc, #160]	; (81069d4 <TIM_Base_SetConfig+0x128>)
 8106932:	4293      	cmp	r3, r2
 8106934:	d007      	beq.n	8106946 <TIM_Base_SetConfig+0x9a>
 8106936:	687b      	ldr	r3, [r7, #4]
 8106938:	4a27      	ldr	r2, [pc, #156]	; (81069d8 <TIM_Base_SetConfig+0x12c>)
 810693a:	4293      	cmp	r3, r2
 810693c:	d003      	beq.n	8106946 <TIM_Base_SetConfig+0x9a>
 810693e:	687b      	ldr	r3, [r7, #4]
 8106940:	4a26      	ldr	r2, [pc, #152]	; (81069dc <TIM_Base_SetConfig+0x130>)
 8106942:	4293      	cmp	r3, r2
 8106944:	d108      	bne.n	8106958 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8106946:	68fb      	ldr	r3, [r7, #12]
 8106948:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810694c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 810694e:	683b      	ldr	r3, [r7, #0]
 8106950:	68db      	ldr	r3, [r3, #12]
 8106952:	68fa      	ldr	r2, [r7, #12]
 8106954:	4313      	orrs	r3, r2
 8106956:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8106958:	68fb      	ldr	r3, [r7, #12]
 810695a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 810695e:	683b      	ldr	r3, [r7, #0]
 8106960:	695b      	ldr	r3, [r3, #20]
 8106962:	4313      	orrs	r3, r2
 8106964:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8106966:	687b      	ldr	r3, [r7, #4]
 8106968:	68fa      	ldr	r2, [r7, #12]
 810696a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 810696c:	683b      	ldr	r3, [r7, #0]
 810696e:	689a      	ldr	r2, [r3, #8]
 8106970:	687b      	ldr	r3, [r7, #4]
 8106972:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8106974:	683b      	ldr	r3, [r7, #0]
 8106976:	681a      	ldr	r2, [r3, #0]
 8106978:	687b      	ldr	r3, [r7, #4]
 810697a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 810697c:	687b      	ldr	r3, [r7, #4]
 810697e:	4a10      	ldr	r2, [pc, #64]	; (81069c0 <TIM_Base_SetConfig+0x114>)
 8106980:	4293      	cmp	r3, r2
 8106982:	d00f      	beq.n	81069a4 <TIM_Base_SetConfig+0xf8>
 8106984:	687b      	ldr	r3, [r7, #4]
 8106986:	4a12      	ldr	r2, [pc, #72]	; (81069d0 <TIM_Base_SetConfig+0x124>)
 8106988:	4293      	cmp	r3, r2
 810698a:	d00b      	beq.n	81069a4 <TIM_Base_SetConfig+0xf8>
 810698c:	687b      	ldr	r3, [r7, #4]
 810698e:	4a11      	ldr	r2, [pc, #68]	; (81069d4 <TIM_Base_SetConfig+0x128>)
 8106990:	4293      	cmp	r3, r2
 8106992:	d007      	beq.n	81069a4 <TIM_Base_SetConfig+0xf8>
 8106994:	687b      	ldr	r3, [r7, #4]
 8106996:	4a10      	ldr	r2, [pc, #64]	; (81069d8 <TIM_Base_SetConfig+0x12c>)
 8106998:	4293      	cmp	r3, r2
 810699a:	d003      	beq.n	81069a4 <TIM_Base_SetConfig+0xf8>
 810699c:	687b      	ldr	r3, [r7, #4]
 810699e:	4a0f      	ldr	r2, [pc, #60]	; (81069dc <TIM_Base_SetConfig+0x130>)
 81069a0:	4293      	cmp	r3, r2
 81069a2:	d103      	bne.n	81069ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 81069a4:	683b      	ldr	r3, [r7, #0]
 81069a6:	691a      	ldr	r2, [r3, #16]
 81069a8:	687b      	ldr	r3, [r7, #4]
 81069aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 81069ac:	687b      	ldr	r3, [r7, #4]
 81069ae:	2201      	movs	r2, #1
 81069b0:	615a      	str	r2, [r3, #20]
}
 81069b2:	bf00      	nop
 81069b4:	3714      	adds	r7, #20
 81069b6:	46bd      	mov	sp, r7
 81069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81069bc:	4770      	bx	lr
 81069be:	bf00      	nop
 81069c0:	40010000 	.word	0x40010000
 81069c4:	40000400 	.word	0x40000400
 81069c8:	40000800 	.word	0x40000800
 81069cc:	40000c00 	.word	0x40000c00
 81069d0:	40010400 	.word	0x40010400
 81069d4:	40014000 	.word	0x40014000
 81069d8:	40014400 	.word	0x40014400
 81069dc:	40014800 	.word	0x40014800

081069e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 81069e0:	b480      	push	{r7}
 81069e2:	b087      	sub	sp, #28
 81069e4:	af00      	add	r7, sp, #0
 81069e6:	6078      	str	r0, [r7, #4]
 81069e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 81069ea:	687b      	ldr	r3, [r7, #4]
 81069ec:	6a1b      	ldr	r3, [r3, #32]
 81069ee:	f023 0201 	bic.w	r2, r3, #1
 81069f2:	687b      	ldr	r3, [r7, #4]
 81069f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 81069f6:	687b      	ldr	r3, [r7, #4]
 81069f8:	6a1b      	ldr	r3, [r3, #32]
 81069fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 81069fc:	687b      	ldr	r3, [r7, #4]
 81069fe:	685b      	ldr	r3, [r3, #4]
 8106a00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8106a02:	687b      	ldr	r3, [r7, #4]
 8106a04:	699b      	ldr	r3, [r3, #24]
 8106a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8106a08:	68fb      	ldr	r3, [r7, #12]
 8106a0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8106a0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8106a12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8106a14:	68fb      	ldr	r3, [r7, #12]
 8106a16:	f023 0303 	bic.w	r3, r3, #3
 8106a1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8106a1c:	683b      	ldr	r3, [r7, #0]
 8106a1e:	681b      	ldr	r3, [r3, #0]
 8106a20:	68fa      	ldr	r2, [r7, #12]
 8106a22:	4313      	orrs	r3, r2
 8106a24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8106a26:	697b      	ldr	r3, [r7, #20]
 8106a28:	f023 0302 	bic.w	r3, r3, #2
 8106a2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8106a2e:	683b      	ldr	r3, [r7, #0]
 8106a30:	689b      	ldr	r3, [r3, #8]
 8106a32:	697a      	ldr	r2, [r7, #20]
 8106a34:	4313      	orrs	r3, r2
 8106a36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8106a38:	687b      	ldr	r3, [r7, #4]
 8106a3a:	4a2c      	ldr	r2, [pc, #176]	; (8106aec <TIM_OC1_SetConfig+0x10c>)
 8106a3c:	4293      	cmp	r3, r2
 8106a3e:	d00f      	beq.n	8106a60 <TIM_OC1_SetConfig+0x80>
 8106a40:	687b      	ldr	r3, [r7, #4]
 8106a42:	4a2b      	ldr	r2, [pc, #172]	; (8106af0 <TIM_OC1_SetConfig+0x110>)
 8106a44:	4293      	cmp	r3, r2
 8106a46:	d00b      	beq.n	8106a60 <TIM_OC1_SetConfig+0x80>
 8106a48:	687b      	ldr	r3, [r7, #4]
 8106a4a:	4a2a      	ldr	r2, [pc, #168]	; (8106af4 <TIM_OC1_SetConfig+0x114>)
 8106a4c:	4293      	cmp	r3, r2
 8106a4e:	d007      	beq.n	8106a60 <TIM_OC1_SetConfig+0x80>
 8106a50:	687b      	ldr	r3, [r7, #4]
 8106a52:	4a29      	ldr	r2, [pc, #164]	; (8106af8 <TIM_OC1_SetConfig+0x118>)
 8106a54:	4293      	cmp	r3, r2
 8106a56:	d003      	beq.n	8106a60 <TIM_OC1_SetConfig+0x80>
 8106a58:	687b      	ldr	r3, [r7, #4]
 8106a5a:	4a28      	ldr	r2, [pc, #160]	; (8106afc <TIM_OC1_SetConfig+0x11c>)
 8106a5c:	4293      	cmp	r3, r2
 8106a5e:	d10c      	bne.n	8106a7a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8106a60:	697b      	ldr	r3, [r7, #20]
 8106a62:	f023 0308 	bic.w	r3, r3, #8
 8106a66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8106a68:	683b      	ldr	r3, [r7, #0]
 8106a6a:	68db      	ldr	r3, [r3, #12]
 8106a6c:	697a      	ldr	r2, [r7, #20]
 8106a6e:	4313      	orrs	r3, r2
 8106a70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8106a72:	697b      	ldr	r3, [r7, #20]
 8106a74:	f023 0304 	bic.w	r3, r3, #4
 8106a78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106a7a:	687b      	ldr	r3, [r7, #4]
 8106a7c:	4a1b      	ldr	r2, [pc, #108]	; (8106aec <TIM_OC1_SetConfig+0x10c>)
 8106a7e:	4293      	cmp	r3, r2
 8106a80:	d00f      	beq.n	8106aa2 <TIM_OC1_SetConfig+0xc2>
 8106a82:	687b      	ldr	r3, [r7, #4]
 8106a84:	4a1a      	ldr	r2, [pc, #104]	; (8106af0 <TIM_OC1_SetConfig+0x110>)
 8106a86:	4293      	cmp	r3, r2
 8106a88:	d00b      	beq.n	8106aa2 <TIM_OC1_SetConfig+0xc2>
 8106a8a:	687b      	ldr	r3, [r7, #4]
 8106a8c:	4a19      	ldr	r2, [pc, #100]	; (8106af4 <TIM_OC1_SetConfig+0x114>)
 8106a8e:	4293      	cmp	r3, r2
 8106a90:	d007      	beq.n	8106aa2 <TIM_OC1_SetConfig+0xc2>
 8106a92:	687b      	ldr	r3, [r7, #4]
 8106a94:	4a18      	ldr	r2, [pc, #96]	; (8106af8 <TIM_OC1_SetConfig+0x118>)
 8106a96:	4293      	cmp	r3, r2
 8106a98:	d003      	beq.n	8106aa2 <TIM_OC1_SetConfig+0xc2>
 8106a9a:	687b      	ldr	r3, [r7, #4]
 8106a9c:	4a17      	ldr	r2, [pc, #92]	; (8106afc <TIM_OC1_SetConfig+0x11c>)
 8106a9e:	4293      	cmp	r3, r2
 8106aa0:	d111      	bne.n	8106ac6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8106aa2:	693b      	ldr	r3, [r7, #16]
 8106aa4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8106aa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8106aaa:	693b      	ldr	r3, [r7, #16]
 8106aac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8106ab0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8106ab2:	683b      	ldr	r3, [r7, #0]
 8106ab4:	695b      	ldr	r3, [r3, #20]
 8106ab6:	693a      	ldr	r2, [r7, #16]
 8106ab8:	4313      	orrs	r3, r2
 8106aba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8106abc:	683b      	ldr	r3, [r7, #0]
 8106abe:	699b      	ldr	r3, [r3, #24]
 8106ac0:	693a      	ldr	r2, [r7, #16]
 8106ac2:	4313      	orrs	r3, r2
 8106ac4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106ac6:	687b      	ldr	r3, [r7, #4]
 8106ac8:	693a      	ldr	r2, [r7, #16]
 8106aca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8106acc:	687b      	ldr	r3, [r7, #4]
 8106ace:	68fa      	ldr	r2, [r7, #12]
 8106ad0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8106ad2:	683b      	ldr	r3, [r7, #0]
 8106ad4:	685a      	ldr	r2, [r3, #4]
 8106ad6:	687b      	ldr	r3, [r7, #4]
 8106ad8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106ada:	687b      	ldr	r3, [r7, #4]
 8106adc:	697a      	ldr	r2, [r7, #20]
 8106ade:	621a      	str	r2, [r3, #32]
}
 8106ae0:	bf00      	nop
 8106ae2:	371c      	adds	r7, #28
 8106ae4:	46bd      	mov	sp, r7
 8106ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106aea:	4770      	bx	lr
 8106aec:	40010000 	.word	0x40010000
 8106af0:	40010400 	.word	0x40010400
 8106af4:	40014000 	.word	0x40014000
 8106af8:	40014400 	.word	0x40014400
 8106afc:	40014800 	.word	0x40014800

08106b00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8106b00:	b480      	push	{r7}
 8106b02:	b087      	sub	sp, #28
 8106b04:	af00      	add	r7, sp, #0
 8106b06:	6078      	str	r0, [r7, #4]
 8106b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8106b0a:	687b      	ldr	r3, [r7, #4]
 8106b0c:	6a1b      	ldr	r3, [r3, #32]
 8106b0e:	f023 0210 	bic.w	r2, r3, #16
 8106b12:	687b      	ldr	r3, [r7, #4]
 8106b14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106b16:	687b      	ldr	r3, [r7, #4]
 8106b18:	6a1b      	ldr	r3, [r3, #32]
 8106b1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106b1c:	687b      	ldr	r3, [r7, #4]
 8106b1e:	685b      	ldr	r3, [r3, #4]
 8106b20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8106b22:	687b      	ldr	r3, [r7, #4]
 8106b24:	699b      	ldr	r3, [r3, #24]
 8106b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8106b28:	68fb      	ldr	r3, [r7, #12]
 8106b2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8106b2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8106b32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8106b34:	68fb      	ldr	r3, [r7, #12]
 8106b36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8106b3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8106b3c:	683b      	ldr	r3, [r7, #0]
 8106b3e:	681b      	ldr	r3, [r3, #0]
 8106b40:	021b      	lsls	r3, r3, #8
 8106b42:	68fa      	ldr	r2, [r7, #12]
 8106b44:	4313      	orrs	r3, r2
 8106b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8106b48:	697b      	ldr	r3, [r7, #20]
 8106b4a:	f023 0320 	bic.w	r3, r3, #32
 8106b4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8106b50:	683b      	ldr	r3, [r7, #0]
 8106b52:	689b      	ldr	r3, [r3, #8]
 8106b54:	011b      	lsls	r3, r3, #4
 8106b56:	697a      	ldr	r2, [r7, #20]
 8106b58:	4313      	orrs	r3, r2
 8106b5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8106b5c:	687b      	ldr	r3, [r7, #4]
 8106b5e:	4a28      	ldr	r2, [pc, #160]	; (8106c00 <TIM_OC2_SetConfig+0x100>)
 8106b60:	4293      	cmp	r3, r2
 8106b62:	d003      	beq.n	8106b6c <TIM_OC2_SetConfig+0x6c>
 8106b64:	687b      	ldr	r3, [r7, #4]
 8106b66:	4a27      	ldr	r2, [pc, #156]	; (8106c04 <TIM_OC2_SetConfig+0x104>)
 8106b68:	4293      	cmp	r3, r2
 8106b6a:	d10d      	bne.n	8106b88 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8106b6c:	697b      	ldr	r3, [r7, #20]
 8106b6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8106b72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8106b74:	683b      	ldr	r3, [r7, #0]
 8106b76:	68db      	ldr	r3, [r3, #12]
 8106b78:	011b      	lsls	r3, r3, #4
 8106b7a:	697a      	ldr	r2, [r7, #20]
 8106b7c:	4313      	orrs	r3, r2
 8106b7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8106b80:	697b      	ldr	r3, [r7, #20]
 8106b82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8106b86:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106b88:	687b      	ldr	r3, [r7, #4]
 8106b8a:	4a1d      	ldr	r2, [pc, #116]	; (8106c00 <TIM_OC2_SetConfig+0x100>)
 8106b8c:	4293      	cmp	r3, r2
 8106b8e:	d00f      	beq.n	8106bb0 <TIM_OC2_SetConfig+0xb0>
 8106b90:	687b      	ldr	r3, [r7, #4]
 8106b92:	4a1c      	ldr	r2, [pc, #112]	; (8106c04 <TIM_OC2_SetConfig+0x104>)
 8106b94:	4293      	cmp	r3, r2
 8106b96:	d00b      	beq.n	8106bb0 <TIM_OC2_SetConfig+0xb0>
 8106b98:	687b      	ldr	r3, [r7, #4]
 8106b9a:	4a1b      	ldr	r2, [pc, #108]	; (8106c08 <TIM_OC2_SetConfig+0x108>)
 8106b9c:	4293      	cmp	r3, r2
 8106b9e:	d007      	beq.n	8106bb0 <TIM_OC2_SetConfig+0xb0>
 8106ba0:	687b      	ldr	r3, [r7, #4]
 8106ba2:	4a1a      	ldr	r2, [pc, #104]	; (8106c0c <TIM_OC2_SetConfig+0x10c>)
 8106ba4:	4293      	cmp	r3, r2
 8106ba6:	d003      	beq.n	8106bb0 <TIM_OC2_SetConfig+0xb0>
 8106ba8:	687b      	ldr	r3, [r7, #4]
 8106baa:	4a19      	ldr	r2, [pc, #100]	; (8106c10 <TIM_OC2_SetConfig+0x110>)
 8106bac:	4293      	cmp	r3, r2
 8106bae:	d113      	bne.n	8106bd8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8106bb0:	693b      	ldr	r3, [r7, #16]
 8106bb2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8106bb6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8106bb8:	693b      	ldr	r3, [r7, #16]
 8106bba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8106bbe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8106bc0:	683b      	ldr	r3, [r7, #0]
 8106bc2:	695b      	ldr	r3, [r3, #20]
 8106bc4:	009b      	lsls	r3, r3, #2
 8106bc6:	693a      	ldr	r2, [r7, #16]
 8106bc8:	4313      	orrs	r3, r2
 8106bca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8106bcc:	683b      	ldr	r3, [r7, #0]
 8106bce:	699b      	ldr	r3, [r3, #24]
 8106bd0:	009b      	lsls	r3, r3, #2
 8106bd2:	693a      	ldr	r2, [r7, #16]
 8106bd4:	4313      	orrs	r3, r2
 8106bd6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106bd8:	687b      	ldr	r3, [r7, #4]
 8106bda:	693a      	ldr	r2, [r7, #16]
 8106bdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8106bde:	687b      	ldr	r3, [r7, #4]
 8106be0:	68fa      	ldr	r2, [r7, #12]
 8106be2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8106be4:	683b      	ldr	r3, [r7, #0]
 8106be6:	685a      	ldr	r2, [r3, #4]
 8106be8:	687b      	ldr	r3, [r7, #4]
 8106bea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106bec:	687b      	ldr	r3, [r7, #4]
 8106bee:	697a      	ldr	r2, [r7, #20]
 8106bf0:	621a      	str	r2, [r3, #32]
}
 8106bf2:	bf00      	nop
 8106bf4:	371c      	adds	r7, #28
 8106bf6:	46bd      	mov	sp, r7
 8106bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106bfc:	4770      	bx	lr
 8106bfe:	bf00      	nop
 8106c00:	40010000 	.word	0x40010000
 8106c04:	40010400 	.word	0x40010400
 8106c08:	40014000 	.word	0x40014000
 8106c0c:	40014400 	.word	0x40014400
 8106c10:	40014800 	.word	0x40014800

08106c14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8106c14:	b480      	push	{r7}
 8106c16:	b087      	sub	sp, #28
 8106c18:	af00      	add	r7, sp, #0
 8106c1a:	6078      	str	r0, [r7, #4]
 8106c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8106c1e:	687b      	ldr	r3, [r7, #4]
 8106c20:	6a1b      	ldr	r3, [r3, #32]
 8106c22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8106c26:	687b      	ldr	r3, [r7, #4]
 8106c28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106c2a:	687b      	ldr	r3, [r7, #4]
 8106c2c:	6a1b      	ldr	r3, [r3, #32]
 8106c2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106c30:	687b      	ldr	r3, [r7, #4]
 8106c32:	685b      	ldr	r3, [r3, #4]
 8106c34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8106c36:	687b      	ldr	r3, [r7, #4]
 8106c38:	69db      	ldr	r3, [r3, #28]
 8106c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8106c3c:	68fb      	ldr	r3, [r7, #12]
 8106c3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8106c42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8106c46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8106c48:	68fb      	ldr	r3, [r7, #12]
 8106c4a:	f023 0303 	bic.w	r3, r3, #3
 8106c4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8106c50:	683b      	ldr	r3, [r7, #0]
 8106c52:	681b      	ldr	r3, [r3, #0]
 8106c54:	68fa      	ldr	r2, [r7, #12]
 8106c56:	4313      	orrs	r3, r2
 8106c58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8106c5a:	697b      	ldr	r3, [r7, #20]
 8106c5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8106c60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8106c62:	683b      	ldr	r3, [r7, #0]
 8106c64:	689b      	ldr	r3, [r3, #8]
 8106c66:	021b      	lsls	r3, r3, #8
 8106c68:	697a      	ldr	r2, [r7, #20]
 8106c6a:	4313      	orrs	r3, r2
 8106c6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8106c6e:	687b      	ldr	r3, [r7, #4]
 8106c70:	4a27      	ldr	r2, [pc, #156]	; (8106d10 <TIM_OC3_SetConfig+0xfc>)
 8106c72:	4293      	cmp	r3, r2
 8106c74:	d003      	beq.n	8106c7e <TIM_OC3_SetConfig+0x6a>
 8106c76:	687b      	ldr	r3, [r7, #4]
 8106c78:	4a26      	ldr	r2, [pc, #152]	; (8106d14 <TIM_OC3_SetConfig+0x100>)
 8106c7a:	4293      	cmp	r3, r2
 8106c7c:	d10d      	bne.n	8106c9a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8106c7e:	697b      	ldr	r3, [r7, #20]
 8106c80:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8106c84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8106c86:	683b      	ldr	r3, [r7, #0]
 8106c88:	68db      	ldr	r3, [r3, #12]
 8106c8a:	021b      	lsls	r3, r3, #8
 8106c8c:	697a      	ldr	r2, [r7, #20]
 8106c8e:	4313      	orrs	r3, r2
 8106c90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8106c92:	697b      	ldr	r3, [r7, #20]
 8106c94:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8106c98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106c9a:	687b      	ldr	r3, [r7, #4]
 8106c9c:	4a1c      	ldr	r2, [pc, #112]	; (8106d10 <TIM_OC3_SetConfig+0xfc>)
 8106c9e:	4293      	cmp	r3, r2
 8106ca0:	d00f      	beq.n	8106cc2 <TIM_OC3_SetConfig+0xae>
 8106ca2:	687b      	ldr	r3, [r7, #4]
 8106ca4:	4a1b      	ldr	r2, [pc, #108]	; (8106d14 <TIM_OC3_SetConfig+0x100>)
 8106ca6:	4293      	cmp	r3, r2
 8106ca8:	d00b      	beq.n	8106cc2 <TIM_OC3_SetConfig+0xae>
 8106caa:	687b      	ldr	r3, [r7, #4]
 8106cac:	4a1a      	ldr	r2, [pc, #104]	; (8106d18 <TIM_OC3_SetConfig+0x104>)
 8106cae:	4293      	cmp	r3, r2
 8106cb0:	d007      	beq.n	8106cc2 <TIM_OC3_SetConfig+0xae>
 8106cb2:	687b      	ldr	r3, [r7, #4]
 8106cb4:	4a19      	ldr	r2, [pc, #100]	; (8106d1c <TIM_OC3_SetConfig+0x108>)
 8106cb6:	4293      	cmp	r3, r2
 8106cb8:	d003      	beq.n	8106cc2 <TIM_OC3_SetConfig+0xae>
 8106cba:	687b      	ldr	r3, [r7, #4]
 8106cbc:	4a18      	ldr	r2, [pc, #96]	; (8106d20 <TIM_OC3_SetConfig+0x10c>)
 8106cbe:	4293      	cmp	r3, r2
 8106cc0:	d113      	bne.n	8106cea <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8106cc2:	693b      	ldr	r3, [r7, #16]
 8106cc4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8106cc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8106cca:	693b      	ldr	r3, [r7, #16]
 8106ccc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8106cd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8106cd2:	683b      	ldr	r3, [r7, #0]
 8106cd4:	695b      	ldr	r3, [r3, #20]
 8106cd6:	011b      	lsls	r3, r3, #4
 8106cd8:	693a      	ldr	r2, [r7, #16]
 8106cda:	4313      	orrs	r3, r2
 8106cdc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8106cde:	683b      	ldr	r3, [r7, #0]
 8106ce0:	699b      	ldr	r3, [r3, #24]
 8106ce2:	011b      	lsls	r3, r3, #4
 8106ce4:	693a      	ldr	r2, [r7, #16]
 8106ce6:	4313      	orrs	r3, r2
 8106ce8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106cea:	687b      	ldr	r3, [r7, #4]
 8106cec:	693a      	ldr	r2, [r7, #16]
 8106cee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8106cf0:	687b      	ldr	r3, [r7, #4]
 8106cf2:	68fa      	ldr	r2, [r7, #12]
 8106cf4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8106cf6:	683b      	ldr	r3, [r7, #0]
 8106cf8:	685a      	ldr	r2, [r3, #4]
 8106cfa:	687b      	ldr	r3, [r7, #4]
 8106cfc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106cfe:	687b      	ldr	r3, [r7, #4]
 8106d00:	697a      	ldr	r2, [r7, #20]
 8106d02:	621a      	str	r2, [r3, #32]
}
 8106d04:	bf00      	nop
 8106d06:	371c      	adds	r7, #28
 8106d08:	46bd      	mov	sp, r7
 8106d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106d0e:	4770      	bx	lr
 8106d10:	40010000 	.word	0x40010000
 8106d14:	40010400 	.word	0x40010400
 8106d18:	40014000 	.word	0x40014000
 8106d1c:	40014400 	.word	0x40014400
 8106d20:	40014800 	.word	0x40014800

08106d24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8106d24:	b480      	push	{r7}
 8106d26:	b087      	sub	sp, #28
 8106d28:	af00      	add	r7, sp, #0
 8106d2a:	6078      	str	r0, [r7, #4]
 8106d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8106d2e:	687b      	ldr	r3, [r7, #4]
 8106d30:	6a1b      	ldr	r3, [r3, #32]
 8106d32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8106d36:	687b      	ldr	r3, [r7, #4]
 8106d38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106d3a:	687b      	ldr	r3, [r7, #4]
 8106d3c:	6a1b      	ldr	r3, [r3, #32]
 8106d3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106d40:	687b      	ldr	r3, [r7, #4]
 8106d42:	685b      	ldr	r3, [r3, #4]
 8106d44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8106d46:	687b      	ldr	r3, [r7, #4]
 8106d48:	69db      	ldr	r3, [r3, #28]
 8106d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8106d4c:	68fb      	ldr	r3, [r7, #12]
 8106d4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8106d52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8106d56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8106d58:	68fb      	ldr	r3, [r7, #12]
 8106d5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8106d5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8106d60:	683b      	ldr	r3, [r7, #0]
 8106d62:	681b      	ldr	r3, [r3, #0]
 8106d64:	021b      	lsls	r3, r3, #8
 8106d66:	68fa      	ldr	r2, [r7, #12]
 8106d68:	4313      	orrs	r3, r2
 8106d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8106d6c:	693b      	ldr	r3, [r7, #16]
 8106d6e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8106d72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8106d74:	683b      	ldr	r3, [r7, #0]
 8106d76:	689b      	ldr	r3, [r3, #8]
 8106d78:	031b      	lsls	r3, r3, #12
 8106d7a:	693a      	ldr	r2, [r7, #16]
 8106d7c:	4313      	orrs	r3, r2
 8106d7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106d80:	687b      	ldr	r3, [r7, #4]
 8106d82:	4a18      	ldr	r2, [pc, #96]	; (8106de4 <TIM_OC4_SetConfig+0xc0>)
 8106d84:	4293      	cmp	r3, r2
 8106d86:	d00f      	beq.n	8106da8 <TIM_OC4_SetConfig+0x84>
 8106d88:	687b      	ldr	r3, [r7, #4]
 8106d8a:	4a17      	ldr	r2, [pc, #92]	; (8106de8 <TIM_OC4_SetConfig+0xc4>)
 8106d8c:	4293      	cmp	r3, r2
 8106d8e:	d00b      	beq.n	8106da8 <TIM_OC4_SetConfig+0x84>
 8106d90:	687b      	ldr	r3, [r7, #4]
 8106d92:	4a16      	ldr	r2, [pc, #88]	; (8106dec <TIM_OC4_SetConfig+0xc8>)
 8106d94:	4293      	cmp	r3, r2
 8106d96:	d007      	beq.n	8106da8 <TIM_OC4_SetConfig+0x84>
 8106d98:	687b      	ldr	r3, [r7, #4]
 8106d9a:	4a15      	ldr	r2, [pc, #84]	; (8106df0 <TIM_OC4_SetConfig+0xcc>)
 8106d9c:	4293      	cmp	r3, r2
 8106d9e:	d003      	beq.n	8106da8 <TIM_OC4_SetConfig+0x84>
 8106da0:	687b      	ldr	r3, [r7, #4]
 8106da2:	4a14      	ldr	r2, [pc, #80]	; (8106df4 <TIM_OC4_SetConfig+0xd0>)
 8106da4:	4293      	cmp	r3, r2
 8106da6:	d109      	bne.n	8106dbc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8106da8:	697b      	ldr	r3, [r7, #20]
 8106daa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8106dae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8106db0:	683b      	ldr	r3, [r7, #0]
 8106db2:	695b      	ldr	r3, [r3, #20]
 8106db4:	019b      	lsls	r3, r3, #6
 8106db6:	697a      	ldr	r2, [r7, #20]
 8106db8:	4313      	orrs	r3, r2
 8106dba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106dbc:	687b      	ldr	r3, [r7, #4]
 8106dbe:	697a      	ldr	r2, [r7, #20]
 8106dc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8106dc2:	687b      	ldr	r3, [r7, #4]
 8106dc4:	68fa      	ldr	r2, [r7, #12]
 8106dc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8106dc8:	683b      	ldr	r3, [r7, #0]
 8106dca:	685a      	ldr	r2, [r3, #4]
 8106dcc:	687b      	ldr	r3, [r7, #4]
 8106dce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106dd0:	687b      	ldr	r3, [r7, #4]
 8106dd2:	693a      	ldr	r2, [r7, #16]
 8106dd4:	621a      	str	r2, [r3, #32]
}
 8106dd6:	bf00      	nop
 8106dd8:	371c      	adds	r7, #28
 8106dda:	46bd      	mov	sp, r7
 8106ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106de0:	4770      	bx	lr
 8106de2:	bf00      	nop
 8106de4:	40010000 	.word	0x40010000
 8106de8:	40010400 	.word	0x40010400
 8106dec:	40014000 	.word	0x40014000
 8106df0:	40014400 	.word	0x40014400
 8106df4:	40014800 	.word	0x40014800

08106df8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8106df8:	b480      	push	{r7}
 8106dfa:	b087      	sub	sp, #28
 8106dfc:	af00      	add	r7, sp, #0
 8106dfe:	6078      	str	r0, [r7, #4]
 8106e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8106e02:	687b      	ldr	r3, [r7, #4]
 8106e04:	6a1b      	ldr	r3, [r3, #32]
 8106e06:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8106e0a:	687b      	ldr	r3, [r7, #4]
 8106e0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106e0e:	687b      	ldr	r3, [r7, #4]
 8106e10:	6a1b      	ldr	r3, [r3, #32]
 8106e12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106e14:	687b      	ldr	r3, [r7, #4]
 8106e16:	685b      	ldr	r3, [r3, #4]
 8106e18:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8106e1a:	687b      	ldr	r3, [r7, #4]
 8106e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106e1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8106e20:	68fb      	ldr	r3, [r7, #12]
 8106e22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8106e26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8106e2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8106e2c:	683b      	ldr	r3, [r7, #0]
 8106e2e:	681b      	ldr	r3, [r3, #0]
 8106e30:	68fa      	ldr	r2, [r7, #12]
 8106e32:	4313      	orrs	r3, r2
 8106e34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8106e36:	693b      	ldr	r3, [r7, #16]
 8106e38:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8106e3c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8106e3e:	683b      	ldr	r3, [r7, #0]
 8106e40:	689b      	ldr	r3, [r3, #8]
 8106e42:	041b      	lsls	r3, r3, #16
 8106e44:	693a      	ldr	r2, [r7, #16]
 8106e46:	4313      	orrs	r3, r2
 8106e48:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106e4a:	687b      	ldr	r3, [r7, #4]
 8106e4c:	4a17      	ldr	r2, [pc, #92]	; (8106eac <TIM_OC5_SetConfig+0xb4>)
 8106e4e:	4293      	cmp	r3, r2
 8106e50:	d00f      	beq.n	8106e72 <TIM_OC5_SetConfig+0x7a>
 8106e52:	687b      	ldr	r3, [r7, #4]
 8106e54:	4a16      	ldr	r2, [pc, #88]	; (8106eb0 <TIM_OC5_SetConfig+0xb8>)
 8106e56:	4293      	cmp	r3, r2
 8106e58:	d00b      	beq.n	8106e72 <TIM_OC5_SetConfig+0x7a>
 8106e5a:	687b      	ldr	r3, [r7, #4]
 8106e5c:	4a15      	ldr	r2, [pc, #84]	; (8106eb4 <TIM_OC5_SetConfig+0xbc>)
 8106e5e:	4293      	cmp	r3, r2
 8106e60:	d007      	beq.n	8106e72 <TIM_OC5_SetConfig+0x7a>
 8106e62:	687b      	ldr	r3, [r7, #4]
 8106e64:	4a14      	ldr	r2, [pc, #80]	; (8106eb8 <TIM_OC5_SetConfig+0xc0>)
 8106e66:	4293      	cmp	r3, r2
 8106e68:	d003      	beq.n	8106e72 <TIM_OC5_SetConfig+0x7a>
 8106e6a:	687b      	ldr	r3, [r7, #4]
 8106e6c:	4a13      	ldr	r2, [pc, #76]	; (8106ebc <TIM_OC5_SetConfig+0xc4>)
 8106e6e:	4293      	cmp	r3, r2
 8106e70:	d109      	bne.n	8106e86 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8106e72:	697b      	ldr	r3, [r7, #20]
 8106e74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8106e78:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8106e7a:	683b      	ldr	r3, [r7, #0]
 8106e7c:	695b      	ldr	r3, [r3, #20]
 8106e7e:	021b      	lsls	r3, r3, #8
 8106e80:	697a      	ldr	r2, [r7, #20]
 8106e82:	4313      	orrs	r3, r2
 8106e84:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106e86:	687b      	ldr	r3, [r7, #4]
 8106e88:	697a      	ldr	r2, [r7, #20]
 8106e8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8106e8c:	687b      	ldr	r3, [r7, #4]
 8106e8e:	68fa      	ldr	r2, [r7, #12]
 8106e90:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8106e92:	683b      	ldr	r3, [r7, #0]
 8106e94:	685a      	ldr	r2, [r3, #4]
 8106e96:	687b      	ldr	r3, [r7, #4]
 8106e98:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106e9a:	687b      	ldr	r3, [r7, #4]
 8106e9c:	693a      	ldr	r2, [r7, #16]
 8106e9e:	621a      	str	r2, [r3, #32]
}
 8106ea0:	bf00      	nop
 8106ea2:	371c      	adds	r7, #28
 8106ea4:	46bd      	mov	sp, r7
 8106ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106eaa:	4770      	bx	lr
 8106eac:	40010000 	.word	0x40010000
 8106eb0:	40010400 	.word	0x40010400
 8106eb4:	40014000 	.word	0x40014000
 8106eb8:	40014400 	.word	0x40014400
 8106ebc:	40014800 	.word	0x40014800

08106ec0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8106ec0:	b480      	push	{r7}
 8106ec2:	b087      	sub	sp, #28
 8106ec4:	af00      	add	r7, sp, #0
 8106ec6:	6078      	str	r0, [r7, #4]
 8106ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8106eca:	687b      	ldr	r3, [r7, #4]
 8106ecc:	6a1b      	ldr	r3, [r3, #32]
 8106ece:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8106ed2:	687b      	ldr	r3, [r7, #4]
 8106ed4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106ed6:	687b      	ldr	r3, [r7, #4]
 8106ed8:	6a1b      	ldr	r3, [r3, #32]
 8106eda:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106edc:	687b      	ldr	r3, [r7, #4]
 8106ede:	685b      	ldr	r3, [r3, #4]
 8106ee0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8106ee2:	687b      	ldr	r3, [r7, #4]
 8106ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8106ee8:	68fb      	ldr	r3, [r7, #12]
 8106eea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8106eee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8106ef2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8106ef4:	683b      	ldr	r3, [r7, #0]
 8106ef6:	681b      	ldr	r3, [r3, #0]
 8106ef8:	021b      	lsls	r3, r3, #8
 8106efa:	68fa      	ldr	r2, [r7, #12]
 8106efc:	4313      	orrs	r3, r2
 8106efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8106f00:	693b      	ldr	r3, [r7, #16]
 8106f02:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8106f06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8106f08:	683b      	ldr	r3, [r7, #0]
 8106f0a:	689b      	ldr	r3, [r3, #8]
 8106f0c:	051b      	lsls	r3, r3, #20
 8106f0e:	693a      	ldr	r2, [r7, #16]
 8106f10:	4313      	orrs	r3, r2
 8106f12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106f14:	687b      	ldr	r3, [r7, #4]
 8106f16:	4a18      	ldr	r2, [pc, #96]	; (8106f78 <TIM_OC6_SetConfig+0xb8>)
 8106f18:	4293      	cmp	r3, r2
 8106f1a:	d00f      	beq.n	8106f3c <TIM_OC6_SetConfig+0x7c>
 8106f1c:	687b      	ldr	r3, [r7, #4]
 8106f1e:	4a17      	ldr	r2, [pc, #92]	; (8106f7c <TIM_OC6_SetConfig+0xbc>)
 8106f20:	4293      	cmp	r3, r2
 8106f22:	d00b      	beq.n	8106f3c <TIM_OC6_SetConfig+0x7c>
 8106f24:	687b      	ldr	r3, [r7, #4]
 8106f26:	4a16      	ldr	r2, [pc, #88]	; (8106f80 <TIM_OC6_SetConfig+0xc0>)
 8106f28:	4293      	cmp	r3, r2
 8106f2a:	d007      	beq.n	8106f3c <TIM_OC6_SetConfig+0x7c>
 8106f2c:	687b      	ldr	r3, [r7, #4]
 8106f2e:	4a15      	ldr	r2, [pc, #84]	; (8106f84 <TIM_OC6_SetConfig+0xc4>)
 8106f30:	4293      	cmp	r3, r2
 8106f32:	d003      	beq.n	8106f3c <TIM_OC6_SetConfig+0x7c>
 8106f34:	687b      	ldr	r3, [r7, #4]
 8106f36:	4a14      	ldr	r2, [pc, #80]	; (8106f88 <TIM_OC6_SetConfig+0xc8>)
 8106f38:	4293      	cmp	r3, r2
 8106f3a:	d109      	bne.n	8106f50 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8106f3c:	697b      	ldr	r3, [r7, #20]
 8106f3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8106f42:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8106f44:	683b      	ldr	r3, [r7, #0]
 8106f46:	695b      	ldr	r3, [r3, #20]
 8106f48:	029b      	lsls	r3, r3, #10
 8106f4a:	697a      	ldr	r2, [r7, #20]
 8106f4c:	4313      	orrs	r3, r2
 8106f4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106f50:	687b      	ldr	r3, [r7, #4]
 8106f52:	697a      	ldr	r2, [r7, #20]
 8106f54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8106f56:	687b      	ldr	r3, [r7, #4]
 8106f58:	68fa      	ldr	r2, [r7, #12]
 8106f5a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8106f5c:	683b      	ldr	r3, [r7, #0]
 8106f5e:	685a      	ldr	r2, [r3, #4]
 8106f60:	687b      	ldr	r3, [r7, #4]
 8106f62:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106f64:	687b      	ldr	r3, [r7, #4]
 8106f66:	693a      	ldr	r2, [r7, #16]
 8106f68:	621a      	str	r2, [r3, #32]
}
 8106f6a:	bf00      	nop
 8106f6c:	371c      	adds	r7, #28
 8106f6e:	46bd      	mov	sp, r7
 8106f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106f74:	4770      	bx	lr
 8106f76:	bf00      	nop
 8106f78:	40010000 	.word	0x40010000
 8106f7c:	40010400 	.word	0x40010400
 8106f80:	40014000 	.word	0x40014000
 8106f84:	40014400 	.word	0x40014400
 8106f88:	40014800 	.word	0x40014800

08106f8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8106f8c:	b480      	push	{r7}
 8106f8e:	b087      	sub	sp, #28
 8106f90:	af00      	add	r7, sp, #0
 8106f92:	60f8      	str	r0, [r7, #12]
 8106f94:	60b9      	str	r1, [r7, #8]
 8106f96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8106f98:	68fb      	ldr	r3, [r7, #12]
 8106f9a:	6a1b      	ldr	r3, [r3, #32]
 8106f9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8106f9e:	68fb      	ldr	r3, [r7, #12]
 8106fa0:	6a1b      	ldr	r3, [r3, #32]
 8106fa2:	f023 0201 	bic.w	r2, r3, #1
 8106fa6:	68fb      	ldr	r3, [r7, #12]
 8106fa8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8106faa:	68fb      	ldr	r3, [r7, #12]
 8106fac:	699b      	ldr	r3, [r3, #24]
 8106fae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8106fb0:	693b      	ldr	r3, [r7, #16]
 8106fb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8106fb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8106fb8:	687b      	ldr	r3, [r7, #4]
 8106fba:	011b      	lsls	r3, r3, #4
 8106fbc:	693a      	ldr	r2, [r7, #16]
 8106fbe:	4313      	orrs	r3, r2
 8106fc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8106fc2:	697b      	ldr	r3, [r7, #20]
 8106fc4:	f023 030a 	bic.w	r3, r3, #10
 8106fc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8106fca:	697a      	ldr	r2, [r7, #20]
 8106fcc:	68bb      	ldr	r3, [r7, #8]
 8106fce:	4313      	orrs	r3, r2
 8106fd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8106fd2:	68fb      	ldr	r3, [r7, #12]
 8106fd4:	693a      	ldr	r2, [r7, #16]
 8106fd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8106fd8:	68fb      	ldr	r3, [r7, #12]
 8106fda:	697a      	ldr	r2, [r7, #20]
 8106fdc:	621a      	str	r2, [r3, #32]
}
 8106fde:	bf00      	nop
 8106fe0:	371c      	adds	r7, #28
 8106fe2:	46bd      	mov	sp, r7
 8106fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106fe8:	4770      	bx	lr

08106fea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8106fea:	b480      	push	{r7}
 8106fec:	b087      	sub	sp, #28
 8106fee:	af00      	add	r7, sp, #0
 8106ff0:	60f8      	str	r0, [r7, #12]
 8106ff2:	60b9      	str	r1, [r7, #8]
 8106ff4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8106ff6:	68fb      	ldr	r3, [r7, #12]
 8106ff8:	6a1b      	ldr	r3, [r3, #32]
 8106ffa:	f023 0210 	bic.w	r2, r3, #16
 8106ffe:	68fb      	ldr	r3, [r7, #12]
 8107000:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8107002:	68fb      	ldr	r3, [r7, #12]
 8107004:	699b      	ldr	r3, [r3, #24]
 8107006:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8107008:	68fb      	ldr	r3, [r7, #12]
 810700a:	6a1b      	ldr	r3, [r3, #32]
 810700c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 810700e:	697b      	ldr	r3, [r7, #20]
 8107010:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8107014:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8107016:	687b      	ldr	r3, [r7, #4]
 8107018:	031b      	lsls	r3, r3, #12
 810701a:	697a      	ldr	r2, [r7, #20]
 810701c:	4313      	orrs	r3, r2
 810701e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8107020:	693b      	ldr	r3, [r7, #16]
 8107022:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8107026:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8107028:	68bb      	ldr	r3, [r7, #8]
 810702a:	011b      	lsls	r3, r3, #4
 810702c:	693a      	ldr	r2, [r7, #16]
 810702e:	4313      	orrs	r3, r2
 8107030:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8107032:	68fb      	ldr	r3, [r7, #12]
 8107034:	697a      	ldr	r2, [r7, #20]
 8107036:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8107038:	68fb      	ldr	r3, [r7, #12]
 810703a:	693a      	ldr	r2, [r7, #16]
 810703c:	621a      	str	r2, [r3, #32]
}
 810703e:	bf00      	nop
 8107040:	371c      	adds	r7, #28
 8107042:	46bd      	mov	sp, r7
 8107044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107048:	4770      	bx	lr

0810704a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 810704a:	b480      	push	{r7}
 810704c:	b085      	sub	sp, #20
 810704e:	af00      	add	r7, sp, #0
 8107050:	6078      	str	r0, [r7, #4]
 8107052:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8107054:	687b      	ldr	r3, [r7, #4]
 8107056:	689b      	ldr	r3, [r3, #8]
 8107058:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 810705a:	68fb      	ldr	r3, [r7, #12]
 810705c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8107060:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107064:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8107066:	683a      	ldr	r2, [r7, #0]
 8107068:	68fb      	ldr	r3, [r7, #12]
 810706a:	4313      	orrs	r3, r2
 810706c:	f043 0307 	orr.w	r3, r3, #7
 8107070:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8107072:	687b      	ldr	r3, [r7, #4]
 8107074:	68fa      	ldr	r2, [r7, #12]
 8107076:	609a      	str	r2, [r3, #8]
}
 8107078:	bf00      	nop
 810707a:	3714      	adds	r7, #20
 810707c:	46bd      	mov	sp, r7
 810707e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107082:	4770      	bx	lr

08107084 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8107084:	b480      	push	{r7}
 8107086:	b087      	sub	sp, #28
 8107088:	af00      	add	r7, sp, #0
 810708a:	60f8      	str	r0, [r7, #12]
 810708c:	60b9      	str	r1, [r7, #8]
 810708e:	607a      	str	r2, [r7, #4]
 8107090:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8107092:	68fb      	ldr	r3, [r7, #12]
 8107094:	689b      	ldr	r3, [r3, #8]
 8107096:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8107098:	697b      	ldr	r3, [r7, #20]
 810709a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 810709e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 81070a0:	683b      	ldr	r3, [r7, #0]
 81070a2:	021a      	lsls	r2, r3, #8
 81070a4:	687b      	ldr	r3, [r7, #4]
 81070a6:	431a      	orrs	r2, r3
 81070a8:	68bb      	ldr	r3, [r7, #8]
 81070aa:	4313      	orrs	r3, r2
 81070ac:	697a      	ldr	r2, [r7, #20]
 81070ae:	4313      	orrs	r3, r2
 81070b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 81070b2:	68fb      	ldr	r3, [r7, #12]
 81070b4:	697a      	ldr	r2, [r7, #20]
 81070b6:	609a      	str	r2, [r3, #8]
}
 81070b8:	bf00      	nop
 81070ba:	371c      	adds	r7, #28
 81070bc:	46bd      	mov	sp, r7
 81070be:	f85d 7b04 	ldr.w	r7, [sp], #4
 81070c2:	4770      	bx	lr

081070c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 81070c4:	b480      	push	{r7}
 81070c6:	b085      	sub	sp, #20
 81070c8:	af00      	add	r7, sp, #0
 81070ca:	6078      	str	r0, [r7, #4]
 81070cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 81070ce:	687b      	ldr	r3, [r7, #4]
 81070d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 81070d4:	2b01      	cmp	r3, #1
 81070d6:	d101      	bne.n	81070dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 81070d8:	2302      	movs	r3, #2
 81070da:	e06d      	b.n	81071b8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 81070dc:	687b      	ldr	r3, [r7, #4]
 81070de:	2201      	movs	r2, #1
 81070e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 81070e4:	687b      	ldr	r3, [r7, #4]
 81070e6:	2202      	movs	r2, #2
 81070e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 81070ec:	687b      	ldr	r3, [r7, #4]
 81070ee:	681b      	ldr	r3, [r3, #0]
 81070f0:	685b      	ldr	r3, [r3, #4]
 81070f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 81070f4:	687b      	ldr	r3, [r7, #4]
 81070f6:	681b      	ldr	r3, [r3, #0]
 81070f8:	689b      	ldr	r3, [r3, #8]
 81070fa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 81070fc:	687b      	ldr	r3, [r7, #4]
 81070fe:	681b      	ldr	r3, [r3, #0]
 8107100:	4a30      	ldr	r2, [pc, #192]	; (81071c4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8107102:	4293      	cmp	r3, r2
 8107104:	d004      	beq.n	8107110 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8107106:	687b      	ldr	r3, [r7, #4]
 8107108:	681b      	ldr	r3, [r3, #0]
 810710a:	4a2f      	ldr	r2, [pc, #188]	; (81071c8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 810710c:	4293      	cmp	r3, r2
 810710e:	d108      	bne.n	8107122 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8107110:	68fb      	ldr	r3, [r7, #12]
 8107112:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8107116:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8107118:	683b      	ldr	r3, [r7, #0]
 810711a:	685b      	ldr	r3, [r3, #4]
 810711c:	68fa      	ldr	r2, [r7, #12]
 810711e:	4313      	orrs	r3, r2
 8107120:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8107122:	68fb      	ldr	r3, [r7, #12]
 8107124:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107128:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 810712a:	683b      	ldr	r3, [r7, #0]
 810712c:	681b      	ldr	r3, [r3, #0]
 810712e:	68fa      	ldr	r2, [r7, #12]
 8107130:	4313      	orrs	r3, r2
 8107132:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8107134:	687b      	ldr	r3, [r7, #4]
 8107136:	681b      	ldr	r3, [r3, #0]
 8107138:	68fa      	ldr	r2, [r7, #12]
 810713a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810713c:	687b      	ldr	r3, [r7, #4]
 810713e:	681b      	ldr	r3, [r3, #0]
 8107140:	4a20      	ldr	r2, [pc, #128]	; (81071c4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8107142:	4293      	cmp	r3, r2
 8107144:	d022      	beq.n	810718c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107146:	687b      	ldr	r3, [r7, #4]
 8107148:	681b      	ldr	r3, [r3, #0]
 810714a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810714e:	d01d      	beq.n	810718c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107150:	687b      	ldr	r3, [r7, #4]
 8107152:	681b      	ldr	r3, [r3, #0]
 8107154:	4a1d      	ldr	r2, [pc, #116]	; (81071cc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8107156:	4293      	cmp	r3, r2
 8107158:	d018      	beq.n	810718c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810715a:	687b      	ldr	r3, [r7, #4]
 810715c:	681b      	ldr	r3, [r3, #0]
 810715e:	4a1c      	ldr	r2, [pc, #112]	; (81071d0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8107160:	4293      	cmp	r3, r2
 8107162:	d013      	beq.n	810718c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107164:	687b      	ldr	r3, [r7, #4]
 8107166:	681b      	ldr	r3, [r3, #0]
 8107168:	4a1a      	ldr	r2, [pc, #104]	; (81071d4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 810716a:	4293      	cmp	r3, r2
 810716c:	d00e      	beq.n	810718c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810716e:	687b      	ldr	r3, [r7, #4]
 8107170:	681b      	ldr	r3, [r3, #0]
 8107172:	4a15      	ldr	r2, [pc, #84]	; (81071c8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8107174:	4293      	cmp	r3, r2
 8107176:	d009      	beq.n	810718c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107178:	687b      	ldr	r3, [r7, #4]
 810717a:	681b      	ldr	r3, [r3, #0]
 810717c:	4a16      	ldr	r2, [pc, #88]	; (81071d8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 810717e:	4293      	cmp	r3, r2
 8107180:	d004      	beq.n	810718c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107182:	687b      	ldr	r3, [r7, #4]
 8107184:	681b      	ldr	r3, [r3, #0]
 8107186:	4a15      	ldr	r2, [pc, #84]	; (81071dc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8107188:	4293      	cmp	r3, r2
 810718a:	d10c      	bne.n	81071a6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 810718c:	68bb      	ldr	r3, [r7, #8]
 810718e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8107192:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8107194:	683b      	ldr	r3, [r7, #0]
 8107196:	689b      	ldr	r3, [r3, #8]
 8107198:	68ba      	ldr	r2, [r7, #8]
 810719a:	4313      	orrs	r3, r2
 810719c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 810719e:	687b      	ldr	r3, [r7, #4]
 81071a0:	681b      	ldr	r3, [r3, #0]
 81071a2:	68ba      	ldr	r2, [r7, #8]
 81071a4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 81071a6:	687b      	ldr	r3, [r7, #4]
 81071a8:	2201      	movs	r2, #1
 81071aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 81071ae:	687b      	ldr	r3, [r7, #4]
 81071b0:	2200      	movs	r2, #0
 81071b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 81071b6:	2300      	movs	r3, #0
}
 81071b8:	4618      	mov	r0, r3
 81071ba:	3714      	adds	r7, #20
 81071bc:	46bd      	mov	sp, r7
 81071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 81071c2:	4770      	bx	lr
 81071c4:	40010000 	.word	0x40010000
 81071c8:	40010400 	.word	0x40010400
 81071cc:	40000400 	.word	0x40000400
 81071d0:	40000800 	.word	0x40000800
 81071d4:	40000c00 	.word	0x40000c00
 81071d8:	40001800 	.word	0x40001800
 81071dc:	40014000 	.word	0x40014000

081071e0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 81071e0:	b480      	push	{r7}
 81071e2:	b085      	sub	sp, #20
 81071e4:	af00      	add	r7, sp, #0
 81071e6:	6078      	str	r0, [r7, #4]
 81071e8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 81071ea:	2300      	movs	r3, #0
 81071ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 81071ee:	687b      	ldr	r3, [r7, #4]
 81071f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 81071f4:	2b01      	cmp	r3, #1
 81071f6:	d101      	bne.n	81071fc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 81071f8:	2302      	movs	r3, #2
 81071fa:	e065      	b.n	81072c8 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 81071fc:	687b      	ldr	r3, [r7, #4]
 81071fe:	2201      	movs	r2, #1
 8107200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8107204:	68fb      	ldr	r3, [r7, #12]
 8107206:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 810720a:	683b      	ldr	r3, [r7, #0]
 810720c:	68db      	ldr	r3, [r3, #12]
 810720e:	4313      	orrs	r3, r2
 8107210:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8107212:	68fb      	ldr	r3, [r7, #12]
 8107214:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8107218:	683b      	ldr	r3, [r7, #0]
 810721a:	689b      	ldr	r3, [r3, #8]
 810721c:	4313      	orrs	r3, r2
 810721e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8107220:	68fb      	ldr	r3, [r7, #12]
 8107222:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8107226:	683b      	ldr	r3, [r7, #0]
 8107228:	685b      	ldr	r3, [r3, #4]
 810722a:	4313      	orrs	r3, r2
 810722c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 810722e:	68fb      	ldr	r3, [r7, #12]
 8107230:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8107234:	683b      	ldr	r3, [r7, #0]
 8107236:	681b      	ldr	r3, [r3, #0]
 8107238:	4313      	orrs	r3, r2
 810723a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 810723c:	68fb      	ldr	r3, [r7, #12]
 810723e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8107242:	683b      	ldr	r3, [r7, #0]
 8107244:	691b      	ldr	r3, [r3, #16]
 8107246:	4313      	orrs	r3, r2
 8107248:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 810724a:	68fb      	ldr	r3, [r7, #12]
 810724c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8107250:	683b      	ldr	r3, [r7, #0]
 8107252:	695b      	ldr	r3, [r3, #20]
 8107254:	4313      	orrs	r3, r2
 8107256:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8107258:	68fb      	ldr	r3, [r7, #12]
 810725a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 810725e:	683b      	ldr	r3, [r7, #0]
 8107260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107262:	4313      	orrs	r3, r2
 8107264:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8107266:	68fb      	ldr	r3, [r7, #12]
 8107268:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 810726c:	683b      	ldr	r3, [r7, #0]
 810726e:	699b      	ldr	r3, [r3, #24]
 8107270:	041b      	lsls	r3, r3, #16
 8107272:	4313      	orrs	r3, r2
 8107274:	60fb      	str	r3, [r7, #12]
    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8107276:	687b      	ldr	r3, [r7, #4]
 8107278:	681b      	ldr	r3, [r3, #0]
 810727a:	4a16      	ldr	r2, [pc, #88]	; (81072d4 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 810727c:	4293      	cmp	r3, r2
 810727e:	d004      	beq.n	810728a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8107280:	687b      	ldr	r3, [r7, #4]
 8107282:	681b      	ldr	r3, [r3, #0]
 8107284:	4a14      	ldr	r2, [pc, #80]	; (81072d8 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8107286:	4293      	cmp	r3, r2
 8107288:	d115      	bne.n	81072b6 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 810728a:	68fb      	ldr	r3, [r7, #12]
 810728c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8107290:	683b      	ldr	r3, [r7, #0]
 8107292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107294:	051b      	lsls	r3, r3, #20
 8107296:	4313      	orrs	r3, r2
 8107298:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 810729a:	68fb      	ldr	r3, [r7, #12]
 810729c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 81072a0:	683b      	ldr	r3, [r7, #0]
 81072a2:	69db      	ldr	r3, [r3, #28]
 81072a4:	4313      	orrs	r3, r2
 81072a6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 81072a8:	68fb      	ldr	r3, [r7, #12]
 81072aa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 81072ae:	683b      	ldr	r3, [r7, #0]
 81072b0:	6a1b      	ldr	r3, [r3, #32]
 81072b2:	4313      	orrs	r3, r2
 81072b4:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 81072b6:	687b      	ldr	r3, [r7, #4]
 81072b8:	681b      	ldr	r3, [r3, #0]
 81072ba:	68fa      	ldr	r2, [r7, #12]
 81072bc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 81072be:	687b      	ldr	r3, [r7, #4]
 81072c0:	2200      	movs	r2, #0
 81072c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 81072c6:	2300      	movs	r3, #0
}
 81072c8:	4618      	mov	r0, r3
 81072ca:	3714      	adds	r7, #20
 81072cc:	46bd      	mov	sp, r7
 81072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81072d2:	4770      	bx	lr
 81072d4:	40010000 	.word	0x40010000
 81072d8:	40010400 	.word	0x40010400

081072dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 81072dc:	b580      	push	{r7, lr}
 81072de:	b082      	sub	sp, #8
 81072e0:	af00      	add	r7, sp, #0
 81072e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 81072e4:	687b      	ldr	r3, [r7, #4]
 81072e6:	2b00      	cmp	r3, #0
 81072e8:	d101      	bne.n	81072ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 81072ea:	2301      	movs	r3, #1
 81072ec:	e042      	b.n	8107374 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 81072ee:	687b      	ldr	r3, [r7, #4]
 81072f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81072f4:	2b00      	cmp	r3, #0
 81072f6:	d106      	bne.n	8107306 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 81072f8:	687b      	ldr	r3, [r7, #4]
 81072fa:	2200      	movs	r2, #0
 81072fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8107300:	6878      	ldr	r0, [r7, #4]
 8107302:	f7fa fbaf 	bl	8101a64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8107306:	687b      	ldr	r3, [r7, #4]
 8107308:	2224      	movs	r2, #36	; 0x24
 810730a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 810730e:	687b      	ldr	r3, [r7, #4]
 8107310:	681b      	ldr	r3, [r3, #0]
 8107312:	681a      	ldr	r2, [r3, #0]
 8107314:	687b      	ldr	r3, [r7, #4]
 8107316:	681b      	ldr	r3, [r3, #0]
 8107318:	f022 0201 	bic.w	r2, r2, #1
 810731c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 810731e:	6878      	ldr	r0, [r7, #4]
 8107320:	f000 f8c2 	bl	81074a8 <UART_SetConfig>
 8107324:	4603      	mov	r3, r0
 8107326:	2b01      	cmp	r3, #1
 8107328:	d101      	bne.n	810732e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 810732a:	2301      	movs	r3, #1
 810732c:	e022      	b.n	8107374 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 810732e:	687b      	ldr	r3, [r7, #4]
 8107330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107332:	2b00      	cmp	r3, #0
 8107334:	d002      	beq.n	810733c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8107336:	6878      	ldr	r0, [r7, #4]
 8107338:	f000 fe1e 	bl	8107f78 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 810733c:	687b      	ldr	r3, [r7, #4]
 810733e:	681b      	ldr	r3, [r3, #0]
 8107340:	685a      	ldr	r2, [r3, #4]
 8107342:	687b      	ldr	r3, [r7, #4]
 8107344:	681b      	ldr	r3, [r3, #0]
 8107346:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 810734a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 810734c:	687b      	ldr	r3, [r7, #4]
 810734e:	681b      	ldr	r3, [r3, #0]
 8107350:	689a      	ldr	r2, [r3, #8]
 8107352:	687b      	ldr	r3, [r7, #4]
 8107354:	681b      	ldr	r3, [r3, #0]
 8107356:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 810735a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 810735c:	687b      	ldr	r3, [r7, #4]
 810735e:	681b      	ldr	r3, [r3, #0]
 8107360:	681a      	ldr	r2, [r3, #0]
 8107362:	687b      	ldr	r3, [r7, #4]
 8107364:	681b      	ldr	r3, [r3, #0]
 8107366:	f042 0201 	orr.w	r2, r2, #1
 810736a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 810736c:	6878      	ldr	r0, [r7, #4]
 810736e:	f000 fea5 	bl	81080bc <UART_CheckIdleState>
 8107372:	4603      	mov	r3, r0
}
 8107374:	4618      	mov	r0, r3
 8107376:	3708      	adds	r7, #8
 8107378:	46bd      	mov	sp, r7
 810737a:	bd80      	pop	{r7, pc}

0810737c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 810737c:	b580      	push	{r7, lr}
 810737e:	b08a      	sub	sp, #40	; 0x28
 8107380:	af02      	add	r7, sp, #8
 8107382:	60f8      	str	r0, [r7, #12]
 8107384:	60b9      	str	r1, [r7, #8]
 8107386:	603b      	str	r3, [r7, #0]
 8107388:	4613      	mov	r3, r2
 810738a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 810738c:	68fb      	ldr	r3, [r7, #12]
 810738e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107392:	2b20      	cmp	r3, #32
 8107394:	f040 8083 	bne.w	810749e <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8107398:	68bb      	ldr	r3, [r7, #8]
 810739a:	2b00      	cmp	r3, #0
 810739c:	d002      	beq.n	81073a4 <HAL_UART_Transmit+0x28>
 810739e:	88fb      	ldrh	r3, [r7, #6]
 81073a0:	2b00      	cmp	r3, #0
 81073a2:	d101      	bne.n	81073a8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 81073a4:	2301      	movs	r3, #1
 81073a6:	e07b      	b.n	81074a0 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 81073a8:	68fb      	ldr	r3, [r7, #12]
 81073aa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81073ae:	2b01      	cmp	r3, #1
 81073b0:	d101      	bne.n	81073b6 <HAL_UART_Transmit+0x3a>
 81073b2:	2302      	movs	r3, #2
 81073b4:	e074      	b.n	81074a0 <HAL_UART_Transmit+0x124>
 81073b6:	68fb      	ldr	r3, [r7, #12]
 81073b8:	2201      	movs	r2, #1
 81073ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 81073be:	68fb      	ldr	r3, [r7, #12]
 81073c0:	2200      	movs	r2, #0
 81073c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 81073c6:	68fb      	ldr	r3, [r7, #12]
 81073c8:	2221      	movs	r2, #33	; 0x21
 81073ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 81073ce:	f7fa fd71 	bl	8101eb4 <HAL_GetTick>
 81073d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 81073d4:	68fb      	ldr	r3, [r7, #12]
 81073d6:	88fa      	ldrh	r2, [r7, #6]
 81073d8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 81073dc:	68fb      	ldr	r3, [r7, #12]
 81073de:	88fa      	ldrh	r2, [r7, #6]
 81073e0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 81073e4:	68fb      	ldr	r3, [r7, #12]
 81073e6:	689b      	ldr	r3, [r3, #8]
 81073e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81073ec:	d108      	bne.n	8107400 <HAL_UART_Transmit+0x84>
 81073ee:	68fb      	ldr	r3, [r7, #12]
 81073f0:	691b      	ldr	r3, [r3, #16]
 81073f2:	2b00      	cmp	r3, #0
 81073f4:	d104      	bne.n	8107400 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 81073f6:	2300      	movs	r3, #0
 81073f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 81073fa:	68bb      	ldr	r3, [r7, #8]
 81073fc:	61bb      	str	r3, [r7, #24]
 81073fe:	e003      	b.n	8107408 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8107400:	68bb      	ldr	r3, [r7, #8]
 8107402:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8107404:	2300      	movs	r3, #0
 8107406:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8107408:	68fb      	ldr	r3, [r7, #12]
 810740a:	2200      	movs	r2, #0
 810740c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8107410:	e02c      	b.n	810746c <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8107412:	683b      	ldr	r3, [r7, #0]
 8107414:	9300      	str	r3, [sp, #0]
 8107416:	697b      	ldr	r3, [r7, #20]
 8107418:	2200      	movs	r2, #0
 810741a:	2180      	movs	r1, #128	; 0x80
 810741c:	68f8      	ldr	r0, [r7, #12]
 810741e:	f000 fe98 	bl	8108152 <UART_WaitOnFlagUntilTimeout>
 8107422:	4603      	mov	r3, r0
 8107424:	2b00      	cmp	r3, #0
 8107426:	d001      	beq.n	810742c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8107428:	2303      	movs	r3, #3
 810742a:	e039      	b.n	81074a0 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 810742c:	69fb      	ldr	r3, [r7, #28]
 810742e:	2b00      	cmp	r3, #0
 8107430:	d10b      	bne.n	810744a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8107432:	69bb      	ldr	r3, [r7, #24]
 8107434:	881b      	ldrh	r3, [r3, #0]
 8107436:	461a      	mov	r2, r3
 8107438:	68fb      	ldr	r3, [r7, #12]
 810743a:	681b      	ldr	r3, [r3, #0]
 810743c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8107440:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8107442:	69bb      	ldr	r3, [r7, #24]
 8107444:	3302      	adds	r3, #2
 8107446:	61bb      	str	r3, [r7, #24]
 8107448:	e007      	b.n	810745a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 810744a:	69fb      	ldr	r3, [r7, #28]
 810744c:	781a      	ldrb	r2, [r3, #0]
 810744e:	68fb      	ldr	r3, [r7, #12]
 8107450:	681b      	ldr	r3, [r3, #0]
 8107452:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8107454:	69fb      	ldr	r3, [r7, #28]
 8107456:	3301      	adds	r3, #1
 8107458:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 810745a:	68fb      	ldr	r3, [r7, #12]
 810745c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8107460:	b29b      	uxth	r3, r3
 8107462:	3b01      	subs	r3, #1
 8107464:	b29a      	uxth	r2, r3
 8107466:	68fb      	ldr	r3, [r7, #12]
 8107468:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 810746c:	68fb      	ldr	r3, [r7, #12]
 810746e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8107472:	b29b      	uxth	r3, r3
 8107474:	2b00      	cmp	r3, #0
 8107476:	d1cc      	bne.n	8107412 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8107478:	683b      	ldr	r3, [r7, #0]
 810747a:	9300      	str	r3, [sp, #0]
 810747c:	697b      	ldr	r3, [r7, #20]
 810747e:	2200      	movs	r2, #0
 8107480:	2140      	movs	r1, #64	; 0x40
 8107482:	68f8      	ldr	r0, [r7, #12]
 8107484:	f000 fe65 	bl	8108152 <UART_WaitOnFlagUntilTimeout>
 8107488:	4603      	mov	r3, r0
 810748a:	2b00      	cmp	r3, #0
 810748c:	d001      	beq.n	8107492 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 810748e:	2303      	movs	r3, #3
 8107490:	e006      	b.n	81074a0 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8107492:	68fb      	ldr	r3, [r7, #12]
 8107494:	2220      	movs	r2, #32
 8107496:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 810749a:	2300      	movs	r3, #0
 810749c:	e000      	b.n	81074a0 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 810749e:	2302      	movs	r3, #2
  }
}
 81074a0:	4618      	mov	r0, r3
 81074a2:	3720      	adds	r7, #32
 81074a4:	46bd      	mov	sp, r7
 81074a6:	bd80      	pop	{r7, pc}

081074a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 81074a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 81074ac:	b092      	sub	sp, #72	; 0x48
 81074ae:	af00      	add	r7, sp, #0
 81074b0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 81074b2:	2300      	movs	r3, #0
 81074b4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 81074b8:	697b      	ldr	r3, [r7, #20]
 81074ba:	689a      	ldr	r2, [r3, #8]
 81074bc:	697b      	ldr	r3, [r7, #20]
 81074be:	691b      	ldr	r3, [r3, #16]
 81074c0:	431a      	orrs	r2, r3
 81074c2:	697b      	ldr	r3, [r7, #20]
 81074c4:	695b      	ldr	r3, [r3, #20]
 81074c6:	431a      	orrs	r2, r3
 81074c8:	697b      	ldr	r3, [r7, #20]
 81074ca:	69db      	ldr	r3, [r3, #28]
 81074cc:	4313      	orrs	r3, r2
 81074ce:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 81074d0:	697b      	ldr	r3, [r7, #20]
 81074d2:	681b      	ldr	r3, [r3, #0]
 81074d4:	681a      	ldr	r2, [r3, #0]
 81074d6:	4bbd      	ldr	r3, [pc, #756]	; (81077cc <UART_SetConfig+0x324>)
 81074d8:	4013      	ands	r3, r2
 81074da:	697a      	ldr	r2, [r7, #20]
 81074dc:	6812      	ldr	r2, [r2, #0]
 81074de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 81074e0:	430b      	orrs	r3, r1
 81074e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 81074e4:	697b      	ldr	r3, [r7, #20]
 81074e6:	681b      	ldr	r3, [r3, #0]
 81074e8:	685b      	ldr	r3, [r3, #4]
 81074ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 81074ee:	697b      	ldr	r3, [r7, #20]
 81074f0:	68da      	ldr	r2, [r3, #12]
 81074f2:	697b      	ldr	r3, [r7, #20]
 81074f4:	681b      	ldr	r3, [r3, #0]
 81074f6:	430a      	orrs	r2, r1
 81074f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 81074fa:	697b      	ldr	r3, [r7, #20]
 81074fc:	699b      	ldr	r3, [r3, #24]
 81074fe:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8107500:	697b      	ldr	r3, [r7, #20]
 8107502:	681b      	ldr	r3, [r3, #0]
 8107504:	4ab2      	ldr	r2, [pc, #712]	; (81077d0 <UART_SetConfig+0x328>)
 8107506:	4293      	cmp	r3, r2
 8107508:	d004      	beq.n	8107514 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 810750a:	697b      	ldr	r3, [r7, #20]
 810750c:	6a1b      	ldr	r3, [r3, #32]
 810750e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8107510:	4313      	orrs	r3, r2
 8107512:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8107514:	697b      	ldr	r3, [r7, #20]
 8107516:	681b      	ldr	r3, [r3, #0]
 8107518:	689b      	ldr	r3, [r3, #8]
 810751a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 810751e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8107522:	697a      	ldr	r2, [r7, #20]
 8107524:	6812      	ldr	r2, [r2, #0]
 8107526:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8107528:	430b      	orrs	r3, r1
 810752a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 810752c:	697b      	ldr	r3, [r7, #20]
 810752e:	681b      	ldr	r3, [r3, #0]
 8107530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107532:	f023 010f 	bic.w	r1, r3, #15
 8107536:	697b      	ldr	r3, [r7, #20]
 8107538:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 810753a:	697b      	ldr	r3, [r7, #20]
 810753c:	681b      	ldr	r3, [r3, #0]
 810753e:	430a      	orrs	r2, r1
 8107540:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8107542:	697b      	ldr	r3, [r7, #20]
 8107544:	681b      	ldr	r3, [r3, #0]
 8107546:	4aa3      	ldr	r2, [pc, #652]	; (81077d4 <UART_SetConfig+0x32c>)
 8107548:	4293      	cmp	r3, r2
 810754a:	d177      	bne.n	810763c <UART_SetConfig+0x194>
 810754c:	4ba2      	ldr	r3, [pc, #648]	; (81077d8 <UART_SetConfig+0x330>)
 810754e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107550:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8107554:	2b28      	cmp	r3, #40	; 0x28
 8107556:	d86d      	bhi.n	8107634 <UART_SetConfig+0x18c>
 8107558:	a201      	add	r2, pc, #4	; (adr r2, 8107560 <UART_SetConfig+0xb8>)
 810755a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810755e:	bf00      	nop
 8107560:	08107605 	.word	0x08107605
 8107564:	08107635 	.word	0x08107635
 8107568:	08107635 	.word	0x08107635
 810756c:	08107635 	.word	0x08107635
 8107570:	08107635 	.word	0x08107635
 8107574:	08107635 	.word	0x08107635
 8107578:	08107635 	.word	0x08107635
 810757c:	08107635 	.word	0x08107635
 8107580:	0810760d 	.word	0x0810760d
 8107584:	08107635 	.word	0x08107635
 8107588:	08107635 	.word	0x08107635
 810758c:	08107635 	.word	0x08107635
 8107590:	08107635 	.word	0x08107635
 8107594:	08107635 	.word	0x08107635
 8107598:	08107635 	.word	0x08107635
 810759c:	08107635 	.word	0x08107635
 81075a0:	08107615 	.word	0x08107615
 81075a4:	08107635 	.word	0x08107635
 81075a8:	08107635 	.word	0x08107635
 81075ac:	08107635 	.word	0x08107635
 81075b0:	08107635 	.word	0x08107635
 81075b4:	08107635 	.word	0x08107635
 81075b8:	08107635 	.word	0x08107635
 81075bc:	08107635 	.word	0x08107635
 81075c0:	0810761d 	.word	0x0810761d
 81075c4:	08107635 	.word	0x08107635
 81075c8:	08107635 	.word	0x08107635
 81075cc:	08107635 	.word	0x08107635
 81075d0:	08107635 	.word	0x08107635
 81075d4:	08107635 	.word	0x08107635
 81075d8:	08107635 	.word	0x08107635
 81075dc:	08107635 	.word	0x08107635
 81075e0:	08107625 	.word	0x08107625
 81075e4:	08107635 	.word	0x08107635
 81075e8:	08107635 	.word	0x08107635
 81075ec:	08107635 	.word	0x08107635
 81075f0:	08107635 	.word	0x08107635
 81075f4:	08107635 	.word	0x08107635
 81075f8:	08107635 	.word	0x08107635
 81075fc:	08107635 	.word	0x08107635
 8107600:	0810762d 	.word	0x0810762d
 8107604:	2301      	movs	r3, #1
 8107606:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810760a:	e220      	b.n	8107a4e <UART_SetConfig+0x5a6>
 810760c:	2304      	movs	r3, #4
 810760e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107612:	e21c      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107614:	2308      	movs	r3, #8
 8107616:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810761a:	e218      	b.n	8107a4e <UART_SetConfig+0x5a6>
 810761c:	2310      	movs	r3, #16
 810761e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107622:	e214      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107624:	2320      	movs	r3, #32
 8107626:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810762a:	e210      	b.n	8107a4e <UART_SetConfig+0x5a6>
 810762c:	2340      	movs	r3, #64	; 0x40
 810762e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107632:	e20c      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107634:	2380      	movs	r3, #128	; 0x80
 8107636:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810763a:	e208      	b.n	8107a4e <UART_SetConfig+0x5a6>
 810763c:	697b      	ldr	r3, [r7, #20]
 810763e:	681b      	ldr	r3, [r3, #0]
 8107640:	4a66      	ldr	r2, [pc, #408]	; (81077dc <UART_SetConfig+0x334>)
 8107642:	4293      	cmp	r3, r2
 8107644:	d130      	bne.n	81076a8 <UART_SetConfig+0x200>
 8107646:	4b64      	ldr	r3, [pc, #400]	; (81077d8 <UART_SetConfig+0x330>)
 8107648:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810764a:	f003 0307 	and.w	r3, r3, #7
 810764e:	2b05      	cmp	r3, #5
 8107650:	d826      	bhi.n	81076a0 <UART_SetConfig+0x1f8>
 8107652:	a201      	add	r2, pc, #4	; (adr r2, 8107658 <UART_SetConfig+0x1b0>)
 8107654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107658:	08107671 	.word	0x08107671
 810765c:	08107679 	.word	0x08107679
 8107660:	08107681 	.word	0x08107681
 8107664:	08107689 	.word	0x08107689
 8107668:	08107691 	.word	0x08107691
 810766c:	08107699 	.word	0x08107699
 8107670:	2300      	movs	r3, #0
 8107672:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107676:	e1ea      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107678:	2304      	movs	r3, #4
 810767a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810767e:	e1e6      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107680:	2308      	movs	r3, #8
 8107682:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107686:	e1e2      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107688:	2310      	movs	r3, #16
 810768a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810768e:	e1de      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107690:	2320      	movs	r3, #32
 8107692:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107696:	e1da      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107698:	2340      	movs	r3, #64	; 0x40
 810769a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810769e:	e1d6      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81076a0:	2380      	movs	r3, #128	; 0x80
 81076a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81076a6:	e1d2      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81076a8:	697b      	ldr	r3, [r7, #20]
 81076aa:	681b      	ldr	r3, [r3, #0]
 81076ac:	4a4c      	ldr	r2, [pc, #304]	; (81077e0 <UART_SetConfig+0x338>)
 81076ae:	4293      	cmp	r3, r2
 81076b0:	d130      	bne.n	8107714 <UART_SetConfig+0x26c>
 81076b2:	4b49      	ldr	r3, [pc, #292]	; (81077d8 <UART_SetConfig+0x330>)
 81076b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81076b6:	f003 0307 	and.w	r3, r3, #7
 81076ba:	2b05      	cmp	r3, #5
 81076bc:	d826      	bhi.n	810770c <UART_SetConfig+0x264>
 81076be:	a201      	add	r2, pc, #4	; (adr r2, 81076c4 <UART_SetConfig+0x21c>)
 81076c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81076c4:	081076dd 	.word	0x081076dd
 81076c8:	081076e5 	.word	0x081076e5
 81076cc:	081076ed 	.word	0x081076ed
 81076d0:	081076f5 	.word	0x081076f5
 81076d4:	081076fd 	.word	0x081076fd
 81076d8:	08107705 	.word	0x08107705
 81076dc:	2300      	movs	r3, #0
 81076de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81076e2:	e1b4      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81076e4:	2304      	movs	r3, #4
 81076e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81076ea:	e1b0      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81076ec:	2308      	movs	r3, #8
 81076ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81076f2:	e1ac      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81076f4:	2310      	movs	r3, #16
 81076f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81076fa:	e1a8      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81076fc:	2320      	movs	r3, #32
 81076fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107702:	e1a4      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107704:	2340      	movs	r3, #64	; 0x40
 8107706:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810770a:	e1a0      	b.n	8107a4e <UART_SetConfig+0x5a6>
 810770c:	2380      	movs	r3, #128	; 0x80
 810770e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107712:	e19c      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107714:	697b      	ldr	r3, [r7, #20]
 8107716:	681b      	ldr	r3, [r3, #0]
 8107718:	4a32      	ldr	r2, [pc, #200]	; (81077e4 <UART_SetConfig+0x33c>)
 810771a:	4293      	cmp	r3, r2
 810771c:	d130      	bne.n	8107780 <UART_SetConfig+0x2d8>
 810771e:	4b2e      	ldr	r3, [pc, #184]	; (81077d8 <UART_SetConfig+0x330>)
 8107720:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107722:	f003 0307 	and.w	r3, r3, #7
 8107726:	2b05      	cmp	r3, #5
 8107728:	d826      	bhi.n	8107778 <UART_SetConfig+0x2d0>
 810772a:	a201      	add	r2, pc, #4	; (adr r2, 8107730 <UART_SetConfig+0x288>)
 810772c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107730:	08107749 	.word	0x08107749
 8107734:	08107751 	.word	0x08107751
 8107738:	08107759 	.word	0x08107759
 810773c:	08107761 	.word	0x08107761
 8107740:	08107769 	.word	0x08107769
 8107744:	08107771 	.word	0x08107771
 8107748:	2300      	movs	r3, #0
 810774a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810774e:	e17e      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107750:	2304      	movs	r3, #4
 8107752:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107756:	e17a      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107758:	2308      	movs	r3, #8
 810775a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810775e:	e176      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107760:	2310      	movs	r3, #16
 8107762:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107766:	e172      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107768:	2320      	movs	r3, #32
 810776a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810776e:	e16e      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107770:	2340      	movs	r3, #64	; 0x40
 8107772:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107776:	e16a      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107778:	2380      	movs	r3, #128	; 0x80
 810777a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810777e:	e166      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107780:	697b      	ldr	r3, [r7, #20]
 8107782:	681b      	ldr	r3, [r3, #0]
 8107784:	4a18      	ldr	r2, [pc, #96]	; (81077e8 <UART_SetConfig+0x340>)
 8107786:	4293      	cmp	r3, r2
 8107788:	d140      	bne.n	810780c <UART_SetConfig+0x364>
 810778a:	4b13      	ldr	r3, [pc, #76]	; (81077d8 <UART_SetConfig+0x330>)
 810778c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810778e:	f003 0307 	and.w	r3, r3, #7
 8107792:	2b05      	cmp	r3, #5
 8107794:	d836      	bhi.n	8107804 <UART_SetConfig+0x35c>
 8107796:	a201      	add	r2, pc, #4	; (adr r2, 810779c <UART_SetConfig+0x2f4>)
 8107798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810779c:	081077b5 	.word	0x081077b5
 81077a0:	081077bd 	.word	0x081077bd
 81077a4:	081077c5 	.word	0x081077c5
 81077a8:	081077ed 	.word	0x081077ed
 81077ac:	081077f5 	.word	0x081077f5
 81077b0:	081077fd 	.word	0x081077fd
 81077b4:	2300      	movs	r3, #0
 81077b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81077ba:	e148      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81077bc:	2304      	movs	r3, #4
 81077be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81077c2:	e144      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81077c4:	2308      	movs	r3, #8
 81077c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81077ca:	e140      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81077cc:	cfff69f3 	.word	0xcfff69f3
 81077d0:	58000c00 	.word	0x58000c00
 81077d4:	40011000 	.word	0x40011000
 81077d8:	58024400 	.word	0x58024400
 81077dc:	40004400 	.word	0x40004400
 81077e0:	40004800 	.word	0x40004800
 81077e4:	40004c00 	.word	0x40004c00
 81077e8:	40005000 	.word	0x40005000
 81077ec:	2310      	movs	r3, #16
 81077ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81077f2:	e12c      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81077f4:	2320      	movs	r3, #32
 81077f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81077fa:	e128      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81077fc:	2340      	movs	r3, #64	; 0x40
 81077fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107802:	e124      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107804:	2380      	movs	r3, #128	; 0x80
 8107806:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810780a:	e120      	b.n	8107a4e <UART_SetConfig+0x5a6>
 810780c:	697b      	ldr	r3, [r7, #20]
 810780e:	681b      	ldr	r3, [r3, #0]
 8107810:	4acb      	ldr	r2, [pc, #812]	; (8107b40 <UART_SetConfig+0x698>)
 8107812:	4293      	cmp	r3, r2
 8107814:	d176      	bne.n	8107904 <UART_SetConfig+0x45c>
 8107816:	4bcb      	ldr	r3, [pc, #812]	; (8107b44 <UART_SetConfig+0x69c>)
 8107818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810781a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810781e:	2b28      	cmp	r3, #40	; 0x28
 8107820:	d86c      	bhi.n	81078fc <UART_SetConfig+0x454>
 8107822:	a201      	add	r2, pc, #4	; (adr r2, 8107828 <UART_SetConfig+0x380>)
 8107824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107828:	081078cd 	.word	0x081078cd
 810782c:	081078fd 	.word	0x081078fd
 8107830:	081078fd 	.word	0x081078fd
 8107834:	081078fd 	.word	0x081078fd
 8107838:	081078fd 	.word	0x081078fd
 810783c:	081078fd 	.word	0x081078fd
 8107840:	081078fd 	.word	0x081078fd
 8107844:	081078fd 	.word	0x081078fd
 8107848:	081078d5 	.word	0x081078d5
 810784c:	081078fd 	.word	0x081078fd
 8107850:	081078fd 	.word	0x081078fd
 8107854:	081078fd 	.word	0x081078fd
 8107858:	081078fd 	.word	0x081078fd
 810785c:	081078fd 	.word	0x081078fd
 8107860:	081078fd 	.word	0x081078fd
 8107864:	081078fd 	.word	0x081078fd
 8107868:	081078dd 	.word	0x081078dd
 810786c:	081078fd 	.word	0x081078fd
 8107870:	081078fd 	.word	0x081078fd
 8107874:	081078fd 	.word	0x081078fd
 8107878:	081078fd 	.word	0x081078fd
 810787c:	081078fd 	.word	0x081078fd
 8107880:	081078fd 	.word	0x081078fd
 8107884:	081078fd 	.word	0x081078fd
 8107888:	081078e5 	.word	0x081078e5
 810788c:	081078fd 	.word	0x081078fd
 8107890:	081078fd 	.word	0x081078fd
 8107894:	081078fd 	.word	0x081078fd
 8107898:	081078fd 	.word	0x081078fd
 810789c:	081078fd 	.word	0x081078fd
 81078a0:	081078fd 	.word	0x081078fd
 81078a4:	081078fd 	.word	0x081078fd
 81078a8:	081078ed 	.word	0x081078ed
 81078ac:	081078fd 	.word	0x081078fd
 81078b0:	081078fd 	.word	0x081078fd
 81078b4:	081078fd 	.word	0x081078fd
 81078b8:	081078fd 	.word	0x081078fd
 81078bc:	081078fd 	.word	0x081078fd
 81078c0:	081078fd 	.word	0x081078fd
 81078c4:	081078fd 	.word	0x081078fd
 81078c8:	081078f5 	.word	0x081078f5
 81078cc:	2301      	movs	r3, #1
 81078ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078d2:	e0bc      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81078d4:	2304      	movs	r3, #4
 81078d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078da:	e0b8      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81078dc:	2308      	movs	r3, #8
 81078de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078e2:	e0b4      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81078e4:	2310      	movs	r3, #16
 81078e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078ea:	e0b0      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81078ec:	2320      	movs	r3, #32
 81078ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078f2:	e0ac      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81078f4:	2340      	movs	r3, #64	; 0x40
 81078f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078fa:	e0a8      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81078fc:	2380      	movs	r3, #128	; 0x80
 81078fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107902:	e0a4      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107904:	697b      	ldr	r3, [r7, #20]
 8107906:	681b      	ldr	r3, [r3, #0]
 8107908:	4a8f      	ldr	r2, [pc, #572]	; (8107b48 <UART_SetConfig+0x6a0>)
 810790a:	4293      	cmp	r3, r2
 810790c:	d130      	bne.n	8107970 <UART_SetConfig+0x4c8>
 810790e:	4b8d      	ldr	r3, [pc, #564]	; (8107b44 <UART_SetConfig+0x69c>)
 8107910:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107912:	f003 0307 	and.w	r3, r3, #7
 8107916:	2b05      	cmp	r3, #5
 8107918:	d826      	bhi.n	8107968 <UART_SetConfig+0x4c0>
 810791a:	a201      	add	r2, pc, #4	; (adr r2, 8107920 <UART_SetConfig+0x478>)
 810791c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107920:	08107939 	.word	0x08107939
 8107924:	08107941 	.word	0x08107941
 8107928:	08107949 	.word	0x08107949
 810792c:	08107951 	.word	0x08107951
 8107930:	08107959 	.word	0x08107959
 8107934:	08107961 	.word	0x08107961
 8107938:	2300      	movs	r3, #0
 810793a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810793e:	e086      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107940:	2304      	movs	r3, #4
 8107942:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107946:	e082      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107948:	2308      	movs	r3, #8
 810794a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810794e:	e07e      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107950:	2310      	movs	r3, #16
 8107952:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107956:	e07a      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107958:	2320      	movs	r3, #32
 810795a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810795e:	e076      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107960:	2340      	movs	r3, #64	; 0x40
 8107962:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107966:	e072      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107968:	2380      	movs	r3, #128	; 0x80
 810796a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810796e:	e06e      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107970:	697b      	ldr	r3, [r7, #20]
 8107972:	681b      	ldr	r3, [r3, #0]
 8107974:	4a75      	ldr	r2, [pc, #468]	; (8107b4c <UART_SetConfig+0x6a4>)
 8107976:	4293      	cmp	r3, r2
 8107978:	d130      	bne.n	81079dc <UART_SetConfig+0x534>
 810797a:	4b72      	ldr	r3, [pc, #456]	; (8107b44 <UART_SetConfig+0x69c>)
 810797c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810797e:	f003 0307 	and.w	r3, r3, #7
 8107982:	2b05      	cmp	r3, #5
 8107984:	d826      	bhi.n	81079d4 <UART_SetConfig+0x52c>
 8107986:	a201      	add	r2, pc, #4	; (adr r2, 810798c <UART_SetConfig+0x4e4>)
 8107988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810798c:	081079a5 	.word	0x081079a5
 8107990:	081079ad 	.word	0x081079ad
 8107994:	081079b5 	.word	0x081079b5
 8107998:	081079bd 	.word	0x081079bd
 810799c:	081079c5 	.word	0x081079c5
 81079a0:	081079cd 	.word	0x081079cd
 81079a4:	2300      	movs	r3, #0
 81079a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81079aa:	e050      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81079ac:	2304      	movs	r3, #4
 81079ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81079b2:	e04c      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81079b4:	2308      	movs	r3, #8
 81079b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81079ba:	e048      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81079bc:	2310      	movs	r3, #16
 81079be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81079c2:	e044      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81079c4:	2320      	movs	r3, #32
 81079c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81079ca:	e040      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81079cc:	2340      	movs	r3, #64	; 0x40
 81079ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81079d2:	e03c      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81079d4:	2380      	movs	r3, #128	; 0x80
 81079d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81079da:	e038      	b.n	8107a4e <UART_SetConfig+0x5a6>
 81079dc:	697b      	ldr	r3, [r7, #20]
 81079de:	681b      	ldr	r3, [r3, #0]
 81079e0:	4a5b      	ldr	r2, [pc, #364]	; (8107b50 <UART_SetConfig+0x6a8>)
 81079e2:	4293      	cmp	r3, r2
 81079e4:	d130      	bne.n	8107a48 <UART_SetConfig+0x5a0>
 81079e6:	4b57      	ldr	r3, [pc, #348]	; (8107b44 <UART_SetConfig+0x69c>)
 81079e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81079ea:	f003 0307 	and.w	r3, r3, #7
 81079ee:	2b05      	cmp	r3, #5
 81079f0:	d826      	bhi.n	8107a40 <UART_SetConfig+0x598>
 81079f2:	a201      	add	r2, pc, #4	; (adr r2, 81079f8 <UART_SetConfig+0x550>)
 81079f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81079f8:	08107a11 	.word	0x08107a11
 81079fc:	08107a19 	.word	0x08107a19
 8107a00:	08107a21 	.word	0x08107a21
 8107a04:	08107a29 	.word	0x08107a29
 8107a08:	08107a31 	.word	0x08107a31
 8107a0c:	08107a39 	.word	0x08107a39
 8107a10:	2302      	movs	r3, #2
 8107a12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a16:	e01a      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107a18:	2304      	movs	r3, #4
 8107a1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a1e:	e016      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107a20:	2308      	movs	r3, #8
 8107a22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a26:	e012      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107a28:	2310      	movs	r3, #16
 8107a2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a2e:	e00e      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107a30:	2320      	movs	r3, #32
 8107a32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a36:	e00a      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107a38:	2340      	movs	r3, #64	; 0x40
 8107a3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a3e:	e006      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107a40:	2380      	movs	r3, #128	; 0x80
 8107a42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a46:	e002      	b.n	8107a4e <UART_SetConfig+0x5a6>
 8107a48:	2380      	movs	r3, #128	; 0x80
 8107a4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8107a4e:	697b      	ldr	r3, [r7, #20]
 8107a50:	681b      	ldr	r3, [r3, #0]
 8107a52:	4a3f      	ldr	r2, [pc, #252]	; (8107b50 <UART_SetConfig+0x6a8>)
 8107a54:	4293      	cmp	r3, r2
 8107a56:	f040 80f8 	bne.w	8107c4a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8107a5a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8107a5e:	2b20      	cmp	r3, #32
 8107a60:	dc46      	bgt.n	8107af0 <UART_SetConfig+0x648>
 8107a62:	2b02      	cmp	r3, #2
 8107a64:	f2c0 8082 	blt.w	8107b6c <UART_SetConfig+0x6c4>
 8107a68:	3b02      	subs	r3, #2
 8107a6a:	2b1e      	cmp	r3, #30
 8107a6c:	d87e      	bhi.n	8107b6c <UART_SetConfig+0x6c4>
 8107a6e:	a201      	add	r2, pc, #4	; (adr r2, 8107a74 <UART_SetConfig+0x5cc>)
 8107a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107a74:	08107af7 	.word	0x08107af7
 8107a78:	08107b6d 	.word	0x08107b6d
 8107a7c:	08107aff 	.word	0x08107aff
 8107a80:	08107b6d 	.word	0x08107b6d
 8107a84:	08107b6d 	.word	0x08107b6d
 8107a88:	08107b6d 	.word	0x08107b6d
 8107a8c:	08107b0f 	.word	0x08107b0f
 8107a90:	08107b6d 	.word	0x08107b6d
 8107a94:	08107b6d 	.word	0x08107b6d
 8107a98:	08107b6d 	.word	0x08107b6d
 8107a9c:	08107b6d 	.word	0x08107b6d
 8107aa0:	08107b6d 	.word	0x08107b6d
 8107aa4:	08107b6d 	.word	0x08107b6d
 8107aa8:	08107b6d 	.word	0x08107b6d
 8107aac:	08107b1f 	.word	0x08107b1f
 8107ab0:	08107b6d 	.word	0x08107b6d
 8107ab4:	08107b6d 	.word	0x08107b6d
 8107ab8:	08107b6d 	.word	0x08107b6d
 8107abc:	08107b6d 	.word	0x08107b6d
 8107ac0:	08107b6d 	.word	0x08107b6d
 8107ac4:	08107b6d 	.word	0x08107b6d
 8107ac8:	08107b6d 	.word	0x08107b6d
 8107acc:	08107b6d 	.word	0x08107b6d
 8107ad0:	08107b6d 	.word	0x08107b6d
 8107ad4:	08107b6d 	.word	0x08107b6d
 8107ad8:	08107b6d 	.word	0x08107b6d
 8107adc:	08107b6d 	.word	0x08107b6d
 8107ae0:	08107b6d 	.word	0x08107b6d
 8107ae4:	08107b6d 	.word	0x08107b6d
 8107ae8:	08107b6d 	.word	0x08107b6d
 8107aec:	08107b5f 	.word	0x08107b5f
 8107af0:	2b40      	cmp	r3, #64	; 0x40
 8107af2:	d037      	beq.n	8107b64 <UART_SetConfig+0x6bc>
 8107af4:	e03a      	b.n	8107b6c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8107af6:	f7fd fea1 	bl	810583c <HAL_RCCEx_GetD3PCLK1Freq>
 8107afa:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8107afc:	e03c      	b.n	8107b78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107afe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8107b02:	4618      	mov	r0, r3
 8107b04:	f7fd feb0 	bl	8105868 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8107b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107b0a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107b0c:	e034      	b.n	8107b78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107b0e:	f107 0318 	add.w	r3, r7, #24
 8107b12:	4618      	mov	r0, r3
 8107b14:	f7fd fffc 	bl	8105b10 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8107b18:	69fb      	ldr	r3, [r7, #28]
 8107b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107b1c:	e02c      	b.n	8107b78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107b1e:	4b09      	ldr	r3, [pc, #36]	; (8107b44 <UART_SetConfig+0x69c>)
 8107b20:	681b      	ldr	r3, [r3, #0]
 8107b22:	f003 0320 	and.w	r3, r3, #32
 8107b26:	2b00      	cmp	r3, #0
 8107b28:	d016      	beq.n	8107b58 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8107b2a:	4b06      	ldr	r3, [pc, #24]	; (8107b44 <UART_SetConfig+0x69c>)
 8107b2c:	681b      	ldr	r3, [r3, #0]
 8107b2e:	08db      	lsrs	r3, r3, #3
 8107b30:	f003 0303 	and.w	r3, r3, #3
 8107b34:	4a07      	ldr	r2, [pc, #28]	; (8107b54 <UART_SetConfig+0x6ac>)
 8107b36:	fa22 f303 	lsr.w	r3, r2, r3
 8107b3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8107b3c:	e01c      	b.n	8107b78 <UART_SetConfig+0x6d0>
 8107b3e:	bf00      	nop
 8107b40:	40011400 	.word	0x40011400
 8107b44:	58024400 	.word	0x58024400
 8107b48:	40007800 	.word	0x40007800
 8107b4c:	40007c00 	.word	0x40007c00
 8107b50:	58000c00 	.word	0x58000c00
 8107b54:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8107b58:	4b9d      	ldr	r3, [pc, #628]	; (8107dd0 <UART_SetConfig+0x928>)
 8107b5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107b5c:	e00c      	b.n	8107b78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8107b5e:	4b9d      	ldr	r3, [pc, #628]	; (8107dd4 <UART_SetConfig+0x92c>)
 8107b60:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107b62:	e009      	b.n	8107b78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8107b64:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8107b68:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107b6a:	e005      	b.n	8107b78 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8107b6c:	2300      	movs	r3, #0
 8107b6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8107b70:	2301      	movs	r3, #1
 8107b72:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8107b76:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8107b78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107b7a:	2b00      	cmp	r3, #0
 8107b7c:	f000 81de 	beq.w	8107f3c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8107b80:	697b      	ldr	r3, [r7, #20]
 8107b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107b84:	4a94      	ldr	r2, [pc, #592]	; (8107dd8 <UART_SetConfig+0x930>)
 8107b86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8107b8a:	461a      	mov	r2, r3
 8107b8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107b8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8107b92:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8107b94:	697b      	ldr	r3, [r7, #20]
 8107b96:	685a      	ldr	r2, [r3, #4]
 8107b98:	4613      	mov	r3, r2
 8107b9a:	005b      	lsls	r3, r3, #1
 8107b9c:	4413      	add	r3, r2
 8107b9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8107ba0:	429a      	cmp	r2, r3
 8107ba2:	d305      	bcc.n	8107bb0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8107ba4:	697b      	ldr	r3, [r7, #20]
 8107ba6:	685b      	ldr	r3, [r3, #4]
 8107ba8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8107baa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8107bac:	429a      	cmp	r2, r3
 8107bae:	d903      	bls.n	8107bb8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8107bb0:	2301      	movs	r3, #1
 8107bb2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8107bb6:	e1c1      	b.n	8107f3c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8107bb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107bba:	2200      	movs	r2, #0
 8107bbc:	60bb      	str	r3, [r7, #8]
 8107bbe:	60fa      	str	r2, [r7, #12]
 8107bc0:	697b      	ldr	r3, [r7, #20]
 8107bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107bc4:	4a84      	ldr	r2, [pc, #528]	; (8107dd8 <UART_SetConfig+0x930>)
 8107bc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8107bca:	b29b      	uxth	r3, r3
 8107bcc:	2200      	movs	r2, #0
 8107bce:	603b      	str	r3, [r7, #0]
 8107bd0:	607a      	str	r2, [r7, #4]
 8107bd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107bd6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8107bda:	f7f9 f8dd 	bl	8100d98 <__aeabi_uldivmod>
 8107bde:	4602      	mov	r2, r0
 8107be0:	460b      	mov	r3, r1
 8107be2:	4610      	mov	r0, r2
 8107be4:	4619      	mov	r1, r3
 8107be6:	f04f 0200 	mov.w	r2, #0
 8107bea:	f04f 0300 	mov.w	r3, #0
 8107bee:	020b      	lsls	r3, r1, #8
 8107bf0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8107bf4:	0202      	lsls	r2, r0, #8
 8107bf6:	6979      	ldr	r1, [r7, #20]
 8107bf8:	6849      	ldr	r1, [r1, #4]
 8107bfa:	0849      	lsrs	r1, r1, #1
 8107bfc:	2000      	movs	r0, #0
 8107bfe:	460c      	mov	r4, r1
 8107c00:	4605      	mov	r5, r0
 8107c02:	eb12 0804 	adds.w	r8, r2, r4
 8107c06:	eb43 0905 	adc.w	r9, r3, r5
 8107c0a:	697b      	ldr	r3, [r7, #20]
 8107c0c:	685b      	ldr	r3, [r3, #4]
 8107c0e:	2200      	movs	r2, #0
 8107c10:	469a      	mov	sl, r3
 8107c12:	4693      	mov	fp, r2
 8107c14:	4652      	mov	r2, sl
 8107c16:	465b      	mov	r3, fp
 8107c18:	4640      	mov	r0, r8
 8107c1a:	4649      	mov	r1, r9
 8107c1c:	f7f9 f8bc 	bl	8100d98 <__aeabi_uldivmod>
 8107c20:	4602      	mov	r2, r0
 8107c22:	460b      	mov	r3, r1
 8107c24:	4613      	mov	r3, r2
 8107c26:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8107c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107c2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8107c2e:	d308      	bcc.n	8107c42 <UART_SetConfig+0x79a>
 8107c30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107c32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8107c36:	d204      	bcs.n	8107c42 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8107c38:	697b      	ldr	r3, [r7, #20]
 8107c3a:	681b      	ldr	r3, [r3, #0]
 8107c3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8107c3e:	60da      	str	r2, [r3, #12]
 8107c40:	e17c      	b.n	8107f3c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8107c42:	2301      	movs	r3, #1
 8107c44:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8107c48:	e178      	b.n	8107f3c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8107c4a:	697b      	ldr	r3, [r7, #20]
 8107c4c:	69db      	ldr	r3, [r3, #28]
 8107c4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8107c52:	f040 80c5 	bne.w	8107de0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8107c56:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8107c5a:	2b20      	cmp	r3, #32
 8107c5c:	dc48      	bgt.n	8107cf0 <UART_SetConfig+0x848>
 8107c5e:	2b00      	cmp	r3, #0
 8107c60:	db7b      	blt.n	8107d5a <UART_SetConfig+0x8b2>
 8107c62:	2b20      	cmp	r3, #32
 8107c64:	d879      	bhi.n	8107d5a <UART_SetConfig+0x8b2>
 8107c66:	a201      	add	r2, pc, #4	; (adr r2, 8107c6c <UART_SetConfig+0x7c4>)
 8107c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107c6c:	08107cf7 	.word	0x08107cf7
 8107c70:	08107cff 	.word	0x08107cff
 8107c74:	08107d5b 	.word	0x08107d5b
 8107c78:	08107d5b 	.word	0x08107d5b
 8107c7c:	08107d07 	.word	0x08107d07
 8107c80:	08107d5b 	.word	0x08107d5b
 8107c84:	08107d5b 	.word	0x08107d5b
 8107c88:	08107d5b 	.word	0x08107d5b
 8107c8c:	08107d17 	.word	0x08107d17
 8107c90:	08107d5b 	.word	0x08107d5b
 8107c94:	08107d5b 	.word	0x08107d5b
 8107c98:	08107d5b 	.word	0x08107d5b
 8107c9c:	08107d5b 	.word	0x08107d5b
 8107ca0:	08107d5b 	.word	0x08107d5b
 8107ca4:	08107d5b 	.word	0x08107d5b
 8107ca8:	08107d5b 	.word	0x08107d5b
 8107cac:	08107d27 	.word	0x08107d27
 8107cb0:	08107d5b 	.word	0x08107d5b
 8107cb4:	08107d5b 	.word	0x08107d5b
 8107cb8:	08107d5b 	.word	0x08107d5b
 8107cbc:	08107d5b 	.word	0x08107d5b
 8107cc0:	08107d5b 	.word	0x08107d5b
 8107cc4:	08107d5b 	.word	0x08107d5b
 8107cc8:	08107d5b 	.word	0x08107d5b
 8107ccc:	08107d5b 	.word	0x08107d5b
 8107cd0:	08107d5b 	.word	0x08107d5b
 8107cd4:	08107d5b 	.word	0x08107d5b
 8107cd8:	08107d5b 	.word	0x08107d5b
 8107cdc:	08107d5b 	.word	0x08107d5b
 8107ce0:	08107d5b 	.word	0x08107d5b
 8107ce4:	08107d5b 	.word	0x08107d5b
 8107ce8:	08107d5b 	.word	0x08107d5b
 8107cec:	08107d4d 	.word	0x08107d4d
 8107cf0:	2b40      	cmp	r3, #64	; 0x40
 8107cf2:	d02e      	beq.n	8107d52 <UART_SetConfig+0x8aa>
 8107cf4:	e031      	b.n	8107d5a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8107cf6:	f7fc f95d 	bl	8103fb4 <HAL_RCC_GetPCLK1Freq>
 8107cfa:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8107cfc:	e033      	b.n	8107d66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8107cfe:	f7fc f96f 	bl	8103fe0 <HAL_RCC_GetPCLK2Freq>
 8107d02:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8107d04:	e02f      	b.n	8107d66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107d06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8107d0a:	4618      	mov	r0, r3
 8107d0c:	f7fd fdac 	bl	8105868 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8107d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107d12:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107d14:	e027      	b.n	8107d66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107d16:	f107 0318 	add.w	r3, r7, #24
 8107d1a:	4618      	mov	r0, r3
 8107d1c:	f7fd fef8 	bl	8105b10 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8107d20:	69fb      	ldr	r3, [r7, #28]
 8107d22:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107d24:	e01f      	b.n	8107d66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107d26:	4b2d      	ldr	r3, [pc, #180]	; (8107ddc <UART_SetConfig+0x934>)
 8107d28:	681b      	ldr	r3, [r3, #0]
 8107d2a:	f003 0320 	and.w	r3, r3, #32
 8107d2e:	2b00      	cmp	r3, #0
 8107d30:	d009      	beq.n	8107d46 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8107d32:	4b2a      	ldr	r3, [pc, #168]	; (8107ddc <UART_SetConfig+0x934>)
 8107d34:	681b      	ldr	r3, [r3, #0]
 8107d36:	08db      	lsrs	r3, r3, #3
 8107d38:	f003 0303 	and.w	r3, r3, #3
 8107d3c:	4a24      	ldr	r2, [pc, #144]	; (8107dd0 <UART_SetConfig+0x928>)
 8107d3e:	fa22 f303 	lsr.w	r3, r2, r3
 8107d42:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8107d44:	e00f      	b.n	8107d66 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8107d46:	4b22      	ldr	r3, [pc, #136]	; (8107dd0 <UART_SetConfig+0x928>)
 8107d48:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107d4a:	e00c      	b.n	8107d66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8107d4c:	4b21      	ldr	r3, [pc, #132]	; (8107dd4 <UART_SetConfig+0x92c>)
 8107d4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107d50:	e009      	b.n	8107d66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8107d52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8107d56:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107d58:	e005      	b.n	8107d66 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8107d5a:	2300      	movs	r3, #0
 8107d5c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8107d5e:	2301      	movs	r3, #1
 8107d60:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8107d64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8107d66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107d68:	2b00      	cmp	r3, #0
 8107d6a:	f000 80e7 	beq.w	8107f3c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8107d6e:	697b      	ldr	r3, [r7, #20]
 8107d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107d72:	4a19      	ldr	r2, [pc, #100]	; (8107dd8 <UART_SetConfig+0x930>)
 8107d74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8107d78:	461a      	mov	r2, r3
 8107d7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107d7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8107d80:	005a      	lsls	r2, r3, #1
 8107d82:	697b      	ldr	r3, [r7, #20]
 8107d84:	685b      	ldr	r3, [r3, #4]
 8107d86:	085b      	lsrs	r3, r3, #1
 8107d88:	441a      	add	r2, r3
 8107d8a:	697b      	ldr	r3, [r7, #20]
 8107d8c:	685b      	ldr	r3, [r3, #4]
 8107d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8107d92:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8107d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107d96:	2b0f      	cmp	r3, #15
 8107d98:	d916      	bls.n	8107dc8 <UART_SetConfig+0x920>
 8107d9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107d9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8107da0:	d212      	bcs.n	8107dc8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8107da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107da4:	b29b      	uxth	r3, r3
 8107da6:	f023 030f 	bic.w	r3, r3, #15
 8107daa:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8107dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107dae:	085b      	lsrs	r3, r3, #1
 8107db0:	b29b      	uxth	r3, r3
 8107db2:	f003 0307 	and.w	r3, r3, #7
 8107db6:	b29a      	uxth	r2, r3
 8107db8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8107dba:	4313      	orrs	r3, r2
 8107dbc:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8107dbe:	697b      	ldr	r3, [r7, #20]
 8107dc0:	681b      	ldr	r3, [r3, #0]
 8107dc2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8107dc4:	60da      	str	r2, [r3, #12]
 8107dc6:	e0b9      	b.n	8107f3c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8107dc8:	2301      	movs	r3, #1
 8107dca:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8107dce:	e0b5      	b.n	8107f3c <UART_SetConfig+0xa94>
 8107dd0:	03d09000 	.word	0x03d09000
 8107dd4:	003d0900 	.word	0x003d0900
 8107dd8:	0810cf78 	.word	0x0810cf78
 8107ddc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8107de0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8107de4:	2b20      	cmp	r3, #32
 8107de6:	dc49      	bgt.n	8107e7c <UART_SetConfig+0x9d4>
 8107de8:	2b00      	cmp	r3, #0
 8107dea:	db7c      	blt.n	8107ee6 <UART_SetConfig+0xa3e>
 8107dec:	2b20      	cmp	r3, #32
 8107dee:	d87a      	bhi.n	8107ee6 <UART_SetConfig+0xa3e>
 8107df0:	a201      	add	r2, pc, #4	; (adr r2, 8107df8 <UART_SetConfig+0x950>)
 8107df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107df6:	bf00      	nop
 8107df8:	08107e83 	.word	0x08107e83
 8107dfc:	08107e8b 	.word	0x08107e8b
 8107e00:	08107ee7 	.word	0x08107ee7
 8107e04:	08107ee7 	.word	0x08107ee7
 8107e08:	08107e93 	.word	0x08107e93
 8107e0c:	08107ee7 	.word	0x08107ee7
 8107e10:	08107ee7 	.word	0x08107ee7
 8107e14:	08107ee7 	.word	0x08107ee7
 8107e18:	08107ea3 	.word	0x08107ea3
 8107e1c:	08107ee7 	.word	0x08107ee7
 8107e20:	08107ee7 	.word	0x08107ee7
 8107e24:	08107ee7 	.word	0x08107ee7
 8107e28:	08107ee7 	.word	0x08107ee7
 8107e2c:	08107ee7 	.word	0x08107ee7
 8107e30:	08107ee7 	.word	0x08107ee7
 8107e34:	08107ee7 	.word	0x08107ee7
 8107e38:	08107eb3 	.word	0x08107eb3
 8107e3c:	08107ee7 	.word	0x08107ee7
 8107e40:	08107ee7 	.word	0x08107ee7
 8107e44:	08107ee7 	.word	0x08107ee7
 8107e48:	08107ee7 	.word	0x08107ee7
 8107e4c:	08107ee7 	.word	0x08107ee7
 8107e50:	08107ee7 	.word	0x08107ee7
 8107e54:	08107ee7 	.word	0x08107ee7
 8107e58:	08107ee7 	.word	0x08107ee7
 8107e5c:	08107ee7 	.word	0x08107ee7
 8107e60:	08107ee7 	.word	0x08107ee7
 8107e64:	08107ee7 	.word	0x08107ee7
 8107e68:	08107ee7 	.word	0x08107ee7
 8107e6c:	08107ee7 	.word	0x08107ee7
 8107e70:	08107ee7 	.word	0x08107ee7
 8107e74:	08107ee7 	.word	0x08107ee7
 8107e78:	08107ed9 	.word	0x08107ed9
 8107e7c:	2b40      	cmp	r3, #64	; 0x40
 8107e7e:	d02e      	beq.n	8107ede <UART_SetConfig+0xa36>
 8107e80:	e031      	b.n	8107ee6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8107e82:	f7fc f897 	bl	8103fb4 <HAL_RCC_GetPCLK1Freq>
 8107e86:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8107e88:	e033      	b.n	8107ef2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8107e8a:	f7fc f8a9 	bl	8103fe0 <HAL_RCC_GetPCLK2Freq>
 8107e8e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8107e90:	e02f      	b.n	8107ef2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107e92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8107e96:	4618      	mov	r0, r3
 8107e98:	f7fd fce6 	bl	8105868 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8107e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107ea0:	e027      	b.n	8107ef2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107ea2:	f107 0318 	add.w	r3, r7, #24
 8107ea6:	4618      	mov	r0, r3
 8107ea8:	f7fd fe32 	bl	8105b10 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8107eac:	69fb      	ldr	r3, [r7, #28]
 8107eae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107eb0:	e01f      	b.n	8107ef2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107eb2:	4b2d      	ldr	r3, [pc, #180]	; (8107f68 <UART_SetConfig+0xac0>)
 8107eb4:	681b      	ldr	r3, [r3, #0]
 8107eb6:	f003 0320 	and.w	r3, r3, #32
 8107eba:	2b00      	cmp	r3, #0
 8107ebc:	d009      	beq.n	8107ed2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8107ebe:	4b2a      	ldr	r3, [pc, #168]	; (8107f68 <UART_SetConfig+0xac0>)
 8107ec0:	681b      	ldr	r3, [r3, #0]
 8107ec2:	08db      	lsrs	r3, r3, #3
 8107ec4:	f003 0303 	and.w	r3, r3, #3
 8107ec8:	4a28      	ldr	r2, [pc, #160]	; (8107f6c <UART_SetConfig+0xac4>)
 8107eca:	fa22 f303 	lsr.w	r3, r2, r3
 8107ece:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8107ed0:	e00f      	b.n	8107ef2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8107ed2:	4b26      	ldr	r3, [pc, #152]	; (8107f6c <UART_SetConfig+0xac4>)
 8107ed4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107ed6:	e00c      	b.n	8107ef2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8107ed8:	4b25      	ldr	r3, [pc, #148]	; (8107f70 <UART_SetConfig+0xac8>)
 8107eda:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107edc:	e009      	b.n	8107ef2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8107ede:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8107ee2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107ee4:	e005      	b.n	8107ef2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8107ee6:	2300      	movs	r3, #0
 8107ee8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8107eea:	2301      	movs	r3, #1
 8107eec:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8107ef0:	bf00      	nop
    }

    if (pclk != 0U)
 8107ef2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107ef4:	2b00      	cmp	r3, #0
 8107ef6:	d021      	beq.n	8107f3c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8107ef8:	697b      	ldr	r3, [r7, #20]
 8107efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107efc:	4a1d      	ldr	r2, [pc, #116]	; (8107f74 <UART_SetConfig+0xacc>)
 8107efe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8107f02:	461a      	mov	r2, r3
 8107f04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107f06:	fbb3 f2f2 	udiv	r2, r3, r2
 8107f0a:	697b      	ldr	r3, [r7, #20]
 8107f0c:	685b      	ldr	r3, [r3, #4]
 8107f0e:	085b      	lsrs	r3, r3, #1
 8107f10:	441a      	add	r2, r3
 8107f12:	697b      	ldr	r3, [r7, #20]
 8107f14:	685b      	ldr	r3, [r3, #4]
 8107f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8107f1a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8107f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107f1e:	2b0f      	cmp	r3, #15
 8107f20:	d909      	bls.n	8107f36 <UART_SetConfig+0xa8e>
 8107f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107f24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8107f28:	d205      	bcs.n	8107f36 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8107f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107f2c:	b29a      	uxth	r2, r3
 8107f2e:	697b      	ldr	r3, [r7, #20]
 8107f30:	681b      	ldr	r3, [r3, #0]
 8107f32:	60da      	str	r2, [r3, #12]
 8107f34:	e002      	b.n	8107f3c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8107f36:	2301      	movs	r3, #1
 8107f38:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8107f3c:	697b      	ldr	r3, [r7, #20]
 8107f3e:	2201      	movs	r2, #1
 8107f40:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8107f44:	697b      	ldr	r3, [r7, #20]
 8107f46:	2201      	movs	r2, #1
 8107f48:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8107f4c:	697b      	ldr	r3, [r7, #20]
 8107f4e:	2200      	movs	r2, #0
 8107f50:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8107f52:	697b      	ldr	r3, [r7, #20]
 8107f54:	2200      	movs	r2, #0
 8107f56:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8107f58:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8107f5c:	4618      	mov	r0, r3
 8107f5e:	3748      	adds	r7, #72	; 0x48
 8107f60:	46bd      	mov	sp, r7
 8107f62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8107f66:	bf00      	nop
 8107f68:	58024400 	.word	0x58024400
 8107f6c:	03d09000 	.word	0x03d09000
 8107f70:	003d0900 	.word	0x003d0900
 8107f74:	0810cf78 	.word	0x0810cf78

08107f78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8107f78:	b480      	push	{r7}
 8107f7a:	b083      	sub	sp, #12
 8107f7c:	af00      	add	r7, sp, #0
 8107f7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8107f80:	687b      	ldr	r3, [r7, #4]
 8107f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107f84:	f003 0301 	and.w	r3, r3, #1
 8107f88:	2b00      	cmp	r3, #0
 8107f8a:	d00a      	beq.n	8107fa2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8107f8c:	687b      	ldr	r3, [r7, #4]
 8107f8e:	681b      	ldr	r3, [r3, #0]
 8107f90:	685b      	ldr	r3, [r3, #4]
 8107f92:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8107f96:	687b      	ldr	r3, [r7, #4]
 8107f98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8107f9a:	687b      	ldr	r3, [r7, #4]
 8107f9c:	681b      	ldr	r3, [r3, #0]
 8107f9e:	430a      	orrs	r2, r1
 8107fa0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8107fa2:	687b      	ldr	r3, [r7, #4]
 8107fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107fa6:	f003 0302 	and.w	r3, r3, #2
 8107faa:	2b00      	cmp	r3, #0
 8107fac:	d00a      	beq.n	8107fc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8107fae:	687b      	ldr	r3, [r7, #4]
 8107fb0:	681b      	ldr	r3, [r3, #0]
 8107fb2:	685b      	ldr	r3, [r3, #4]
 8107fb4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8107fb8:	687b      	ldr	r3, [r7, #4]
 8107fba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8107fbc:	687b      	ldr	r3, [r7, #4]
 8107fbe:	681b      	ldr	r3, [r3, #0]
 8107fc0:	430a      	orrs	r2, r1
 8107fc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8107fc4:	687b      	ldr	r3, [r7, #4]
 8107fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107fc8:	f003 0304 	and.w	r3, r3, #4
 8107fcc:	2b00      	cmp	r3, #0
 8107fce:	d00a      	beq.n	8107fe6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8107fd0:	687b      	ldr	r3, [r7, #4]
 8107fd2:	681b      	ldr	r3, [r3, #0]
 8107fd4:	685b      	ldr	r3, [r3, #4]
 8107fd6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8107fda:	687b      	ldr	r3, [r7, #4]
 8107fdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8107fde:	687b      	ldr	r3, [r7, #4]
 8107fe0:	681b      	ldr	r3, [r3, #0]
 8107fe2:	430a      	orrs	r2, r1
 8107fe4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8107fe6:	687b      	ldr	r3, [r7, #4]
 8107fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107fea:	f003 0308 	and.w	r3, r3, #8
 8107fee:	2b00      	cmp	r3, #0
 8107ff0:	d00a      	beq.n	8108008 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8107ff2:	687b      	ldr	r3, [r7, #4]
 8107ff4:	681b      	ldr	r3, [r3, #0]
 8107ff6:	685b      	ldr	r3, [r3, #4]
 8107ff8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8107ffc:	687b      	ldr	r3, [r7, #4]
 8107ffe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8108000:	687b      	ldr	r3, [r7, #4]
 8108002:	681b      	ldr	r3, [r3, #0]
 8108004:	430a      	orrs	r2, r1
 8108006:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8108008:	687b      	ldr	r3, [r7, #4]
 810800a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810800c:	f003 0310 	and.w	r3, r3, #16
 8108010:	2b00      	cmp	r3, #0
 8108012:	d00a      	beq.n	810802a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8108014:	687b      	ldr	r3, [r7, #4]
 8108016:	681b      	ldr	r3, [r3, #0]
 8108018:	689b      	ldr	r3, [r3, #8]
 810801a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 810801e:	687b      	ldr	r3, [r7, #4]
 8108020:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8108022:	687b      	ldr	r3, [r7, #4]
 8108024:	681b      	ldr	r3, [r3, #0]
 8108026:	430a      	orrs	r2, r1
 8108028:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 810802a:	687b      	ldr	r3, [r7, #4]
 810802c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810802e:	f003 0320 	and.w	r3, r3, #32
 8108032:	2b00      	cmp	r3, #0
 8108034:	d00a      	beq.n	810804c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8108036:	687b      	ldr	r3, [r7, #4]
 8108038:	681b      	ldr	r3, [r3, #0]
 810803a:	689b      	ldr	r3, [r3, #8]
 810803c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8108040:	687b      	ldr	r3, [r7, #4]
 8108042:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8108044:	687b      	ldr	r3, [r7, #4]
 8108046:	681b      	ldr	r3, [r3, #0]
 8108048:	430a      	orrs	r2, r1
 810804a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 810804c:	687b      	ldr	r3, [r7, #4]
 810804e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108050:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8108054:	2b00      	cmp	r3, #0
 8108056:	d01a      	beq.n	810808e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8108058:	687b      	ldr	r3, [r7, #4]
 810805a:	681b      	ldr	r3, [r3, #0]
 810805c:	685b      	ldr	r3, [r3, #4]
 810805e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8108062:	687b      	ldr	r3, [r7, #4]
 8108064:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8108066:	687b      	ldr	r3, [r7, #4]
 8108068:	681b      	ldr	r3, [r3, #0]
 810806a:	430a      	orrs	r2, r1
 810806c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 810806e:	687b      	ldr	r3, [r7, #4]
 8108070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8108072:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8108076:	d10a      	bne.n	810808e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8108078:	687b      	ldr	r3, [r7, #4]
 810807a:	681b      	ldr	r3, [r3, #0]
 810807c:	685b      	ldr	r3, [r3, #4]
 810807e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8108082:	687b      	ldr	r3, [r7, #4]
 8108084:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8108086:	687b      	ldr	r3, [r7, #4]
 8108088:	681b      	ldr	r3, [r3, #0]
 810808a:	430a      	orrs	r2, r1
 810808c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 810808e:	687b      	ldr	r3, [r7, #4]
 8108090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8108096:	2b00      	cmp	r3, #0
 8108098:	d00a      	beq.n	81080b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 810809a:	687b      	ldr	r3, [r7, #4]
 810809c:	681b      	ldr	r3, [r3, #0]
 810809e:	685b      	ldr	r3, [r3, #4]
 81080a0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 81080a4:	687b      	ldr	r3, [r7, #4]
 81080a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 81080a8:	687b      	ldr	r3, [r7, #4]
 81080aa:	681b      	ldr	r3, [r3, #0]
 81080ac:	430a      	orrs	r2, r1
 81080ae:	605a      	str	r2, [r3, #4]
  }
}
 81080b0:	bf00      	nop
 81080b2:	370c      	adds	r7, #12
 81080b4:	46bd      	mov	sp, r7
 81080b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81080ba:	4770      	bx	lr

081080bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 81080bc:	b580      	push	{r7, lr}
 81080be:	b086      	sub	sp, #24
 81080c0:	af02      	add	r7, sp, #8
 81080c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 81080c4:	687b      	ldr	r3, [r7, #4]
 81080c6:	2200      	movs	r2, #0
 81080c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 81080cc:	f7f9 fef2 	bl	8101eb4 <HAL_GetTick>
 81080d0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 81080d2:	687b      	ldr	r3, [r7, #4]
 81080d4:	681b      	ldr	r3, [r3, #0]
 81080d6:	681b      	ldr	r3, [r3, #0]
 81080d8:	f003 0308 	and.w	r3, r3, #8
 81080dc:	2b08      	cmp	r3, #8
 81080de:	d10e      	bne.n	81080fe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 81080e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 81080e4:	9300      	str	r3, [sp, #0]
 81080e6:	68fb      	ldr	r3, [r7, #12]
 81080e8:	2200      	movs	r2, #0
 81080ea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 81080ee:	6878      	ldr	r0, [r7, #4]
 81080f0:	f000 f82f 	bl	8108152 <UART_WaitOnFlagUntilTimeout>
 81080f4:	4603      	mov	r3, r0
 81080f6:	2b00      	cmp	r3, #0
 81080f8:	d001      	beq.n	81080fe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 81080fa:	2303      	movs	r3, #3
 81080fc:	e025      	b.n	810814a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 81080fe:	687b      	ldr	r3, [r7, #4]
 8108100:	681b      	ldr	r3, [r3, #0]
 8108102:	681b      	ldr	r3, [r3, #0]
 8108104:	f003 0304 	and.w	r3, r3, #4
 8108108:	2b04      	cmp	r3, #4
 810810a:	d10e      	bne.n	810812a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810810c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8108110:	9300      	str	r3, [sp, #0]
 8108112:	68fb      	ldr	r3, [r7, #12]
 8108114:	2200      	movs	r2, #0
 8108116:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 810811a:	6878      	ldr	r0, [r7, #4]
 810811c:	f000 f819 	bl	8108152 <UART_WaitOnFlagUntilTimeout>
 8108120:	4603      	mov	r3, r0
 8108122:	2b00      	cmp	r3, #0
 8108124:	d001      	beq.n	810812a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8108126:	2303      	movs	r3, #3
 8108128:	e00f      	b.n	810814a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 810812a:	687b      	ldr	r3, [r7, #4]
 810812c:	2220      	movs	r2, #32
 810812e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8108132:	687b      	ldr	r3, [r7, #4]
 8108134:	2220      	movs	r2, #32
 8108136:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810813a:	687b      	ldr	r3, [r7, #4]
 810813c:	2200      	movs	r2, #0
 810813e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8108140:	687b      	ldr	r3, [r7, #4]
 8108142:	2200      	movs	r2, #0
 8108144:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108148:	2300      	movs	r3, #0
}
 810814a:	4618      	mov	r0, r3
 810814c:	3710      	adds	r7, #16
 810814e:	46bd      	mov	sp, r7
 8108150:	bd80      	pop	{r7, pc}

08108152 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8108152:	b580      	push	{r7, lr}
 8108154:	b09c      	sub	sp, #112	; 0x70
 8108156:	af00      	add	r7, sp, #0
 8108158:	60f8      	str	r0, [r7, #12]
 810815a:	60b9      	str	r1, [r7, #8]
 810815c:	603b      	str	r3, [r7, #0]
 810815e:	4613      	mov	r3, r2
 8108160:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8108162:	e0a9      	b.n	81082b8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8108164:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8108166:	f1b3 3fff 	cmp.w	r3, #4294967295
 810816a:	f000 80a5 	beq.w	81082b8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810816e:	f7f9 fea1 	bl	8101eb4 <HAL_GetTick>
 8108172:	4602      	mov	r2, r0
 8108174:	683b      	ldr	r3, [r7, #0]
 8108176:	1ad3      	subs	r3, r2, r3
 8108178:	6fba      	ldr	r2, [r7, #120]	; 0x78
 810817a:	429a      	cmp	r2, r3
 810817c:	d302      	bcc.n	8108184 <UART_WaitOnFlagUntilTimeout+0x32>
 810817e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8108180:	2b00      	cmp	r3, #0
 8108182:	d140      	bne.n	8108206 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8108184:	68fb      	ldr	r3, [r7, #12]
 8108186:	681b      	ldr	r3, [r3, #0]
 8108188:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810818a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 810818c:	e853 3f00 	ldrex	r3, [r3]
 8108190:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8108192:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8108194:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8108198:	667b      	str	r3, [r7, #100]	; 0x64
 810819a:	68fb      	ldr	r3, [r7, #12]
 810819c:	681b      	ldr	r3, [r3, #0]
 810819e:	461a      	mov	r2, r3
 81081a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 81081a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 81081a4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81081a6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 81081a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 81081aa:	e841 2300 	strex	r3, r2, [r1]
 81081ae:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 81081b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 81081b2:	2b00      	cmp	r3, #0
 81081b4:	d1e6      	bne.n	8108184 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81081b6:	68fb      	ldr	r3, [r7, #12]
 81081b8:	681b      	ldr	r3, [r3, #0]
 81081ba:	3308      	adds	r3, #8
 81081bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81081be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81081c0:	e853 3f00 	ldrex	r3, [r3]
 81081c4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 81081c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81081c8:	f023 0301 	bic.w	r3, r3, #1
 81081cc:	663b      	str	r3, [r7, #96]	; 0x60
 81081ce:	68fb      	ldr	r3, [r7, #12]
 81081d0:	681b      	ldr	r3, [r3, #0]
 81081d2:	3308      	adds	r3, #8
 81081d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 81081d6:	64ba      	str	r2, [r7, #72]	; 0x48
 81081d8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81081da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 81081dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 81081de:	e841 2300 	strex	r3, r2, [r1]
 81081e2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 81081e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 81081e6:	2b00      	cmp	r3, #0
 81081e8:	d1e5      	bne.n	81081b6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 81081ea:	68fb      	ldr	r3, [r7, #12]
 81081ec:	2220      	movs	r2, #32
 81081ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 81081f2:	68fb      	ldr	r3, [r7, #12]
 81081f4:	2220      	movs	r2, #32
 81081f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 81081fa:	68fb      	ldr	r3, [r7, #12]
 81081fc:	2200      	movs	r2, #0
 81081fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8108202:	2303      	movs	r3, #3
 8108204:	e069      	b.n	81082da <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8108206:	68fb      	ldr	r3, [r7, #12]
 8108208:	681b      	ldr	r3, [r3, #0]
 810820a:	681b      	ldr	r3, [r3, #0]
 810820c:	f003 0304 	and.w	r3, r3, #4
 8108210:	2b00      	cmp	r3, #0
 8108212:	d051      	beq.n	81082b8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8108214:	68fb      	ldr	r3, [r7, #12]
 8108216:	681b      	ldr	r3, [r3, #0]
 8108218:	69db      	ldr	r3, [r3, #28]
 810821a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 810821e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8108222:	d149      	bne.n	81082b8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8108224:	68fb      	ldr	r3, [r7, #12]
 8108226:	681b      	ldr	r3, [r3, #0]
 8108228:	f44f 6200 	mov.w	r2, #2048	; 0x800
 810822c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 810822e:	68fb      	ldr	r3, [r7, #12]
 8108230:	681b      	ldr	r3, [r3, #0]
 8108232:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108236:	e853 3f00 	ldrex	r3, [r3]
 810823a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 810823c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810823e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8108242:	66fb      	str	r3, [r7, #108]	; 0x6c
 8108244:	68fb      	ldr	r3, [r7, #12]
 8108246:	681b      	ldr	r3, [r3, #0]
 8108248:	461a      	mov	r2, r3
 810824a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810824c:	637b      	str	r3, [r7, #52]	; 0x34
 810824e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108250:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8108252:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8108254:	e841 2300 	strex	r3, r2, [r1]
 8108258:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 810825a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810825c:	2b00      	cmp	r3, #0
 810825e:	d1e6      	bne.n	810822e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8108260:	68fb      	ldr	r3, [r7, #12]
 8108262:	681b      	ldr	r3, [r3, #0]
 8108264:	3308      	adds	r3, #8
 8108266:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108268:	697b      	ldr	r3, [r7, #20]
 810826a:	e853 3f00 	ldrex	r3, [r3]
 810826e:	613b      	str	r3, [r7, #16]
   return(result);
 8108270:	693b      	ldr	r3, [r7, #16]
 8108272:	f023 0301 	bic.w	r3, r3, #1
 8108276:	66bb      	str	r3, [r7, #104]	; 0x68
 8108278:	68fb      	ldr	r3, [r7, #12]
 810827a:	681b      	ldr	r3, [r3, #0]
 810827c:	3308      	adds	r3, #8
 810827e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8108280:	623a      	str	r2, [r7, #32]
 8108282:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108284:	69f9      	ldr	r1, [r7, #28]
 8108286:	6a3a      	ldr	r2, [r7, #32]
 8108288:	e841 2300 	strex	r3, r2, [r1]
 810828c:	61bb      	str	r3, [r7, #24]
   return(result);
 810828e:	69bb      	ldr	r3, [r7, #24]
 8108290:	2b00      	cmp	r3, #0
 8108292:	d1e5      	bne.n	8108260 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8108294:	68fb      	ldr	r3, [r7, #12]
 8108296:	2220      	movs	r2, #32
 8108298:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 810829c:	68fb      	ldr	r3, [r7, #12]
 810829e:	2220      	movs	r2, #32
 81082a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 81082a4:	68fb      	ldr	r3, [r7, #12]
 81082a6:	2220      	movs	r2, #32
 81082a8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 81082ac:	68fb      	ldr	r3, [r7, #12]
 81082ae:	2200      	movs	r2, #0
 81082b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 81082b4:	2303      	movs	r3, #3
 81082b6:	e010      	b.n	81082da <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 81082b8:	68fb      	ldr	r3, [r7, #12]
 81082ba:	681b      	ldr	r3, [r3, #0]
 81082bc:	69da      	ldr	r2, [r3, #28]
 81082be:	68bb      	ldr	r3, [r7, #8]
 81082c0:	4013      	ands	r3, r2
 81082c2:	68ba      	ldr	r2, [r7, #8]
 81082c4:	429a      	cmp	r2, r3
 81082c6:	bf0c      	ite	eq
 81082c8:	2301      	moveq	r3, #1
 81082ca:	2300      	movne	r3, #0
 81082cc:	b2db      	uxtb	r3, r3
 81082ce:	461a      	mov	r2, r3
 81082d0:	79fb      	ldrb	r3, [r7, #7]
 81082d2:	429a      	cmp	r2, r3
 81082d4:	f43f af46 	beq.w	8108164 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 81082d8:	2300      	movs	r3, #0
}
 81082da:	4618      	mov	r0, r3
 81082dc:	3770      	adds	r7, #112	; 0x70
 81082de:	46bd      	mov	sp, r7
 81082e0:	bd80      	pop	{r7, pc}

081082e2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 81082e2:	b480      	push	{r7}
 81082e4:	b085      	sub	sp, #20
 81082e6:	af00      	add	r7, sp, #0
 81082e8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 81082ea:	687b      	ldr	r3, [r7, #4]
 81082ec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81082f0:	2b01      	cmp	r3, #1
 81082f2:	d101      	bne.n	81082f8 <HAL_UARTEx_DisableFifoMode+0x16>
 81082f4:	2302      	movs	r3, #2
 81082f6:	e027      	b.n	8108348 <HAL_UARTEx_DisableFifoMode+0x66>
 81082f8:	687b      	ldr	r3, [r7, #4]
 81082fa:	2201      	movs	r2, #1
 81082fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8108300:	687b      	ldr	r3, [r7, #4]
 8108302:	2224      	movs	r2, #36	; 0x24
 8108304:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108308:	687b      	ldr	r3, [r7, #4]
 810830a:	681b      	ldr	r3, [r3, #0]
 810830c:	681b      	ldr	r3, [r3, #0]
 810830e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108310:	687b      	ldr	r3, [r7, #4]
 8108312:	681b      	ldr	r3, [r3, #0]
 8108314:	681a      	ldr	r2, [r3, #0]
 8108316:	687b      	ldr	r3, [r7, #4]
 8108318:	681b      	ldr	r3, [r3, #0]
 810831a:	f022 0201 	bic.w	r2, r2, #1
 810831e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8108320:	68fb      	ldr	r3, [r7, #12]
 8108322:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8108326:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8108328:	687b      	ldr	r3, [r7, #4]
 810832a:	2200      	movs	r2, #0
 810832c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810832e:	687b      	ldr	r3, [r7, #4]
 8108330:	681b      	ldr	r3, [r3, #0]
 8108332:	68fa      	ldr	r2, [r7, #12]
 8108334:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8108336:	687b      	ldr	r3, [r7, #4]
 8108338:	2220      	movs	r2, #32
 810833a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810833e:	687b      	ldr	r3, [r7, #4]
 8108340:	2200      	movs	r2, #0
 8108342:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108346:	2300      	movs	r3, #0
}
 8108348:	4618      	mov	r0, r3
 810834a:	3714      	adds	r7, #20
 810834c:	46bd      	mov	sp, r7
 810834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108352:	4770      	bx	lr

08108354 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8108354:	b580      	push	{r7, lr}
 8108356:	b084      	sub	sp, #16
 8108358:	af00      	add	r7, sp, #0
 810835a:	6078      	str	r0, [r7, #4]
 810835c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810835e:	687b      	ldr	r3, [r7, #4]
 8108360:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8108364:	2b01      	cmp	r3, #1
 8108366:	d101      	bne.n	810836c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8108368:	2302      	movs	r3, #2
 810836a:	e02d      	b.n	81083c8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 810836c:	687b      	ldr	r3, [r7, #4]
 810836e:	2201      	movs	r2, #1
 8108370:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8108374:	687b      	ldr	r3, [r7, #4]
 8108376:	2224      	movs	r2, #36	; 0x24
 8108378:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810837c:	687b      	ldr	r3, [r7, #4]
 810837e:	681b      	ldr	r3, [r3, #0]
 8108380:	681b      	ldr	r3, [r3, #0]
 8108382:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108384:	687b      	ldr	r3, [r7, #4]
 8108386:	681b      	ldr	r3, [r3, #0]
 8108388:	681a      	ldr	r2, [r3, #0]
 810838a:	687b      	ldr	r3, [r7, #4]
 810838c:	681b      	ldr	r3, [r3, #0]
 810838e:	f022 0201 	bic.w	r2, r2, #1
 8108392:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8108394:	687b      	ldr	r3, [r7, #4]
 8108396:	681b      	ldr	r3, [r3, #0]
 8108398:	689b      	ldr	r3, [r3, #8]
 810839a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 810839e:	687b      	ldr	r3, [r7, #4]
 81083a0:	681b      	ldr	r3, [r3, #0]
 81083a2:	683a      	ldr	r2, [r7, #0]
 81083a4:	430a      	orrs	r2, r1
 81083a6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 81083a8:	6878      	ldr	r0, [r7, #4]
 81083aa:	f000 f84f 	bl	810844c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81083ae:	687b      	ldr	r3, [r7, #4]
 81083b0:	681b      	ldr	r3, [r3, #0]
 81083b2:	68fa      	ldr	r2, [r7, #12]
 81083b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81083b6:	687b      	ldr	r3, [r7, #4]
 81083b8:	2220      	movs	r2, #32
 81083ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81083be:	687b      	ldr	r3, [r7, #4]
 81083c0:	2200      	movs	r2, #0
 81083c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 81083c6:	2300      	movs	r3, #0
}
 81083c8:	4618      	mov	r0, r3
 81083ca:	3710      	adds	r7, #16
 81083cc:	46bd      	mov	sp, r7
 81083ce:	bd80      	pop	{r7, pc}

081083d0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 81083d0:	b580      	push	{r7, lr}
 81083d2:	b084      	sub	sp, #16
 81083d4:	af00      	add	r7, sp, #0
 81083d6:	6078      	str	r0, [r7, #4]
 81083d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 81083da:	687b      	ldr	r3, [r7, #4]
 81083dc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81083e0:	2b01      	cmp	r3, #1
 81083e2:	d101      	bne.n	81083e8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 81083e4:	2302      	movs	r3, #2
 81083e6:	e02d      	b.n	8108444 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 81083e8:	687b      	ldr	r3, [r7, #4]
 81083ea:	2201      	movs	r2, #1
 81083ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 81083f0:	687b      	ldr	r3, [r7, #4]
 81083f2:	2224      	movs	r2, #36	; 0x24
 81083f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81083f8:	687b      	ldr	r3, [r7, #4]
 81083fa:	681b      	ldr	r3, [r3, #0]
 81083fc:	681b      	ldr	r3, [r3, #0]
 81083fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108400:	687b      	ldr	r3, [r7, #4]
 8108402:	681b      	ldr	r3, [r3, #0]
 8108404:	681a      	ldr	r2, [r3, #0]
 8108406:	687b      	ldr	r3, [r7, #4]
 8108408:	681b      	ldr	r3, [r3, #0]
 810840a:	f022 0201 	bic.w	r2, r2, #1
 810840e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8108410:	687b      	ldr	r3, [r7, #4]
 8108412:	681b      	ldr	r3, [r3, #0]
 8108414:	689b      	ldr	r3, [r3, #8]
 8108416:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 810841a:	687b      	ldr	r3, [r7, #4]
 810841c:	681b      	ldr	r3, [r3, #0]
 810841e:	683a      	ldr	r2, [r7, #0]
 8108420:	430a      	orrs	r2, r1
 8108422:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8108424:	6878      	ldr	r0, [r7, #4]
 8108426:	f000 f811 	bl	810844c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810842a:	687b      	ldr	r3, [r7, #4]
 810842c:	681b      	ldr	r3, [r3, #0]
 810842e:	68fa      	ldr	r2, [r7, #12]
 8108430:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8108432:	687b      	ldr	r3, [r7, #4]
 8108434:	2220      	movs	r2, #32
 8108436:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810843a:	687b      	ldr	r3, [r7, #4]
 810843c:	2200      	movs	r2, #0
 810843e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108442:	2300      	movs	r3, #0
}
 8108444:	4618      	mov	r0, r3
 8108446:	3710      	adds	r7, #16
 8108448:	46bd      	mov	sp, r7
 810844a:	bd80      	pop	{r7, pc}

0810844c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 810844c:	b480      	push	{r7}
 810844e:	b085      	sub	sp, #20
 8108450:	af00      	add	r7, sp, #0
 8108452:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8108454:	687b      	ldr	r3, [r7, #4]
 8108456:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8108458:	2b00      	cmp	r3, #0
 810845a:	d108      	bne.n	810846e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 810845c:	687b      	ldr	r3, [r7, #4]
 810845e:	2201      	movs	r2, #1
 8108460:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8108464:	687b      	ldr	r3, [r7, #4]
 8108466:	2201      	movs	r2, #1
 8108468:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 810846c:	e031      	b.n	81084d2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 810846e:	2310      	movs	r3, #16
 8108470:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8108472:	2310      	movs	r3, #16
 8108474:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8108476:	687b      	ldr	r3, [r7, #4]
 8108478:	681b      	ldr	r3, [r3, #0]
 810847a:	689b      	ldr	r3, [r3, #8]
 810847c:	0e5b      	lsrs	r3, r3, #25
 810847e:	b2db      	uxtb	r3, r3
 8108480:	f003 0307 	and.w	r3, r3, #7
 8108484:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8108486:	687b      	ldr	r3, [r7, #4]
 8108488:	681b      	ldr	r3, [r3, #0]
 810848a:	689b      	ldr	r3, [r3, #8]
 810848c:	0f5b      	lsrs	r3, r3, #29
 810848e:	b2db      	uxtb	r3, r3
 8108490:	f003 0307 	and.w	r3, r3, #7
 8108494:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8108496:	7bbb      	ldrb	r3, [r7, #14]
 8108498:	7b3a      	ldrb	r2, [r7, #12]
 810849a:	4911      	ldr	r1, [pc, #68]	; (81084e0 <UARTEx_SetNbDataToProcess+0x94>)
 810849c:	5c8a      	ldrb	r2, [r1, r2]
 810849e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 81084a2:	7b3a      	ldrb	r2, [r7, #12]
 81084a4:	490f      	ldr	r1, [pc, #60]	; (81084e4 <UARTEx_SetNbDataToProcess+0x98>)
 81084a6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 81084a8:	fb93 f3f2 	sdiv	r3, r3, r2
 81084ac:	b29a      	uxth	r2, r3
 81084ae:	687b      	ldr	r3, [r7, #4]
 81084b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 81084b4:	7bfb      	ldrb	r3, [r7, #15]
 81084b6:	7b7a      	ldrb	r2, [r7, #13]
 81084b8:	4909      	ldr	r1, [pc, #36]	; (81084e0 <UARTEx_SetNbDataToProcess+0x94>)
 81084ba:	5c8a      	ldrb	r2, [r1, r2]
 81084bc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 81084c0:	7b7a      	ldrb	r2, [r7, #13]
 81084c2:	4908      	ldr	r1, [pc, #32]	; (81084e4 <UARTEx_SetNbDataToProcess+0x98>)
 81084c4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 81084c6:	fb93 f3f2 	sdiv	r3, r3, r2
 81084ca:	b29a      	uxth	r2, r3
 81084cc:	687b      	ldr	r3, [r7, #4]
 81084ce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 81084d2:	bf00      	nop
 81084d4:	3714      	adds	r7, #20
 81084d6:	46bd      	mov	sp, r7
 81084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81084dc:	4770      	bx	lr
 81084de:	bf00      	nop
 81084e0:	0810cf90 	.word	0x0810cf90
 81084e4:	0810cf98 	.word	0x0810cf98

081084e8 <__errno>:
 81084e8:	4b01      	ldr	r3, [pc, #4]	; (81084f0 <__errno+0x8>)
 81084ea:	6818      	ldr	r0, [r3, #0]
 81084ec:	4770      	bx	lr
 81084ee:	bf00      	nop
 81084f0:	10000014 	.word	0x10000014

081084f4 <__libc_init_array>:
 81084f4:	b570      	push	{r4, r5, r6, lr}
 81084f6:	4d0d      	ldr	r5, [pc, #52]	; (810852c <__libc_init_array+0x38>)
 81084f8:	4c0d      	ldr	r4, [pc, #52]	; (8108530 <__libc_init_array+0x3c>)
 81084fa:	1b64      	subs	r4, r4, r5
 81084fc:	10a4      	asrs	r4, r4, #2
 81084fe:	2600      	movs	r6, #0
 8108500:	42a6      	cmp	r6, r4
 8108502:	d109      	bne.n	8108518 <__libc_init_array+0x24>
 8108504:	4d0b      	ldr	r5, [pc, #44]	; (8108534 <__libc_init_array+0x40>)
 8108506:	4c0c      	ldr	r4, [pc, #48]	; (8108538 <__libc_init_array+0x44>)
 8108508:	f004 fd1c 	bl	810cf44 <_init>
 810850c:	1b64      	subs	r4, r4, r5
 810850e:	10a4      	asrs	r4, r4, #2
 8108510:	2600      	movs	r6, #0
 8108512:	42a6      	cmp	r6, r4
 8108514:	d105      	bne.n	8108522 <__libc_init_array+0x2e>
 8108516:	bd70      	pop	{r4, r5, r6, pc}
 8108518:	f855 3b04 	ldr.w	r3, [r5], #4
 810851c:	4798      	blx	r3
 810851e:	3601      	adds	r6, #1
 8108520:	e7ee      	b.n	8108500 <__libc_init_array+0xc>
 8108522:	f855 3b04 	ldr.w	r3, [r5], #4
 8108526:	4798      	blx	r3
 8108528:	3601      	adds	r6, #1
 810852a:	e7f2      	b.n	8108512 <__libc_init_array+0x1e>
 810852c:	0810d454 	.word	0x0810d454
 8108530:	0810d454 	.word	0x0810d454
 8108534:	0810d454 	.word	0x0810d454
 8108538:	0810d458 	.word	0x0810d458

0810853c <memset>:
 810853c:	4402      	add	r2, r0
 810853e:	4603      	mov	r3, r0
 8108540:	4293      	cmp	r3, r2
 8108542:	d100      	bne.n	8108546 <memset+0xa>
 8108544:	4770      	bx	lr
 8108546:	f803 1b01 	strb.w	r1, [r3], #1
 810854a:	e7f9      	b.n	8108540 <memset+0x4>

0810854c <__cvt>:
 810854c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8108550:	ec55 4b10 	vmov	r4, r5, d0
 8108554:	2d00      	cmp	r5, #0
 8108556:	460e      	mov	r6, r1
 8108558:	4619      	mov	r1, r3
 810855a:	462b      	mov	r3, r5
 810855c:	bfbb      	ittet	lt
 810855e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8108562:	461d      	movlt	r5, r3
 8108564:	2300      	movge	r3, #0
 8108566:	232d      	movlt	r3, #45	; 0x2d
 8108568:	700b      	strb	r3, [r1, #0]
 810856a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810856c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8108570:	4691      	mov	r9, r2
 8108572:	f023 0820 	bic.w	r8, r3, #32
 8108576:	bfbc      	itt	lt
 8108578:	4622      	movlt	r2, r4
 810857a:	4614      	movlt	r4, r2
 810857c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8108580:	d005      	beq.n	810858e <__cvt+0x42>
 8108582:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8108586:	d100      	bne.n	810858a <__cvt+0x3e>
 8108588:	3601      	adds	r6, #1
 810858a:	2102      	movs	r1, #2
 810858c:	e000      	b.n	8108590 <__cvt+0x44>
 810858e:	2103      	movs	r1, #3
 8108590:	ab03      	add	r3, sp, #12
 8108592:	9301      	str	r3, [sp, #4]
 8108594:	ab02      	add	r3, sp, #8
 8108596:	9300      	str	r3, [sp, #0]
 8108598:	ec45 4b10 	vmov	d0, r4, r5
 810859c:	4653      	mov	r3, sl
 810859e:	4632      	mov	r2, r6
 81085a0:	f001 fefa 	bl	810a398 <_dtoa_r>
 81085a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 81085a8:	4607      	mov	r7, r0
 81085aa:	d102      	bne.n	81085b2 <__cvt+0x66>
 81085ac:	f019 0f01 	tst.w	r9, #1
 81085b0:	d022      	beq.n	81085f8 <__cvt+0xac>
 81085b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 81085b6:	eb07 0906 	add.w	r9, r7, r6
 81085ba:	d110      	bne.n	81085de <__cvt+0x92>
 81085bc:	783b      	ldrb	r3, [r7, #0]
 81085be:	2b30      	cmp	r3, #48	; 0x30
 81085c0:	d10a      	bne.n	81085d8 <__cvt+0x8c>
 81085c2:	2200      	movs	r2, #0
 81085c4:	2300      	movs	r3, #0
 81085c6:	4620      	mov	r0, r4
 81085c8:	4629      	mov	r1, r5
 81085ca:	f7f8 fb05 	bl	8100bd8 <__aeabi_dcmpeq>
 81085ce:	b918      	cbnz	r0, 81085d8 <__cvt+0x8c>
 81085d0:	f1c6 0601 	rsb	r6, r6, #1
 81085d4:	f8ca 6000 	str.w	r6, [sl]
 81085d8:	f8da 3000 	ldr.w	r3, [sl]
 81085dc:	4499      	add	r9, r3
 81085de:	2200      	movs	r2, #0
 81085e0:	2300      	movs	r3, #0
 81085e2:	4620      	mov	r0, r4
 81085e4:	4629      	mov	r1, r5
 81085e6:	f7f8 faf7 	bl	8100bd8 <__aeabi_dcmpeq>
 81085ea:	b108      	cbz	r0, 81085f0 <__cvt+0xa4>
 81085ec:	f8cd 900c 	str.w	r9, [sp, #12]
 81085f0:	2230      	movs	r2, #48	; 0x30
 81085f2:	9b03      	ldr	r3, [sp, #12]
 81085f4:	454b      	cmp	r3, r9
 81085f6:	d307      	bcc.n	8108608 <__cvt+0xbc>
 81085f8:	9b03      	ldr	r3, [sp, #12]
 81085fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 81085fc:	1bdb      	subs	r3, r3, r7
 81085fe:	4638      	mov	r0, r7
 8108600:	6013      	str	r3, [r2, #0]
 8108602:	b004      	add	sp, #16
 8108604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8108608:	1c59      	adds	r1, r3, #1
 810860a:	9103      	str	r1, [sp, #12]
 810860c:	701a      	strb	r2, [r3, #0]
 810860e:	e7f0      	b.n	81085f2 <__cvt+0xa6>

08108610 <__exponent>:
 8108610:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8108612:	4603      	mov	r3, r0
 8108614:	2900      	cmp	r1, #0
 8108616:	bfb8      	it	lt
 8108618:	4249      	neglt	r1, r1
 810861a:	f803 2b02 	strb.w	r2, [r3], #2
 810861e:	bfb4      	ite	lt
 8108620:	222d      	movlt	r2, #45	; 0x2d
 8108622:	222b      	movge	r2, #43	; 0x2b
 8108624:	2909      	cmp	r1, #9
 8108626:	7042      	strb	r2, [r0, #1]
 8108628:	dd2a      	ble.n	8108680 <__exponent+0x70>
 810862a:	f10d 0407 	add.w	r4, sp, #7
 810862e:	46a4      	mov	ip, r4
 8108630:	270a      	movs	r7, #10
 8108632:	46a6      	mov	lr, r4
 8108634:	460a      	mov	r2, r1
 8108636:	fb91 f6f7 	sdiv	r6, r1, r7
 810863a:	fb07 1516 	mls	r5, r7, r6, r1
 810863e:	3530      	adds	r5, #48	; 0x30
 8108640:	2a63      	cmp	r2, #99	; 0x63
 8108642:	f104 34ff 	add.w	r4, r4, #4294967295
 8108646:	f80e 5c01 	strb.w	r5, [lr, #-1]
 810864a:	4631      	mov	r1, r6
 810864c:	dcf1      	bgt.n	8108632 <__exponent+0x22>
 810864e:	3130      	adds	r1, #48	; 0x30
 8108650:	f1ae 0502 	sub.w	r5, lr, #2
 8108654:	f804 1c01 	strb.w	r1, [r4, #-1]
 8108658:	1c44      	adds	r4, r0, #1
 810865a:	4629      	mov	r1, r5
 810865c:	4561      	cmp	r1, ip
 810865e:	d30a      	bcc.n	8108676 <__exponent+0x66>
 8108660:	f10d 0209 	add.w	r2, sp, #9
 8108664:	eba2 020e 	sub.w	r2, r2, lr
 8108668:	4565      	cmp	r5, ip
 810866a:	bf88      	it	hi
 810866c:	2200      	movhi	r2, #0
 810866e:	4413      	add	r3, r2
 8108670:	1a18      	subs	r0, r3, r0
 8108672:	b003      	add	sp, #12
 8108674:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8108676:	f811 2b01 	ldrb.w	r2, [r1], #1
 810867a:	f804 2f01 	strb.w	r2, [r4, #1]!
 810867e:	e7ed      	b.n	810865c <__exponent+0x4c>
 8108680:	2330      	movs	r3, #48	; 0x30
 8108682:	3130      	adds	r1, #48	; 0x30
 8108684:	7083      	strb	r3, [r0, #2]
 8108686:	70c1      	strb	r1, [r0, #3]
 8108688:	1d03      	adds	r3, r0, #4
 810868a:	e7f1      	b.n	8108670 <__exponent+0x60>

0810868c <_printf_float>:
 810868c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108690:	ed2d 8b02 	vpush	{d8}
 8108694:	b08d      	sub	sp, #52	; 0x34
 8108696:	460c      	mov	r4, r1
 8108698:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 810869c:	4616      	mov	r6, r2
 810869e:	461f      	mov	r7, r3
 81086a0:	4605      	mov	r5, r0
 81086a2:	f003 f98d 	bl	810b9c0 <_localeconv_r>
 81086a6:	f8d0 a000 	ldr.w	sl, [r0]
 81086aa:	4650      	mov	r0, sl
 81086ac:	f7f7 fe18 	bl	81002e0 <strlen>
 81086b0:	2300      	movs	r3, #0
 81086b2:	930a      	str	r3, [sp, #40]	; 0x28
 81086b4:	6823      	ldr	r3, [r4, #0]
 81086b6:	9305      	str	r3, [sp, #20]
 81086b8:	f8d8 3000 	ldr.w	r3, [r8]
 81086bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 81086c0:	3307      	adds	r3, #7
 81086c2:	f023 0307 	bic.w	r3, r3, #7
 81086c6:	f103 0208 	add.w	r2, r3, #8
 81086ca:	f8c8 2000 	str.w	r2, [r8]
 81086ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 81086d2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 81086d6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 81086da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 81086de:	9307      	str	r3, [sp, #28]
 81086e0:	f8cd 8018 	str.w	r8, [sp, #24]
 81086e4:	ee08 0a10 	vmov	s16, r0
 81086e8:	4b9f      	ldr	r3, [pc, #636]	; (8108968 <_printf_float+0x2dc>)
 81086ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 81086ee:	f04f 32ff 	mov.w	r2, #4294967295
 81086f2:	f7f8 faa3 	bl	8100c3c <__aeabi_dcmpun>
 81086f6:	bb88      	cbnz	r0, 810875c <_printf_float+0xd0>
 81086f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 81086fc:	4b9a      	ldr	r3, [pc, #616]	; (8108968 <_printf_float+0x2dc>)
 81086fe:	f04f 32ff 	mov.w	r2, #4294967295
 8108702:	f7f8 fa7d 	bl	8100c00 <__aeabi_dcmple>
 8108706:	bb48      	cbnz	r0, 810875c <_printf_float+0xd0>
 8108708:	2200      	movs	r2, #0
 810870a:	2300      	movs	r3, #0
 810870c:	4640      	mov	r0, r8
 810870e:	4649      	mov	r1, r9
 8108710:	f7f8 fa6c 	bl	8100bec <__aeabi_dcmplt>
 8108714:	b110      	cbz	r0, 810871c <_printf_float+0x90>
 8108716:	232d      	movs	r3, #45	; 0x2d
 8108718:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 810871c:	4b93      	ldr	r3, [pc, #588]	; (810896c <_printf_float+0x2e0>)
 810871e:	4894      	ldr	r0, [pc, #592]	; (8108970 <_printf_float+0x2e4>)
 8108720:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8108724:	bf94      	ite	ls
 8108726:	4698      	movls	r8, r3
 8108728:	4680      	movhi	r8, r0
 810872a:	2303      	movs	r3, #3
 810872c:	6123      	str	r3, [r4, #16]
 810872e:	9b05      	ldr	r3, [sp, #20]
 8108730:	f023 0204 	bic.w	r2, r3, #4
 8108734:	6022      	str	r2, [r4, #0]
 8108736:	f04f 0900 	mov.w	r9, #0
 810873a:	9700      	str	r7, [sp, #0]
 810873c:	4633      	mov	r3, r6
 810873e:	aa0b      	add	r2, sp, #44	; 0x2c
 8108740:	4621      	mov	r1, r4
 8108742:	4628      	mov	r0, r5
 8108744:	f000 f9d8 	bl	8108af8 <_printf_common>
 8108748:	3001      	adds	r0, #1
 810874a:	f040 8090 	bne.w	810886e <_printf_float+0x1e2>
 810874e:	f04f 30ff 	mov.w	r0, #4294967295
 8108752:	b00d      	add	sp, #52	; 0x34
 8108754:	ecbd 8b02 	vpop	{d8}
 8108758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810875c:	4642      	mov	r2, r8
 810875e:	464b      	mov	r3, r9
 8108760:	4640      	mov	r0, r8
 8108762:	4649      	mov	r1, r9
 8108764:	f7f8 fa6a 	bl	8100c3c <__aeabi_dcmpun>
 8108768:	b140      	cbz	r0, 810877c <_printf_float+0xf0>
 810876a:	464b      	mov	r3, r9
 810876c:	2b00      	cmp	r3, #0
 810876e:	bfbc      	itt	lt
 8108770:	232d      	movlt	r3, #45	; 0x2d
 8108772:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8108776:	487f      	ldr	r0, [pc, #508]	; (8108974 <_printf_float+0x2e8>)
 8108778:	4b7f      	ldr	r3, [pc, #508]	; (8108978 <_printf_float+0x2ec>)
 810877a:	e7d1      	b.n	8108720 <_printf_float+0x94>
 810877c:	6863      	ldr	r3, [r4, #4]
 810877e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8108782:	9206      	str	r2, [sp, #24]
 8108784:	1c5a      	adds	r2, r3, #1
 8108786:	d13f      	bne.n	8108808 <_printf_float+0x17c>
 8108788:	2306      	movs	r3, #6
 810878a:	6063      	str	r3, [r4, #4]
 810878c:	9b05      	ldr	r3, [sp, #20]
 810878e:	6861      	ldr	r1, [r4, #4]
 8108790:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8108794:	2300      	movs	r3, #0
 8108796:	9303      	str	r3, [sp, #12]
 8108798:	ab0a      	add	r3, sp, #40	; 0x28
 810879a:	e9cd b301 	strd	fp, r3, [sp, #4]
 810879e:	ab09      	add	r3, sp, #36	; 0x24
 81087a0:	ec49 8b10 	vmov	d0, r8, r9
 81087a4:	9300      	str	r3, [sp, #0]
 81087a6:	6022      	str	r2, [r4, #0]
 81087a8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 81087ac:	4628      	mov	r0, r5
 81087ae:	f7ff fecd 	bl	810854c <__cvt>
 81087b2:	9b06      	ldr	r3, [sp, #24]
 81087b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 81087b6:	2b47      	cmp	r3, #71	; 0x47
 81087b8:	4680      	mov	r8, r0
 81087ba:	d108      	bne.n	81087ce <_printf_float+0x142>
 81087bc:	1cc8      	adds	r0, r1, #3
 81087be:	db02      	blt.n	81087c6 <_printf_float+0x13a>
 81087c0:	6863      	ldr	r3, [r4, #4]
 81087c2:	4299      	cmp	r1, r3
 81087c4:	dd41      	ble.n	810884a <_printf_float+0x1be>
 81087c6:	f1ab 0b02 	sub.w	fp, fp, #2
 81087ca:	fa5f fb8b 	uxtb.w	fp, fp
 81087ce:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 81087d2:	d820      	bhi.n	8108816 <_printf_float+0x18a>
 81087d4:	3901      	subs	r1, #1
 81087d6:	465a      	mov	r2, fp
 81087d8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 81087dc:	9109      	str	r1, [sp, #36]	; 0x24
 81087de:	f7ff ff17 	bl	8108610 <__exponent>
 81087e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 81087e4:	1813      	adds	r3, r2, r0
 81087e6:	2a01      	cmp	r2, #1
 81087e8:	4681      	mov	r9, r0
 81087ea:	6123      	str	r3, [r4, #16]
 81087ec:	dc02      	bgt.n	81087f4 <_printf_float+0x168>
 81087ee:	6822      	ldr	r2, [r4, #0]
 81087f0:	07d2      	lsls	r2, r2, #31
 81087f2:	d501      	bpl.n	81087f8 <_printf_float+0x16c>
 81087f4:	3301      	adds	r3, #1
 81087f6:	6123      	str	r3, [r4, #16]
 81087f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 81087fc:	2b00      	cmp	r3, #0
 81087fe:	d09c      	beq.n	810873a <_printf_float+0xae>
 8108800:	232d      	movs	r3, #45	; 0x2d
 8108802:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8108806:	e798      	b.n	810873a <_printf_float+0xae>
 8108808:	9a06      	ldr	r2, [sp, #24]
 810880a:	2a47      	cmp	r2, #71	; 0x47
 810880c:	d1be      	bne.n	810878c <_printf_float+0x100>
 810880e:	2b00      	cmp	r3, #0
 8108810:	d1bc      	bne.n	810878c <_printf_float+0x100>
 8108812:	2301      	movs	r3, #1
 8108814:	e7b9      	b.n	810878a <_printf_float+0xfe>
 8108816:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 810881a:	d118      	bne.n	810884e <_printf_float+0x1c2>
 810881c:	2900      	cmp	r1, #0
 810881e:	6863      	ldr	r3, [r4, #4]
 8108820:	dd0b      	ble.n	810883a <_printf_float+0x1ae>
 8108822:	6121      	str	r1, [r4, #16]
 8108824:	b913      	cbnz	r3, 810882c <_printf_float+0x1a0>
 8108826:	6822      	ldr	r2, [r4, #0]
 8108828:	07d0      	lsls	r0, r2, #31
 810882a:	d502      	bpl.n	8108832 <_printf_float+0x1a6>
 810882c:	3301      	adds	r3, #1
 810882e:	440b      	add	r3, r1
 8108830:	6123      	str	r3, [r4, #16]
 8108832:	65a1      	str	r1, [r4, #88]	; 0x58
 8108834:	f04f 0900 	mov.w	r9, #0
 8108838:	e7de      	b.n	81087f8 <_printf_float+0x16c>
 810883a:	b913      	cbnz	r3, 8108842 <_printf_float+0x1b6>
 810883c:	6822      	ldr	r2, [r4, #0]
 810883e:	07d2      	lsls	r2, r2, #31
 8108840:	d501      	bpl.n	8108846 <_printf_float+0x1ba>
 8108842:	3302      	adds	r3, #2
 8108844:	e7f4      	b.n	8108830 <_printf_float+0x1a4>
 8108846:	2301      	movs	r3, #1
 8108848:	e7f2      	b.n	8108830 <_printf_float+0x1a4>
 810884a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 810884e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108850:	4299      	cmp	r1, r3
 8108852:	db05      	blt.n	8108860 <_printf_float+0x1d4>
 8108854:	6823      	ldr	r3, [r4, #0]
 8108856:	6121      	str	r1, [r4, #16]
 8108858:	07d8      	lsls	r0, r3, #31
 810885a:	d5ea      	bpl.n	8108832 <_printf_float+0x1a6>
 810885c:	1c4b      	adds	r3, r1, #1
 810885e:	e7e7      	b.n	8108830 <_printf_float+0x1a4>
 8108860:	2900      	cmp	r1, #0
 8108862:	bfd4      	ite	le
 8108864:	f1c1 0202 	rsble	r2, r1, #2
 8108868:	2201      	movgt	r2, #1
 810886a:	4413      	add	r3, r2
 810886c:	e7e0      	b.n	8108830 <_printf_float+0x1a4>
 810886e:	6823      	ldr	r3, [r4, #0]
 8108870:	055a      	lsls	r2, r3, #21
 8108872:	d407      	bmi.n	8108884 <_printf_float+0x1f8>
 8108874:	6923      	ldr	r3, [r4, #16]
 8108876:	4642      	mov	r2, r8
 8108878:	4631      	mov	r1, r6
 810887a:	4628      	mov	r0, r5
 810887c:	47b8      	blx	r7
 810887e:	3001      	adds	r0, #1
 8108880:	d12c      	bne.n	81088dc <_printf_float+0x250>
 8108882:	e764      	b.n	810874e <_printf_float+0xc2>
 8108884:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8108888:	f240 80e0 	bls.w	8108a4c <_printf_float+0x3c0>
 810888c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8108890:	2200      	movs	r2, #0
 8108892:	2300      	movs	r3, #0
 8108894:	f7f8 f9a0 	bl	8100bd8 <__aeabi_dcmpeq>
 8108898:	2800      	cmp	r0, #0
 810889a:	d034      	beq.n	8108906 <_printf_float+0x27a>
 810889c:	4a37      	ldr	r2, [pc, #220]	; (810897c <_printf_float+0x2f0>)
 810889e:	2301      	movs	r3, #1
 81088a0:	4631      	mov	r1, r6
 81088a2:	4628      	mov	r0, r5
 81088a4:	47b8      	blx	r7
 81088a6:	3001      	adds	r0, #1
 81088a8:	f43f af51 	beq.w	810874e <_printf_float+0xc2>
 81088ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 81088b0:	429a      	cmp	r2, r3
 81088b2:	db02      	blt.n	81088ba <_printf_float+0x22e>
 81088b4:	6823      	ldr	r3, [r4, #0]
 81088b6:	07d8      	lsls	r0, r3, #31
 81088b8:	d510      	bpl.n	81088dc <_printf_float+0x250>
 81088ba:	ee18 3a10 	vmov	r3, s16
 81088be:	4652      	mov	r2, sl
 81088c0:	4631      	mov	r1, r6
 81088c2:	4628      	mov	r0, r5
 81088c4:	47b8      	blx	r7
 81088c6:	3001      	adds	r0, #1
 81088c8:	f43f af41 	beq.w	810874e <_printf_float+0xc2>
 81088cc:	f04f 0800 	mov.w	r8, #0
 81088d0:	f104 091a 	add.w	r9, r4, #26
 81088d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81088d6:	3b01      	subs	r3, #1
 81088d8:	4543      	cmp	r3, r8
 81088da:	dc09      	bgt.n	81088f0 <_printf_float+0x264>
 81088dc:	6823      	ldr	r3, [r4, #0]
 81088de:	079b      	lsls	r3, r3, #30
 81088e0:	f100 8105 	bmi.w	8108aee <_printf_float+0x462>
 81088e4:	68e0      	ldr	r0, [r4, #12]
 81088e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 81088e8:	4298      	cmp	r0, r3
 81088ea:	bfb8      	it	lt
 81088ec:	4618      	movlt	r0, r3
 81088ee:	e730      	b.n	8108752 <_printf_float+0xc6>
 81088f0:	2301      	movs	r3, #1
 81088f2:	464a      	mov	r2, r9
 81088f4:	4631      	mov	r1, r6
 81088f6:	4628      	mov	r0, r5
 81088f8:	47b8      	blx	r7
 81088fa:	3001      	adds	r0, #1
 81088fc:	f43f af27 	beq.w	810874e <_printf_float+0xc2>
 8108900:	f108 0801 	add.w	r8, r8, #1
 8108904:	e7e6      	b.n	81088d4 <_printf_float+0x248>
 8108906:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108908:	2b00      	cmp	r3, #0
 810890a:	dc39      	bgt.n	8108980 <_printf_float+0x2f4>
 810890c:	4a1b      	ldr	r2, [pc, #108]	; (810897c <_printf_float+0x2f0>)
 810890e:	2301      	movs	r3, #1
 8108910:	4631      	mov	r1, r6
 8108912:	4628      	mov	r0, r5
 8108914:	47b8      	blx	r7
 8108916:	3001      	adds	r0, #1
 8108918:	f43f af19 	beq.w	810874e <_printf_float+0xc2>
 810891c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8108920:	4313      	orrs	r3, r2
 8108922:	d102      	bne.n	810892a <_printf_float+0x29e>
 8108924:	6823      	ldr	r3, [r4, #0]
 8108926:	07d9      	lsls	r1, r3, #31
 8108928:	d5d8      	bpl.n	81088dc <_printf_float+0x250>
 810892a:	ee18 3a10 	vmov	r3, s16
 810892e:	4652      	mov	r2, sl
 8108930:	4631      	mov	r1, r6
 8108932:	4628      	mov	r0, r5
 8108934:	47b8      	blx	r7
 8108936:	3001      	adds	r0, #1
 8108938:	f43f af09 	beq.w	810874e <_printf_float+0xc2>
 810893c:	f04f 0900 	mov.w	r9, #0
 8108940:	f104 0a1a 	add.w	sl, r4, #26
 8108944:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108946:	425b      	negs	r3, r3
 8108948:	454b      	cmp	r3, r9
 810894a:	dc01      	bgt.n	8108950 <_printf_float+0x2c4>
 810894c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810894e:	e792      	b.n	8108876 <_printf_float+0x1ea>
 8108950:	2301      	movs	r3, #1
 8108952:	4652      	mov	r2, sl
 8108954:	4631      	mov	r1, r6
 8108956:	4628      	mov	r0, r5
 8108958:	47b8      	blx	r7
 810895a:	3001      	adds	r0, #1
 810895c:	f43f aef7 	beq.w	810874e <_printf_float+0xc2>
 8108960:	f109 0901 	add.w	r9, r9, #1
 8108964:	e7ee      	b.n	8108944 <_printf_float+0x2b8>
 8108966:	bf00      	nop
 8108968:	7fefffff 	.word	0x7fefffff
 810896c:	0810cfa4 	.word	0x0810cfa4
 8108970:	0810cfa8 	.word	0x0810cfa8
 8108974:	0810cfb0 	.word	0x0810cfb0
 8108978:	0810cfac 	.word	0x0810cfac
 810897c:	0810cfb4 	.word	0x0810cfb4
 8108980:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8108982:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8108984:	429a      	cmp	r2, r3
 8108986:	bfa8      	it	ge
 8108988:	461a      	movge	r2, r3
 810898a:	2a00      	cmp	r2, #0
 810898c:	4691      	mov	r9, r2
 810898e:	dc37      	bgt.n	8108a00 <_printf_float+0x374>
 8108990:	f04f 0b00 	mov.w	fp, #0
 8108994:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8108998:	f104 021a 	add.w	r2, r4, #26
 810899c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 810899e:	9305      	str	r3, [sp, #20]
 81089a0:	eba3 0309 	sub.w	r3, r3, r9
 81089a4:	455b      	cmp	r3, fp
 81089a6:	dc33      	bgt.n	8108a10 <_printf_float+0x384>
 81089a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 81089ac:	429a      	cmp	r2, r3
 81089ae:	db3b      	blt.n	8108a28 <_printf_float+0x39c>
 81089b0:	6823      	ldr	r3, [r4, #0]
 81089b2:	07da      	lsls	r2, r3, #31
 81089b4:	d438      	bmi.n	8108a28 <_printf_float+0x39c>
 81089b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81089b8:	9a05      	ldr	r2, [sp, #20]
 81089ba:	9909      	ldr	r1, [sp, #36]	; 0x24
 81089bc:	1a9a      	subs	r2, r3, r2
 81089be:	eba3 0901 	sub.w	r9, r3, r1
 81089c2:	4591      	cmp	r9, r2
 81089c4:	bfa8      	it	ge
 81089c6:	4691      	movge	r9, r2
 81089c8:	f1b9 0f00 	cmp.w	r9, #0
 81089cc:	dc35      	bgt.n	8108a3a <_printf_float+0x3ae>
 81089ce:	f04f 0800 	mov.w	r8, #0
 81089d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 81089d6:	f104 0a1a 	add.w	sl, r4, #26
 81089da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 81089de:	1a9b      	subs	r3, r3, r2
 81089e0:	eba3 0309 	sub.w	r3, r3, r9
 81089e4:	4543      	cmp	r3, r8
 81089e6:	f77f af79 	ble.w	81088dc <_printf_float+0x250>
 81089ea:	2301      	movs	r3, #1
 81089ec:	4652      	mov	r2, sl
 81089ee:	4631      	mov	r1, r6
 81089f0:	4628      	mov	r0, r5
 81089f2:	47b8      	blx	r7
 81089f4:	3001      	adds	r0, #1
 81089f6:	f43f aeaa 	beq.w	810874e <_printf_float+0xc2>
 81089fa:	f108 0801 	add.w	r8, r8, #1
 81089fe:	e7ec      	b.n	81089da <_printf_float+0x34e>
 8108a00:	4613      	mov	r3, r2
 8108a02:	4631      	mov	r1, r6
 8108a04:	4642      	mov	r2, r8
 8108a06:	4628      	mov	r0, r5
 8108a08:	47b8      	blx	r7
 8108a0a:	3001      	adds	r0, #1
 8108a0c:	d1c0      	bne.n	8108990 <_printf_float+0x304>
 8108a0e:	e69e      	b.n	810874e <_printf_float+0xc2>
 8108a10:	2301      	movs	r3, #1
 8108a12:	4631      	mov	r1, r6
 8108a14:	4628      	mov	r0, r5
 8108a16:	9205      	str	r2, [sp, #20]
 8108a18:	47b8      	blx	r7
 8108a1a:	3001      	adds	r0, #1
 8108a1c:	f43f ae97 	beq.w	810874e <_printf_float+0xc2>
 8108a20:	9a05      	ldr	r2, [sp, #20]
 8108a22:	f10b 0b01 	add.w	fp, fp, #1
 8108a26:	e7b9      	b.n	810899c <_printf_float+0x310>
 8108a28:	ee18 3a10 	vmov	r3, s16
 8108a2c:	4652      	mov	r2, sl
 8108a2e:	4631      	mov	r1, r6
 8108a30:	4628      	mov	r0, r5
 8108a32:	47b8      	blx	r7
 8108a34:	3001      	adds	r0, #1
 8108a36:	d1be      	bne.n	81089b6 <_printf_float+0x32a>
 8108a38:	e689      	b.n	810874e <_printf_float+0xc2>
 8108a3a:	9a05      	ldr	r2, [sp, #20]
 8108a3c:	464b      	mov	r3, r9
 8108a3e:	4442      	add	r2, r8
 8108a40:	4631      	mov	r1, r6
 8108a42:	4628      	mov	r0, r5
 8108a44:	47b8      	blx	r7
 8108a46:	3001      	adds	r0, #1
 8108a48:	d1c1      	bne.n	81089ce <_printf_float+0x342>
 8108a4a:	e680      	b.n	810874e <_printf_float+0xc2>
 8108a4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8108a4e:	2a01      	cmp	r2, #1
 8108a50:	dc01      	bgt.n	8108a56 <_printf_float+0x3ca>
 8108a52:	07db      	lsls	r3, r3, #31
 8108a54:	d538      	bpl.n	8108ac8 <_printf_float+0x43c>
 8108a56:	2301      	movs	r3, #1
 8108a58:	4642      	mov	r2, r8
 8108a5a:	4631      	mov	r1, r6
 8108a5c:	4628      	mov	r0, r5
 8108a5e:	47b8      	blx	r7
 8108a60:	3001      	adds	r0, #1
 8108a62:	f43f ae74 	beq.w	810874e <_printf_float+0xc2>
 8108a66:	ee18 3a10 	vmov	r3, s16
 8108a6a:	4652      	mov	r2, sl
 8108a6c:	4631      	mov	r1, r6
 8108a6e:	4628      	mov	r0, r5
 8108a70:	47b8      	blx	r7
 8108a72:	3001      	adds	r0, #1
 8108a74:	f43f ae6b 	beq.w	810874e <_printf_float+0xc2>
 8108a78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8108a7c:	2200      	movs	r2, #0
 8108a7e:	2300      	movs	r3, #0
 8108a80:	f7f8 f8aa 	bl	8100bd8 <__aeabi_dcmpeq>
 8108a84:	b9d8      	cbnz	r0, 8108abe <_printf_float+0x432>
 8108a86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108a88:	f108 0201 	add.w	r2, r8, #1
 8108a8c:	3b01      	subs	r3, #1
 8108a8e:	4631      	mov	r1, r6
 8108a90:	4628      	mov	r0, r5
 8108a92:	47b8      	blx	r7
 8108a94:	3001      	adds	r0, #1
 8108a96:	d10e      	bne.n	8108ab6 <_printf_float+0x42a>
 8108a98:	e659      	b.n	810874e <_printf_float+0xc2>
 8108a9a:	2301      	movs	r3, #1
 8108a9c:	4652      	mov	r2, sl
 8108a9e:	4631      	mov	r1, r6
 8108aa0:	4628      	mov	r0, r5
 8108aa2:	47b8      	blx	r7
 8108aa4:	3001      	adds	r0, #1
 8108aa6:	f43f ae52 	beq.w	810874e <_printf_float+0xc2>
 8108aaa:	f108 0801 	add.w	r8, r8, #1
 8108aae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108ab0:	3b01      	subs	r3, #1
 8108ab2:	4543      	cmp	r3, r8
 8108ab4:	dcf1      	bgt.n	8108a9a <_printf_float+0x40e>
 8108ab6:	464b      	mov	r3, r9
 8108ab8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8108abc:	e6dc      	b.n	8108878 <_printf_float+0x1ec>
 8108abe:	f04f 0800 	mov.w	r8, #0
 8108ac2:	f104 0a1a 	add.w	sl, r4, #26
 8108ac6:	e7f2      	b.n	8108aae <_printf_float+0x422>
 8108ac8:	2301      	movs	r3, #1
 8108aca:	4642      	mov	r2, r8
 8108acc:	e7df      	b.n	8108a8e <_printf_float+0x402>
 8108ace:	2301      	movs	r3, #1
 8108ad0:	464a      	mov	r2, r9
 8108ad2:	4631      	mov	r1, r6
 8108ad4:	4628      	mov	r0, r5
 8108ad6:	47b8      	blx	r7
 8108ad8:	3001      	adds	r0, #1
 8108ada:	f43f ae38 	beq.w	810874e <_printf_float+0xc2>
 8108ade:	f108 0801 	add.w	r8, r8, #1
 8108ae2:	68e3      	ldr	r3, [r4, #12]
 8108ae4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8108ae6:	1a5b      	subs	r3, r3, r1
 8108ae8:	4543      	cmp	r3, r8
 8108aea:	dcf0      	bgt.n	8108ace <_printf_float+0x442>
 8108aec:	e6fa      	b.n	81088e4 <_printf_float+0x258>
 8108aee:	f04f 0800 	mov.w	r8, #0
 8108af2:	f104 0919 	add.w	r9, r4, #25
 8108af6:	e7f4      	b.n	8108ae2 <_printf_float+0x456>

08108af8 <_printf_common>:
 8108af8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8108afc:	4616      	mov	r6, r2
 8108afe:	4699      	mov	r9, r3
 8108b00:	688a      	ldr	r2, [r1, #8]
 8108b02:	690b      	ldr	r3, [r1, #16]
 8108b04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8108b08:	4293      	cmp	r3, r2
 8108b0a:	bfb8      	it	lt
 8108b0c:	4613      	movlt	r3, r2
 8108b0e:	6033      	str	r3, [r6, #0]
 8108b10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8108b14:	4607      	mov	r7, r0
 8108b16:	460c      	mov	r4, r1
 8108b18:	b10a      	cbz	r2, 8108b1e <_printf_common+0x26>
 8108b1a:	3301      	adds	r3, #1
 8108b1c:	6033      	str	r3, [r6, #0]
 8108b1e:	6823      	ldr	r3, [r4, #0]
 8108b20:	0699      	lsls	r1, r3, #26
 8108b22:	bf42      	ittt	mi
 8108b24:	6833      	ldrmi	r3, [r6, #0]
 8108b26:	3302      	addmi	r3, #2
 8108b28:	6033      	strmi	r3, [r6, #0]
 8108b2a:	6825      	ldr	r5, [r4, #0]
 8108b2c:	f015 0506 	ands.w	r5, r5, #6
 8108b30:	d106      	bne.n	8108b40 <_printf_common+0x48>
 8108b32:	f104 0a19 	add.w	sl, r4, #25
 8108b36:	68e3      	ldr	r3, [r4, #12]
 8108b38:	6832      	ldr	r2, [r6, #0]
 8108b3a:	1a9b      	subs	r3, r3, r2
 8108b3c:	42ab      	cmp	r3, r5
 8108b3e:	dc26      	bgt.n	8108b8e <_printf_common+0x96>
 8108b40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8108b44:	1e13      	subs	r3, r2, #0
 8108b46:	6822      	ldr	r2, [r4, #0]
 8108b48:	bf18      	it	ne
 8108b4a:	2301      	movne	r3, #1
 8108b4c:	0692      	lsls	r2, r2, #26
 8108b4e:	d42b      	bmi.n	8108ba8 <_printf_common+0xb0>
 8108b50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8108b54:	4649      	mov	r1, r9
 8108b56:	4638      	mov	r0, r7
 8108b58:	47c0      	blx	r8
 8108b5a:	3001      	adds	r0, #1
 8108b5c:	d01e      	beq.n	8108b9c <_printf_common+0xa4>
 8108b5e:	6823      	ldr	r3, [r4, #0]
 8108b60:	68e5      	ldr	r5, [r4, #12]
 8108b62:	6832      	ldr	r2, [r6, #0]
 8108b64:	f003 0306 	and.w	r3, r3, #6
 8108b68:	2b04      	cmp	r3, #4
 8108b6a:	bf08      	it	eq
 8108b6c:	1aad      	subeq	r5, r5, r2
 8108b6e:	68a3      	ldr	r3, [r4, #8]
 8108b70:	6922      	ldr	r2, [r4, #16]
 8108b72:	bf0c      	ite	eq
 8108b74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8108b78:	2500      	movne	r5, #0
 8108b7a:	4293      	cmp	r3, r2
 8108b7c:	bfc4      	itt	gt
 8108b7e:	1a9b      	subgt	r3, r3, r2
 8108b80:	18ed      	addgt	r5, r5, r3
 8108b82:	2600      	movs	r6, #0
 8108b84:	341a      	adds	r4, #26
 8108b86:	42b5      	cmp	r5, r6
 8108b88:	d11a      	bne.n	8108bc0 <_printf_common+0xc8>
 8108b8a:	2000      	movs	r0, #0
 8108b8c:	e008      	b.n	8108ba0 <_printf_common+0xa8>
 8108b8e:	2301      	movs	r3, #1
 8108b90:	4652      	mov	r2, sl
 8108b92:	4649      	mov	r1, r9
 8108b94:	4638      	mov	r0, r7
 8108b96:	47c0      	blx	r8
 8108b98:	3001      	adds	r0, #1
 8108b9a:	d103      	bne.n	8108ba4 <_printf_common+0xac>
 8108b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8108ba0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8108ba4:	3501      	adds	r5, #1
 8108ba6:	e7c6      	b.n	8108b36 <_printf_common+0x3e>
 8108ba8:	18e1      	adds	r1, r4, r3
 8108baa:	1c5a      	adds	r2, r3, #1
 8108bac:	2030      	movs	r0, #48	; 0x30
 8108bae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8108bb2:	4422      	add	r2, r4
 8108bb4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8108bb8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8108bbc:	3302      	adds	r3, #2
 8108bbe:	e7c7      	b.n	8108b50 <_printf_common+0x58>
 8108bc0:	2301      	movs	r3, #1
 8108bc2:	4622      	mov	r2, r4
 8108bc4:	4649      	mov	r1, r9
 8108bc6:	4638      	mov	r0, r7
 8108bc8:	47c0      	blx	r8
 8108bca:	3001      	adds	r0, #1
 8108bcc:	d0e6      	beq.n	8108b9c <_printf_common+0xa4>
 8108bce:	3601      	adds	r6, #1
 8108bd0:	e7d9      	b.n	8108b86 <_printf_common+0x8e>
	...

08108bd4 <_printf_i>:
 8108bd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8108bd8:	7e0f      	ldrb	r7, [r1, #24]
 8108bda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8108bdc:	2f78      	cmp	r7, #120	; 0x78
 8108bde:	4691      	mov	r9, r2
 8108be0:	4680      	mov	r8, r0
 8108be2:	460c      	mov	r4, r1
 8108be4:	469a      	mov	sl, r3
 8108be6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8108bea:	d807      	bhi.n	8108bfc <_printf_i+0x28>
 8108bec:	2f62      	cmp	r7, #98	; 0x62
 8108bee:	d80a      	bhi.n	8108c06 <_printf_i+0x32>
 8108bf0:	2f00      	cmp	r7, #0
 8108bf2:	f000 80d8 	beq.w	8108da6 <_printf_i+0x1d2>
 8108bf6:	2f58      	cmp	r7, #88	; 0x58
 8108bf8:	f000 80a3 	beq.w	8108d42 <_printf_i+0x16e>
 8108bfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8108c00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8108c04:	e03a      	b.n	8108c7c <_printf_i+0xa8>
 8108c06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8108c0a:	2b15      	cmp	r3, #21
 8108c0c:	d8f6      	bhi.n	8108bfc <_printf_i+0x28>
 8108c0e:	a101      	add	r1, pc, #4	; (adr r1, 8108c14 <_printf_i+0x40>)
 8108c10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8108c14:	08108c6d 	.word	0x08108c6d
 8108c18:	08108c81 	.word	0x08108c81
 8108c1c:	08108bfd 	.word	0x08108bfd
 8108c20:	08108bfd 	.word	0x08108bfd
 8108c24:	08108bfd 	.word	0x08108bfd
 8108c28:	08108bfd 	.word	0x08108bfd
 8108c2c:	08108c81 	.word	0x08108c81
 8108c30:	08108bfd 	.word	0x08108bfd
 8108c34:	08108bfd 	.word	0x08108bfd
 8108c38:	08108bfd 	.word	0x08108bfd
 8108c3c:	08108bfd 	.word	0x08108bfd
 8108c40:	08108d8d 	.word	0x08108d8d
 8108c44:	08108cb1 	.word	0x08108cb1
 8108c48:	08108d6f 	.word	0x08108d6f
 8108c4c:	08108bfd 	.word	0x08108bfd
 8108c50:	08108bfd 	.word	0x08108bfd
 8108c54:	08108daf 	.word	0x08108daf
 8108c58:	08108bfd 	.word	0x08108bfd
 8108c5c:	08108cb1 	.word	0x08108cb1
 8108c60:	08108bfd 	.word	0x08108bfd
 8108c64:	08108bfd 	.word	0x08108bfd
 8108c68:	08108d77 	.word	0x08108d77
 8108c6c:	682b      	ldr	r3, [r5, #0]
 8108c6e:	1d1a      	adds	r2, r3, #4
 8108c70:	681b      	ldr	r3, [r3, #0]
 8108c72:	602a      	str	r2, [r5, #0]
 8108c74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8108c78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8108c7c:	2301      	movs	r3, #1
 8108c7e:	e0a3      	b.n	8108dc8 <_printf_i+0x1f4>
 8108c80:	6820      	ldr	r0, [r4, #0]
 8108c82:	6829      	ldr	r1, [r5, #0]
 8108c84:	0606      	lsls	r6, r0, #24
 8108c86:	f101 0304 	add.w	r3, r1, #4
 8108c8a:	d50a      	bpl.n	8108ca2 <_printf_i+0xce>
 8108c8c:	680e      	ldr	r6, [r1, #0]
 8108c8e:	602b      	str	r3, [r5, #0]
 8108c90:	2e00      	cmp	r6, #0
 8108c92:	da03      	bge.n	8108c9c <_printf_i+0xc8>
 8108c94:	232d      	movs	r3, #45	; 0x2d
 8108c96:	4276      	negs	r6, r6
 8108c98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8108c9c:	485e      	ldr	r0, [pc, #376]	; (8108e18 <_printf_i+0x244>)
 8108c9e:	230a      	movs	r3, #10
 8108ca0:	e019      	b.n	8108cd6 <_printf_i+0x102>
 8108ca2:	680e      	ldr	r6, [r1, #0]
 8108ca4:	602b      	str	r3, [r5, #0]
 8108ca6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8108caa:	bf18      	it	ne
 8108cac:	b236      	sxthne	r6, r6
 8108cae:	e7ef      	b.n	8108c90 <_printf_i+0xbc>
 8108cb0:	682b      	ldr	r3, [r5, #0]
 8108cb2:	6820      	ldr	r0, [r4, #0]
 8108cb4:	1d19      	adds	r1, r3, #4
 8108cb6:	6029      	str	r1, [r5, #0]
 8108cb8:	0601      	lsls	r1, r0, #24
 8108cba:	d501      	bpl.n	8108cc0 <_printf_i+0xec>
 8108cbc:	681e      	ldr	r6, [r3, #0]
 8108cbe:	e002      	b.n	8108cc6 <_printf_i+0xf2>
 8108cc0:	0646      	lsls	r6, r0, #25
 8108cc2:	d5fb      	bpl.n	8108cbc <_printf_i+0xe8>
 8108cc4:	881e      	ldrh	r6, [r3, #0]
 8108cc6:	4854      	ldr	r0, [pc, #336]	; (8108e18 <_printf_i+0x244>)
 8108cc8:	2f6f      	cmp	r7, #111	; 0x6f
 8108cca:	bf0c      	ite	eq
 8108ccc:	2308      	moveq	r3, #8
 8108cce:	230a      	movne	r3, #10
 8108cd0:	2100      	movs	r1, #0
 8108cd2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8108cd6:	6865      	ldr	r5, [r4, #4]
 8108cd8:	60a5      	str	r5, [r4, #8]
 8108cda:	2d00      	cmp	r5, #0
 8108cdc:	bfa2      	ittt	ge
 8108cde:	6821      	ldrge	r1, [r4, #0]
 8108ce0:	f021 0104 	bicge.w	r1, r1, #4
 8108ce4:	6021      	strge	r1, [r4, #0]
 8108ce6:	b90e      	cbnz	r6, 8108cec <_printf_i+0x118>
 8108ce8:	2d00      	cmp	r5, #0
 8108cea:	d04d      	beq.n	8108d88 <_printf_i+0x1b4>
 8108cec:	4615      	mov	r5, r2
 8108cee:	fbb6 f1f3 	udiv	r1, r6, r3
 8108cf2:	fb03 6711 	mls	r7, r3, r1, r6
 8108cf6:	5dc7      	ldrb	r7, [r0, r7]
 8108cf8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8108cfc:	4637      	mov	r7, r6
 8108cfe:	42bb      	cmp	r3, r7
 8108d00:	460e      	mov	r6, r1
 8108d02:	d9f4      	bls.n	8108cee <_printf_i+0x11a>
 8108d04:	2b08      	cmp	r3, #8
 8108d06:	d10b      	bne.n	8108d20 <_printf_i+0x14c>
 8108d08:	6823      	ldr	r3, [r4, #0]
 8108d0a:	07de      	lsls	r6, r3, #31
 8108d0c:	d508      	bpl.n	8108d20 <_printf_i+0x14c>
 8108d0e:	6923      	ldr	r3, [r4, #16]
 8108d10:	6861      	ldr	r1, [r4, #4]
 8108d12:	4299      	cmp	r1, r3
 8108d14:	bfde      	ittt	le
 8108d16:	2330      	movle	r3, #48	; 0x30
 8108d18:	f805 3c01 	strble.w	r3, [r5, #-1]
 8108d1c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8108d20:	1b52      	subs	r2, r2, r5
 8108d22:	6122      	str	r2, [r4, #16]
 8108d24:	f8cd a000 	str.w	sl, [sp]
 8108d28:	464b      	mov	r3, r9
 8108d2a:	aa03      	add	r2, sp, #12
 8108d2c:	4621      	mov	r1, r4
 8108d2e:	4640      	mov	r0, r8
 8108d30:	f7ff fee2 	bl	8108af8 <_printf_common>
 8108d34:	3001      	adds	r0, #1
 8108d36:	d14c      	bne.n	8108dd2 <_printf_i+0x1fe>
 8108d38:	f04f 30ff 	mov.w	r0, #4294967295
 8108d3c:	b004      	add	sp, #16
 8108d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8108d42:	4835      	ldr	r0, [pc, #212]	; (8108e18 <_printf_i+0x244>)
 8108d44:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8108d48:	6829      	ldr	r1, [r5, #0]
 8108d4a:	6823      	ldr	r3, [r4, #0]
 8108d4c:	f851 6b04 	ldr.w	r6, [r1], #4
 8108d50:	6029      	str	r1, [r5, #0]
 8108d52:	061d      	lsls	r5, r3, #24
 8108d54:	d514      	bpl.n	8108d80 <_printf_i+0x1ac>
 8108d56:	07df      	lsls	r7, r3, #31
 8108d58:	bf44      	itt	mi
 8108d5a:	f043 0320 	orrmi.w	r3, r3, #32
 8108d5e:	6023      	strmi	r3, [r4, #0]
 8108d60:	b91e      	cbnz	r6, 8108d6a <_printf_i+0x196>
 8108d62:	6823      	ldr	r3, [r4, #0]
 8108d64:	f023 0320 	bic.w	r3, r3, #32
 8108d68:	6023      	str	r3, [r4, #0]
 8108d6a:	2310      	movs	r3, #16
 8108d6c:	e7b0      	b.n	8108cd0 <_printf_i+0xfc>
 8108d6e:	6823      	ldr	r3, [r4, #0]
 8108d70:	f043 0320 	orr.w	r3, r3, #32
 8108d74:	6023      	str	r3, [r4, #0]
 8108d76:	2378      	movs	r3, #120	; 0x78
 8108d78:	4828      	ldr	r0, [pc, #160]	; (8108e1c <_printf_i+0x248>)
 8108d7a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8108d7e:	e7e3      	b.n	8108d48 <_printf_i+0x174>
 8108d80:	0659      	lsls	r1, r3, #25
 8108d82:	bf48      	it	mi
 8108d84:	b2b6      	uxthmi	r6, r6
 8108d86:	e7e6      	b.n	8108d56 <_printf_i+0x182>
 8108d88:	4615      	mov	r5, r2
 8108d8a:	e7bb      	b.n	8108d04 <_printf_i+0x130>
 8108d8c:	682b      	ldr	r3, [r5, #0]
 8108d8e:	6826      	ldr	r6, [r4, #0]
 8108d90:	6961      	ldr	r1, [r4, #20]
 8108d92:	1d18      	adds	r0, r3, #4
 8108d94:	6028      	str	r0, [r5, #0]
 8108d96:	0635      	lsls	r5, r6, #24
 8108d98:	681b      	ldr	r3, [r3, #0]
 8108d9a:	d501      	bpl.n	8108da0 <_printf_i+0x1cc>
 8108d9c:	6019      	str	r1, [r3, #0]
 8108d9e:	e002      	b.n	8108da6 <_printf_i+0x1d2>
 8108da0:	0670      	lsls	r0, r6, #25
 8108da2:	d5fb      	bpl.n	8108d9c <_printf_i+0x1c8>
 8108da4:	8019      	strh	r1, [r3, #0]
 8108da6:	2300      	movs	r3, #0
 8108da8:	6123      	str	r3, [r4, #16]
 8108daa:	4615      	mov	r5, r2
 8108dac:	e7ba      	b.n	8108d24 <_printf_i+0x150>
 8108dae:	682b      	ldr	r3, [r5, #0]
 8108db0:	1d1a      	adds	r2, r3, #4
 8108db2:	602a      	str	r2, [r5, #0]
 8108db4:	681d      	ldr	r5, [r3, #0]
 8108db6:	6862      	ldr	r2, [r4, #4]
 8108db8:	2100      	movs	r1, #0
 8108dba:	4628      	mov	r0, r5
 8108dbc:	f7f7 fa98 	bl	81002f0 <memchr>
 8108dc0:	b108      	cbz	r0, 8108dc6 <_printf_i+0x1f2>
 8108dc2:	1b40      	subs	r0, r0, r5
 8108dc4:	6060      	str	r0, [r4, #4]
 8108dc6:	6863      	ldr	r3, [r4, #4]
 8108dc8:	6123      	str	r3, [r4, #16]
 8108dca:	2300      	movs	r3, #0
 8108dcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8108dd0:	e7a8      	b.n	8108d24 <_printf_i+0x150>
 8108dd2:	6923      	ldr	r3, [r4, #16]
 8108dd4:	462a      	mov	r2, r5
 8108dd6:	4649      	mov	r1, r9
 8108dd8:	4640      	mov	r0, r8
 8108dda:	47d0      	blx	sl
 8108ddc:	3001      	adds	r0, #1
 8108dde:	d0ab      	beq.n	8108d38 <_printf_i+0x164>
 8108de0:	6823      	ldr	r3, [r4, #0]
 8108de2:	079b      	lsls	r3, r3, #30
 8108de4:	d413      	bmi.n	8108e0e <_printf_i+0x23a>
 8108de6:	68e0      	ldr	r0, [r4, #12]
 8108de8:	9b03      	ldr	r3, [sp, #12]
 8108dea:	4298      	cmp	r0, r3
 8108dec:	bfb8      	it	lt
 8108dee:	4618      	movlt	r0, r3
 8108df0:	e7a4      	b.n	8108d3c <_printf_i+0x168>
 8108df2:	2301      	movs	r3, #1
 8108df4:	4632      	mov	r2, r6
 8108df6:	4649      	mov	r1, r9
 8108df8:	4640      	mov	r0, r8
 8108dfa:	47d0      	blx	sl
 8108dfc:	3001      	adds	r0, #1
 8108dfe:	d09b      	beq.n	8108d38 <_printf_i+0x164>
 8108e00:	3501      	adds	r5, #1
 8108e02:	68e3      	ldr	r3, [r4, #12]
 8108e04:	9903      	ldr	r1, [sp, #12]
 8108e06:	1a5b      	subs	r3, r3, r1
 8108e08:	42ab      	cmp	r3, r5
 8108e0a:	dcf2      	bgt.n	8108df2 <_printf_i+0x21e>
 8108e0c:	e7eb      	b.n	8108de6 <_printf_i+0x212>
 8108e0e:	2500      	movs	r5, #0
 8108e10:	f104 0619 	add.w	r6, r4, #25
 8108e14:	e7f5      	b.n	8108e02 <_printf_i+0x22e>
 8108e16:	bf00      	nop
 8108e18:	0810cfb6 	.word	0x0810cfb6
 8108e1c:	0810cfc7 	.word	0x0810cfc7

08108e20 <_scanf_float>:
 8108e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108e24:	b087      	sub	sp, #28
 8108e26:	4617      	mov	r7, r2
 8108e28:	9303      	str	r3, [sp, #12]
 8108e2a:	688b      	ldr	r3, [r1, #8]
 8108e2c:	1e5a      	subs	r2, r3, #1
 8108e2e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8108e32:	bf83      	ittte	hi
 8108e34:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8108e38:	195b      	addhi	r3, r3, r5
 8108e3a:	9302      	strhi	r3, [sp, #8]
 8108e3c:	2300      	movls	r3, #0
 8108e3e:	bf86      	itte	hi
 8108e40:	f240 135d 	movwhi	r3, #349	; 0x15d
 8108e44:	608b      	strhi	r3, [r1, #8]
 8108e46:	9302      	strls	r3, [sp, #8]
 8108e48:	680b      	ldr	r3, [r1, #0]
 8108e4a:	468b      	mov	fp, r1
 8108e4c:	2500      	movs	r5, #0
 8108e4e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8108e52:	f84b 3b1c 	str.w	r3, [fp], #28
 8108e56:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8108e5a:	4680      	mov	r8, r0
 8108e5c:	460c      	mov	r4, r1
 8108e5e:	465e      	mov	r6, fp
 8108e60:	46aa      	mov	sl, r5
 8108e62:	46a9      	mov	r9, r5
 8108e64:	9501      	str	r5, [sp, #4]
 8108e66:	68a2      	ldr	r2, [r4, #8]
 8108e68:	b152      	cbz	r2, 8108e80 <_scanf_float+0x60>
 8108e6a:	683b      	ldr	r3, [r7, #0]
 8108e6c:	781b      	ldrb	r3, [r3, #0]
 8108e6e:	2b4e      	cmp	r3, #78	; 0x4e
 8108e70:	d864      	bhi.n	8108f3c <_scanf_float+0x11c>
 8108e72:	2b40      	cmp	r3, #64	; 0x40
 8108e74:	d83c      	bhi.n	8108ef0 <_scanf_float+0xd0>
 8108e76:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8108e7a:	b2c8      	uxtb	r0, r1
 8108e7c:	280e      	cmp	r0, #14
 8108e7e:	d93a      	bls.n	8108ef6 <_scanf_float+0xd6>
 8108e80:	f1b9 0f00 	cmp.w	r9, #0
 8108e84:	d003      	beq.n	8108e8e <_scanf_float+0x6e>
 8108e86:	6823      	ldr	r3, [r4, #0]
 8108e88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8108e8c:	6023      	str	r3, [r4, #0]
 8108e8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8108e92:	f1ba 0f01 	cmp.w	sl, #1
 8108e96:	f200 8113 	bhi.w	81090c0 <_scanf_float+0x2a0>
 8108e9a:	455e      	cmp	r6, fp
 8108e9c:	f200 8105 	bhi.w	81090aa <_scanf_float+0x28a>
 8108ea0:	2501      	movs	r5, #1
 8108ea2:	4628      	mov	r0, r5
 8108ea4:	b007      	add	sp, #28
 8108ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108eaa:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8108eae:	2a0d      	cmp	r2, #13
 8108eb0:	d8e6      	bhi.n	8108e80 <_scanf_float+0x60>
 8108eb2:	a101      	add	r1, pc, #4	; (adr r1, 8108eb8 <_scanf_float+0x98>)
 8108eb4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8108eb8:	08108ff7 	.word	0x08108ff7
 8108ebc:	08108e81 	.word	0x08108e81
 8108ec0:	08108e81 	.word	0x08108e81
 8108ec4:	08108e81 	.word	0x08108e81
 8108ec8:	08109057 	.word	0x08109057
 8108ecc:	0810902f 	.word	0x0810902f
 8108ed0:	08108e81 	.word	0x08108e81
 8108ed4:	08108e81 	.word	0x08108e81
 8108ed8:	08109005 	.word	0x08109005
 8108edc:	08108e81 	.word	0x08108e81
 8108ee0:	08108e81 	.word	0x08108e81
 8108ee4:	08108e81 	.word	0x08108e81
 8108ee8:	08108e81 	.word	0x08108e81
 8108eec:	08108fbd 	.word	0x08108fbd
 8108ef0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8108ef4:	e7db      	b.n	8108eae <_scanf_float+0x8e>
 8108ef6:	290e      	cmp	r1, #14
 8108ef8:	d8c2      	bhi.n	8108e80 <_scanf_float+0x60>
 8108efa:	a001      	add	r0, pc, #4	; (adr r0, 8108f00 <_scanf_float+0xe0>)
 8108efc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8108f00:	08108faf 	.word	0x08108faf
 8108f04:	08108e81 	.word	0x08108e81
 8108f08:	08108faf 	.word	0x08108faf
 8108f0c:	08109043 	.word	0x08109043
 8108f10:	08108e81 	.word	0x08108e81
 8108f14:	08108f5d 	.word	0x08108f5d
 8108f18:	08108f99 	.word	0x08108f99
 8108f1c:	08108f99 	.word	0x08108f99
 8108f20:	08108f99 	.word	0x08108f99
 8108f24:	08108f99 	.word	0x08108f99
 8108f28:	08108f99 	.word	0x08108f99
 8108f2c:	08108f99 	.word	0x08108f99
 8108f30:	08108f99 	.word	0x08108f99
 8108f34:	08108f99 	.word	0x08108f99
 8108f38:	08108f99 	.word	0x08108f99
 8108f3c:	2b6e      	cmp	r3, #110	; 0x6e
 8108f3e:	d809      	bhi.n	8108f54 <_scanf_float+0x134>
 8108f40:	2b60      	cmp	r3, #96	; 0x60
 8108f42:	d8b2      	bhi.n	8108eaa <_scanf_float+0x8a>
 8108f44:	2b54      	cmp	r3, #84	; 0x54
 8108f46:	d077      	beq.n	8109038 <_scanf_float+0x218>
 8108f48:	2b59      	cmp	r3, #89	; 0x59
 8108f4a:	d199      	bne.n	8108e80 <_scanf_float+0x60>
 8108f4c:	2d07      	cmp	r5, #7
 8108f4e:	d197      	bne.n	8108e80 <_scanf_float+0x60>
 8108f50:	2508      	movs	r5, #8
 8108f52:	e029      	b.n	8108fa8 <_scanf_float+0x188>
 8108f54:	2b74      	cmp	r3, #116	; 0x74
 8108f56:	d06f      	beq.n	8109038 <_scanf_float+0x218>
 8108f58:	2b79      	cmp	r3, #121	; 0x79
 8108f5a:	e7f6      	b.n	8108f4a <_scanf_float+0x12a>
 8108f5c:	6821      	ldr	r1, [r4, #0]
 8108f5e:	05c8      	lsls	r0, r1, #23
 8108f60:	d51a      	bpl.n	8108f98 <_scanf_float+0x178>
 8108f62:	9b02      	ldr	r3, [sp, #8]
 8108f64:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8108f68:	6021      	str	r1, [r4, #0]
 8108f6a:	f109 0901 	add.w	r9, r9, #1
 8108f6e:	b11b      	cbz	r3, 8108f78 <_scanf_float+0x158>
 8108f70:	3b01      	subs	r3, #1
 8108f72:	3201      	adds	r2, #1
 8108f74:	9302      	str	r3, [sp, #8]
 8108f76:	60a2      	str	r2, [r4, #8]
 8108f78:	68a3      	ldr	r3, [r4, #8]
 8108f7a:	3b01      	subs	r3, #1
 8108f7c:	60a3      	str	r3, [r4, #8]
 8108f7e:	6923      	ldr	r3, [r4, #16]
 8108f80:	3301      	adds	r3, #1
 8108f82:	6123      	str	r3, [r4, #16]
 8108f84:	687b      	ldr	r3, [r7, #4]
 8108f86:	3b01      	subs	r3, #1
 8108f88:	2b00      	cmp	r3, #0
 8108f8a:	607b      	str	r3, [r7, #4]
 8108f8c:	f340 8084 	ble.w	8109098 <_scanf_float+0x278>
 8108f90:	683b      	ldr	r3, [r7, #0]
 8108f92:	3301      	adds	r3, #1
 8108f94:	603b      	str	r3, [r7, #0]
 8108f96:	e766      	b.n	8108e66 <_scanf_float+0x46>
 8108f98:	eb1a 0f05 	cmn.w	sl, r5
 8108f9c:	f47f af70 	bne.w	8108e80 <_scanf_float+0x60>
 8108fa0:	6822      	ldr	r2, [r4, #0]
 8108fa2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8108fa6:	6022      	str	r2, [r4, #0]
 8108fa8:	f806 3b01 	strb.w	r3, [r6], #1
 8108fac:	e7e4      	b.n	8108f78 <_scanf_float+0x158>
 8108fae:	6822      	ldr	r2, [r4, #0]
 8108fb0:	0610      	lsls	r0, r2, #24
 8108fb2:	f57f af65 	bpl.w	8108e80 <_scanf_float+0x60>
 8108fb6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8108fba:	e7f4      	b.n	8108fa6 <_scanf_float+0x186>
 8108fbc:	f1ba 0f00 	cmp.w	sl, #0
 8108fc0:	d10e      	bne.n	8108fe0 <_scanf_float+0x1c0>
 8108fc2:	f1b9 0f00 	cmp.w	r9, #0
 8108fc6:	d10e      	bne.n	8108fe6 <_scanf_float+0x1c6>
 8108fc8:	6822      	ldr	r2, [r4, #0]
 8108fca:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8108fce:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8108fd2:	d108      	bne.n	8108fe6 <_scanf_float+0x1c6>
 8108fd4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8108fd8:	6022      	str	r2, [r4, #0]
 8108fda:	f04f 0a01 	mov.w	sl, #1
 8108fde:	e7e3      	b.n	8108fa8 <_scanf_float+0x188>
 8108fe0:	f1ba 0f02 	cmp.w	sl, #2
 8108fe4:	d055      	beq.n	8109092 <_scanf_float+0x272>
 8108fe6:	2d01      	cmp	r5, #1
 8108fe8:	d002      	beq.n	8108ff0 <_scanf_float+0x1d0>
 8108fea:	2d04      	cmp	r5, #4
 8108fec:	f47f af48 	bne.w	8108e80 <_scanf_float+0x60>
 8108ff0:	3501      	adds	r5, #1
 8108ff2:	b2ed      	uxtb	r5, r5
 8108ff4:	e7d8      	b.n	8108fa8 <_scanf_float+0x188>
 8108ff6:	f1ba 0f01 	cmp.w	sl, #1
 8108ffa:	f47f af41 	bne.w	8108e80 <_scanf_float+0x60>
 8108ffe:	f04f 0a02 	mov.w	sl, #2
 8109002:	e7d1      	b.n	8108fa8 <_scanf_float+0x188>
 8109004:	b97d      	cbnz	r5, 8109026 <_scanf_float+0x206>
 8109006:	f1b9 0f00 	cmp.w	r9, #0
 810900a:	f47f af3c 	bne.w	8108e86 <_scanf_float+0x66>
 810900e:	6822      	ldr	r2, [r4, #0]
 8109010:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8109014:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8109018:	f47f af39 	bne.w	8108e8e <_scanf_float+0x6e>
 810901c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8109020:	6022      	str	r2, [r4, #0]
 8109022:	2501      	movs	r5, #1
 8109024:	e7c0      	b.n	8108fa8 <_scanf_float+0x188>
 8109026:	2d03      	cmp	r5, #3
 8109028:	d0e2      	beq.n	8108ff0 <_scanf_float+0x1d0>
 810902a:	2d05      	cmp	r5, #5
 810902c:	e7de      	b.n	8108fec <_scanf_float+0x1cc>
 810902e:	2d02      	cmp	r5, #2
 8109030:	f47f af26 	bne.w	8108e80 <_scanf_float+0x60>
 8109034:	2503      	movs	r5, #3
 8109036:	e7b7      	b.n	8108fa8 <_scanf_float+0x188>
 8109038:	2d06      	cmp	r5, #6
 810903a:	f47f af21 	bne.w	8108e80 <_scanf_float+0x60>
 810903e:	2507      	movs	r5, #7
 8109040:	e7b2      	b.n	8108fa8 <_scanf_float+0x188>
 8109042:	6822      	ldr	r2, [r4, #0]
 8109044:	0591      	lsls	r1, r2, #22
 8109046:	f57f af1b 	bpl.w	8108e80 <_scanf_float+0x60>
 810904a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 810904e:	6022      	str	r2, [r4, #0]
 8109050:	f8cd 9004 	str.w	r9, [sp, #4]
 8109054:	e7a8      	b.n	8108fa8 <_scanf_float+0x188>
 8109056:	6822      	ldr	r2, [r4, #0]
 8109058:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 810905c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8109060:	d006      	beq.n	8109070 <_scanf_float+0x250>
 8109062:	0550      	lsls	r0, r2, #21
 8109064:	f57f af0c 	bpl.w	8108e80 <_scanf_float+0x60>
 8109068:	f1b9 0f00 	cmp.w	r9, #0
 810906c:	f43f af0f 	beq.w	8108e8e <_scanf_float+0x6e>
 8109070:	0591      	lsls	r1, r2, #22
 8109072:	bf58      	it	pl
 8109074:	9901      	ldrpl	r1, [sp, #4]
 8109076:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 810907a:	bf58      	it	pl
 810907c:	eba9 0101 	subpl.w	r1, r9, r1
 8109080:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8109084:	bf58      	it	pl
 8109086:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 810908a:	6022      	str	r2, [r4, #0]
 810908c:	f04f 0900 	mov.w	r9, #0
 8109090:	e78a      	b.n	8108fa8 <_scanf_float+0x188>
 8109092:	f04f 0a03 	mov.w	sl, #3
 8109096:	e787      	b.n	8108fa8 <_scanf_float+0x188>
 8109098:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 810909c:	4639      	mov	r1, r7
 810909e:	4640      	mov	r0, r8
 81090a0:	4798      	blx	r3
 81090a2:	2800      	cmp	r0, #0
 81090a4:	f43f aedf 	beq.w	8108e66 <_scanf_float+0x46>
 81090a8:	e6ea      	b.n	8108e80 <_scanf_float+0x60>
 81090aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81090ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 81090b2:	463a      	mov	r2, r7
 81090b4:	4640      	mov	r0, r8
 81090b6:	4798      	blx	r3
 81090b8:	6923      	ldr	r3, [r4, #16]
 81090ba:	3b01      	subs	r3, #1
 81090bc:	6123      	str	r3, [r4, #16]
 81090be:	e6ec      	b.n	8108e9a <_scanf_float+0x7a>
 81090c0:	1e6b      	subs	r3, r5, #1
 81090c2:	2b06      	cmp	r3, #6
 81090c4:	d825      	bhi.n	8109112 <_scanf_float+0x2f2>
 81090c6:	2d02      	cmp	r5, #2
 81090c8:	d836      	bhi.n	8109138 <_scanf_float+0x318>
 81090ca:	455e      	cmp	r6, fp
 81090cc:	f67f aee8 	bls.w	8108ea0 <_scanf_float+0x80>
 81090d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81090d4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 81090d8:	463a      	mov	r2, r7
 81090da:	4640      	mov	r0, r8
 81090dc:	4798      	blx	r3
 81090de:	6923      	ldr	r3, [r4, #16]
 81090e0:	3b01      	subs	r3, #1
 81090e2:	6123      	str	r3, [r4, #16]
 81090e4:	e7f1      	b.n	81090ca <_scanf_float+0x2aa>
 81090e6:	9802      	ldr	r0, [sp, #8]
 81090e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81090ec:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 81090f0:	9002      	str	r0, [sp, #8]
 81090f2:	463a      	mov	r2, r7
 81090f4:	4640      	mov	r0, r8
 81090f6:	4798      	blx	r3
 81090f8:	6923      	ldr	r3, [r4, #16]
 81090fa:	3b01      	subs	r3, #1
 81090fc:	6123      	str	r3, [r4, #16]
 81090fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8109102:	fa5f fa8a 	uxtb.w	sl, sl
 8109106:	f1ba 0f02 	cmp.w	sl, #2
 810910a:	d1ec      	bne.n	81090e6 <_scanf_float+0x2c6>
 810910c:	3d03      	subs	r5, #3
 810910e:	b2ed      	uxtb	r5, r5
 8109110:	1b76      	subs	r6, r6, r5
 8109112:	6823      	ldr	r3, [r4, #0]
 8109114:	05da      	lsls	r2, r3, #23
 8109116:	d52f      	bpl.n	8109178 <_scanf_float+0x358>
 8109118:	055b      	lsls	r3, r3, #21
 810911a:	d510      	bpl.n	810913e <_scanf_float+0x31e>
 810911c:	455e      	cmp	r6, fp
 810911e:	f67f aebf 	bls.w	8108ea0 <_scanf_float+0x80>
 8109122:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8109126:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810912a:	463a      	mov	r2, r7
 810912c:	4640      	mov	r0, r8
 810912e:	4798      	blx	r3
 8109130:	6923      	ldr	r3, [r4, #16]
 8109132:	3b01      	subs	r3, #1
 8109134:	6123      	str	r3, [r4, #16]
 8109136:	e7f1      	b.n	810911c <_scanf_float+0x2fc>
 8109138:	46aa      	mov	sl, r5
 810913a:	9602      	str	r6, [sp, #8]
 810913c:	e7df      	b.n	81090fe <_scanf_float+0x2de>
 810913e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8109142:	6923      	ldr	r3, [r4, #16]
 8109144:	2965      	cmp	r1, #101	; 0x65
 8109146:	f103 33ff 	add.w	r3, r3, #4294967295
 810914a:	f106 35ff 	add.w	r5, r6, #4294967295
 810914e:	6123      	str	r3, [r4, #16]
 8109150:	d00c      	beq.n	810916c <_scanf_float+0x34c>
 8109152:	2945      	cmp	r1, #69	; 0x45
 8109154:	d00a      	beq.n	810916c <_scanf_float+0x34c>
 8109156:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 810915a:	463a      	mov	r2, r7
 810915c:	4640      	mov	r0, r8
 810915e:	4798      	blx	r3
 8109160:	6923      	ldr	r3, [r4, #16]
 8109162:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8109166:	3b01      	subs	r3, #1
 8109168:	1eb5      	subs	r5, r6, #2
 810916a:	6123      	str	r3, [r4, #16]
 810916c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8109170:	463a      	mov	r2, r7
 8109172:	4640      	mov	r0, r8
 8109174:	4798      	blx	r3
 8109176:	462e      	mov	r6, r5
 8109178:	6825      	ldr	r5, [r4, #0]
 810917a:	f015 0510 	ands.w	r5, r5, #16
 810917e:	d159      	bne.n	8109234 <_scanf_float+0x414>
 8109180:	7035      	strb	r5, [r6, #0]
 8109182:	6823      	ldr	r3, [r4, #0]
 8109184:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8109188:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 810918c:	d11b      	bne.n	81091c6 <_scanf_float+0x3a6>
 810918e:	9b01      	ldr	r3, [sp, #4]
 8109190:	454b      	cmp	r3, r9
 8109192:	eba3 0209 	sub.w	r2, r3, r9
 8109196:	d123      	bne.n	81091e0 <_scanf_float+0x3c0>
 8109198:	2200      	movs	r2, #0
 810919a:	4659      	mov	r1, fp
 810919c:	4640      	mov	r0, r8
 810919e:	f000 ff25 	bl	8109fec <_strtod_r>
 81091a2:	6822      	ldr	r2, [r4, #0]
 81091a4:	9b03      	ldr	r3, [sp, #12]
 81091a6:	f012 0f02 	tst.w	r2, #2
 81091aa:	ec57 6b10 	vmov	r6, r7, d0
 81091ae:	681b      	ldr	r3, [r3, #0]
 81091b0:	d021      	beq.n	81091f6 <_scanf_float+0x3d6>
 81091b2:	9903      	ldr	r1, [sp, #12]
 81091b4:	1d1a      	adds	r2, r3, #4
 81091b6:	600a      	str	r2, [r1, #0]
 81091b8:	681b      	ldr	r3, [r3, #0]
 81091ba:	e9c3 6700 	strd	r6, r7, [r3]
 81091be:	68e3      	ldr	r3, [r4, #12]
 81091c0:	3301      	adds	r3, #1
 81091c2:	60e3      	str	r3, [r4, #12]
 81091c4:	e66d      	b.n	8108ea2 <_scanf_float+0x82>
 81091c6:	9b04      	ldr	r3, [sp, #16]
 81091c8:	2b00      	cmp	r3, #0
 81091ca:	d0e5      	beq.n	8109198 <_scanf_float+0x378>
 81091cc:	9905      	ldr	r1, [sp, #20]
 81091ce:	230a      	movs	r3, #10
 81091d0:	462a      	mov	r2, r5
 81091d2:	3101      	adds	r1, #1
 81091d4:	4640      	mov	r0, r8
 81091d6:	f000 ff91 	bl	810a0fc <_strtol_r>
 81091da:	9b04      	ldr	r3, [sp, #16]
 81091dc:	9e05      	ldr	r6, [sp, #20]
 81091de:	1ac2      	subs	r2, r0, r3
 81091e0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 81091e4:	429e      	cmp	r6, r3
 81091e6:	bf28      	it	cs
 81091e8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 81091ec:	4912      	ldr	r1, [pc, #72]	; (8109238 <_scanf_float+0x418>)
 81091ee:	4630      	mov	r0, r6
 81091f0:	f000 f8ba 	bl	8109368 <siprintf>
 81091f4:	e7d0      	b.n	8109198 <_scanf_float+0x378>
 81091f6:	9903      	ldr	r1, [sp, #12]
 81091f8:	f012 0f04 	tst.w	r2, #4
 81091fc:	f103 0204 	add.w	r2, r3, #4
 8109200:	600a      	str	r2, [r1, #0]
 8109202:	d1d9      	bne.n	81091b8 <_scanf_float+0x398>
 8109204:	f8d3 8000 	ldr.w	r8, [r3]
 8109208:	ee10 2a10 	vmov	r2, s0
 810920c:	ee10 0a10 	vmov	r0, s0
 8109210:	463b      	mov	r3, r7
 8109212:	4639      	mov	r1, r7
 8109214:	f7f7 fd12 	bl	8100c3c <__aeabi_dcmpun>
 8109218:	b128      	cbz	r0, 8109226 <_scanf_float+0x406>
 810921a:	4808      	ldr	r0, [pc, #32]	; (810923c <_scanf_float+0x41c>)
 810921c:	f000 f89e 	bl	810935c <nanf>
 8109220:	ed88 0a00 	vstr	s0, [r8]
 8109224:	e7cb      	b.n	81091be <_scanf_float+0x39e>
 8109226:	4630      	mov	r0, r6
 8109228:	4639      	mov	r1, r7
 810922a:	f7f7 fd65 	bl	8100cf8 <__aeabi_d2f>
 810922e:	f8c8 0000 	str.w	r0, [r8]
 8109232:	e7c4      	b.n	81091be <_scanf_float+0x39e>
 8109234:	2500      	movs	r5, #0
 8109236:	e634      	b.n	8108ea2 <_scanf_float+0x82>
 8109238:	0810cfd8 	.word	0x0810cfd8
 810923c:	0810d448 	.word	0x0810d448

08109240 <iprintf>:
 8109240:	b40f      	push	{r0, r1, r2, r3}
 8109242:	4b0a      	ldr	r3, [pc, #40]	; (810926c <iprintf+0x2c>)
 8109244:	b513      	push	{r0, r1, r4, lr}
 8109246:	681c      	ldr	r4, [r3, #0]
 8109248:	b124      	cbz	r4, 8109254 <iprintf+0x14>
 810924a:	69a3      	ldr	r3, [r4, #24]
 810924c:	b913      	cbnz	r3, 8109254 <iprintf+0x14>
 810924e:	4620      	mov	r0, r4
 8109250:	f001 ffaa 	bl	810b1a8 <__sinit>
 8109254:	ab05      	add	r3, sp, #20
 8109256:	9a04      	ldr	r2, [sp, #16]
 8109258:	68a1      	ldr	r1, [r4, #8]
 810925a:	9301      	str	r3, [sp, #4]
 810925c:	4620      	mov	r0, r4
 810925e:	f003 fb81 	bl	810c964 <_vfiprintf_r>
 8109262:	b002      	add	sp, #8
 8109264:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8109268:	b004      	add	sp, #16
 810926a:	4770      	bx	lr
 810926c:	10000014 	.word	0x10000014

08109270 <_puts_r>:
 8109270:	b570      	push	{r4, r5, r6, lr}
 8109272:	460e      	mov	r6, r1
 8109274:	4605      	mov	r5, r0
 8109276:	b118      	cbz	r0, 8109280 <_puts_r+0x10>
 8109278:	6983      	ldr	r3, [r0, #24]
 810927a:	b90b      	cbnz	r3, 8109280 <_puts_r+0x10>
 810927c:	f001 ff94 	bl	810b1a8 <__sinit>
 8109280:	69ab      	ldr	r3, [r5, #24]
 8109282:	68ac      	ldr	r4, [r5, #8]
 8109284:	b913      	cbnz	r3, 810928c <_puts_r+0x1c>
 8109286:	4628      	mov	r0, r5
 8109288:	f001 ff8e 	bl	810b1a8 <__sinit>
 810928c:	4b2c      	ldr	r3, [pc, #176]	; (8109340 <_puts_r+0xd0>)
 810928e:	429c      	cmp	r4, r3
 8109290:	d120      	bne.n	81092d4 <_puts_r+0x64>
 8109292:	686c      	ldr	r4, [r5, #4]
 8109294:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8109296:	07db      	lsls	r3, r3, #31
 8109298:	d405      	bmi.n	81092a6 <_puts_r+0x36>
 810929a:	89a3      	ldrh	r3, [r4, #12]
 810929c:	0598      	lsls	r0, r3, #22
 810929e:	d402      	bmi.n	81092a6 <_puts_r+0x36>
 81092a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 81092a2:	f002 fb92 	bl	810b9ca <__retarget_lock_acquire_recursive>
 81092a6:	89a3      	ldrh	r3, [r4, #12]
 81092a8:	0719      	lsls	r1, r3, #28
 81092aa:	d51d      	bpl.n	81092e8 <_puts_r+0x78>
 81092ac:	6923      	ldr	r3, [r4, #16]
 81092ae:	b1db      	cbz	r3, 81092e8 <_puts_r+0x78>
 81092b0:	3e01      	subs	r6, #1
 81092b2:	68a3      	ldr	r3, [r4, #8]
 81092b4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 81092b8:	3b01      	subs	r3, #1
 81092ba:	60a3      	str	r3, [r4, #8]
 81092bc:	bb39      	cbnz	r1, 810930e <_puts_r+0x9e>
 81092be:	2b00      	cmp	r3, #0
 81092c0:	da38      	bge.n	8109334 <_puts_r+0xc4>
 81092c2:	4622      	mov	r2, r4
 81092c4:	210a      	movs	r1, #10
 81092c6:	4628      	mov	r0, r5
 81092c8:	f000 ff1a 	bl	810a100 <__swbuf_r>
 81092cc:	3001      	adds	r0, #1
 81092ce:	d011      	beq.n	81092f4 <_puts_r+0x84>
 81092d0:	250a      	movs	r5, #10
 81092d2:	e011      	b.n	81092f8 <_puts_r+0x88>
 81092d4:	4b1b      	ldr	r3, [pc, #108]	; (8109344 <_puts_r+0xd4>)
 81092d6:	429c      	cmp	r4, r3
 81092d8:	d101      	bne.n	81092de <_puts_r+0x6e>
 81092da:	68ac      	ldr	r4, [r5, #8]
 81092dc:	e7da      	b.n	8109294 <_puts_r+0x24>
 81092de:	4b1a      	ldr	r3, [pc, #104]	; (8109348 <_puts_r+0xd8>)
 81092e0:	429c      	cmp	r4, r3
 81092e2:	bf08      	it	eq
 81092e4:	68ec      	ldreq	r4, [r5, #12]
 81092e6:	e7d5      	b.n	8109294 <_puts_r+0x24>
 81092e8:	4621      	mov	r1, r4
 81092ea:	4628      	mov	r0, r5
 81092ec:	f000 ff5a 	bl	810a1a4 <__swsetup_r>
 81092f0:	2800      	cmp	r0, #0
 81092f2:	d0dd      	beq.n	81092b0 <_puts_r+0x40>
 81092f4:	f04f 35ff 	mov.w	r5, #4294967295
 81092f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 81092fa:	07da      	lsls	r2, r3, #31
 81092fc:	d405      	bmi.n	810930a <_puts_r+0x9a>
 81092fe:	89a3      	ldrh	r3, [r4, #12]
 8109300:	059b      	lsls	r3, r3, #22
 8109302:	d402      	bmi.n	810930a <_puts_r+0x9a>
 8109304:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8109306:	f002 fb61 	bl	810b9cc <__retarget_lock_release_recursive>
 810930a:	4628      	mov	r0, r5
 810930c:	bd70      	pop	{r4, r5, r6, pc}
 810930e:	2b00      	cmp	r3, #0
 8109310:	da04      	bge.n	810931c <_puts_r+0xac>
 8109312:	69a2      	ldr	r2, [r4, #24]
 8109314:	429a      	cmp	r2, r3
 8109316:	dc06      	bgt.n	8109326 <_puts_r+0xb6>
 8109318:	290a      	cmp	r1, #10
 810931a:	d004      	beq.n	8109326 <_puts_r+0xb6>
 810931c:	6823      	ldr	r3, [r4, #0]
 810931e:	1c5a      	adds	r2, r3, #1
 8109320:	6022      	str	r2, [r4, #0]
 8109322:	7019      	strb	r1, [r3, #0]
 8109324:	e7c5      	b.n	81092b2 <_puts_r+0x42>
 8109326:	4622      	mov	r2, r4
 8109328:	4628      	mov	r0, r5
 810932a:	f000 fee9 	bl	810a100 <__swbuf_r>
 810932e:	3001      	adds	r0, #1
 8109330:	d1bf      	bne.n	81092b2 <_puts_r+0x42>
 8109332:	e7df      	b.n	81092f4 <_puts_r+0x84>
 8109334:	6823      	ldr	r3, [r4, #0]
 8109336:	250a      	movs	r5, #10
 8109338:	1c5a      	adds	r2, r3, #1
 810933a:	6022      	str	r2, [r4, #0]
 810933c:	701d      	strb	r5, [r3, #0]
 810933e:	e7db      	b.n	81092f8 <_puts_r+0x88>
 8109340:	0810d1e4 	.word	0x0810d1e4
 8109344:	0810d204 	.word	0x0810d204
 8109348:	0810d1c4 	.word	0x0810d1c4

0810934c <puts>:
 810934c:	4b02      	ldr	r3, [pc, #8]	; (8109358 <puts+0xc>)
 810934e:	4601      	mov	r1, r0
 8109350:	6818      	ldr	r0, [r3, #0]
 8109352:	f7ff bf8d 	b.w	8109270 <_puts_r>
 8109356:	bf00      	nop
 8109358:	10000014 	.word	0x10000014

0810935c <nanf>:
 810935c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8109364 <nanf+0x8>
 8109360:	4770      	bx	lr
 8109362:	bf00      	nop
 8109364:	7fc00000 	.word	0x7fc00000

08109368 <siprintf>:
 8109368:	b40e      	push	{r1, r2, r3}
 810936a:	b500      	push	{lr}
 810936c:	b09c      	sub	sp, #112	; 0x70
 810936e:	ab1d      	add	r3, sp, #116	; 0x74
 8109370:	9002      	str	r0, [sp, #8]
 8109372:	9006      	str	r0, [sp, #24]
 8109374:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8109378:	4809      	ldr	r0, [pc, #36]	; (81093a0 <siprintf+0x38>)
 810937a:	9107      	str	r1, [sp, #28]
 810937c:	9104      	str	r1, [sp, #16]
 810937e:	4909      	ldr	r1, [pc, #36]	; (81093a4 <siprintf+0x3c>)
 8109380:	f853 2b04 	ldr.w	r2, [r3], #4
 8109384:	9105      	str	r1, [sp, #20]
 8109386:	6800      	ldr	r0, [r0, #0]
 8109388:	9301      	str	r3, [sp, #4]
 810938a:	a902      	add	r1, sp, #8
 810938c:	f003 f9c0 	bl	810c710 <_svfiprintf_r>
 8109390:	9b02      	ldr	r3, [sp, #8]
 8109392:	2200      	movs	r2, #0
 8109394:	701a      	strb	r2, [r3, #0]
 8109396:	b01c      	add	sp, #112	; 0x70
 8109398:	f85d eb04 	ldr.w	lr, [sp], #4
 810939c:	b003      	add	sp, #12
 810939e:	4770      	bx	lr
 81093a0:	10000014 	.word	0x10000014
 81093a4:	ffff0208 	.word	0xffff0208

081093a8 <sulp>:
 81093a8:	b570      	push	{r4, r5, r6, lr}
 81093aa:	4604      	mov	r4, r0
 81093ac:	460d      	mov	r5, r1
 81093ae:	ec45 4b10 	vmov	d0, r4, r5
 81093b2:	4616      	mov	r6, r2
 81093b4:	f002 ff0a 	bl	810c1cc <__ulp>
 81093b8:	ec51 0b10 	vmov	r0, r1, d0
 81093bc:	b17e      	cbz	r6, 81093de <sulp+0x36>
 81093be:	f3c5 530a 	ubfx	r3, r5, #20, #11
 81093c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 81093c6:	2b00      	cmp	r3, #0
 81093c8:	dd09      	ble.n	81093de <sulp+0x36>
 81093ca:	051b      	lsls	r3, r3, #20
 81093cc:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 81093d0:	2400      	movs	r4, #0
 81093d2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 81093d6:	4622      	mov	r2, r4
 81093d8:	462b      	mov	r3, r5
 81093da:	f7f7 f995 	bl	8100708 <__aeabi_dmul>
 81093de:	bd70      	pop	{r4, r5, r6, pc}

081093e0 <_strtod_l>:
 81093e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81093e4:	ed2d 8b02 	vpush	{d8}
 81093e8:	b09d      	sub	sp, #116	; 0x74
 81093ea:	461f      	mov	r7, r3
 81093ec:	2300      	movs	r3, #0
 81093ee:	9318      	str	r3, [sp, #96]	; 0x60
 81093f0:	4ba2      	ldr	r3, [pc, #648]	; (810967c <_strtod_l+0x29c>)
 81093f2:	9213      	str	r2, [sp, #76]	; 0x4c
 81093f4:	681b      	ldr	r3, [r3, #0]
 81093f6:	9305      	str	r3, [sp, #20]
 81093f8:	4604      	mov	r4, r0
 81093fa:	4618      	mov	r0, r3
 81093fc:	4688      	mov	r8, r1
 81093fe:	f7f6 ff6f 	bl	81002e0 <strlen>
 8109402:	f04f 0a00 	mov.w	sl, #0
 8109406:	4605      	mov	r5, r0
 8109408:	f04f 0b00 	mov.w	fp, #0
 810940c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8109410:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8109412:	781a      	ldrb	r2, [r3, #0]
 8109414:	2a2b      	cmp	r2, #43	; 0x2b
 8109416:	d04e      	beq.n	81094b6 <_strtod_l+0xd6>
 8109418:	d83b      	bhi.n	8109492 <_strtod_l+0xb2>
 810941a:	2a0d      	cmp	r2, #13
 810941c:	d834      	bhi.n	8109488 <_strtod_l+0xa8>
 810941e:	2a08      	cmp	r2, #8
 8109420:	d834      	bhi.n	810948c <_strtod_l+0xac>
 8109422:	2a00      	cmp	r2, #0
 8109424:	d03e      	beq.n	81094a4 <_strtod_l+0xc4>
 8109426:	2300      	movs	r3, #0
 8109428:	930a      	str	r3, [sp, #40]	; 0x28
 810942a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 810942c:	7833      	ldrb	r3, [r6, #0]
 810942e:	2b30      	cmp	r3, #48	; 0x30
 8109430:	f040 80b0 	bne.w	8109594 <_strtod_l+0x1b4>
 8109434:	7873      	ldrb	r3, [r6, #1]
 8109436:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 810943a:	2b58      	cmp	r3, #88	; 0x58
 810943c:	d168      	bne.n	8109510 <_strtod_l+0x130>
 810943e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8109440:	9301      	str	r3, [sp, #4]
 8109442:	ab18      	add	r3, sp, #96	; 0x60
 8109444:	9702      	str	r7, [sp, #8]
 8109446:	9300      	str	r3, [sp, #0]
 8109448:	4a8d      	ldr	r2, [pc, #564]	; (8109680 <_strtod_l+0x2a0>)
 810944a:	ab19      	add	r3, sp, #100	; 0x64
 810944c:	a917      	add	r1, sp, #92	; 0x5c
 810944e:	4620      	mov	r0, r4
 8109450:	f001 ffae 	bl	810b3b0 <__gethex>
 8109454:	f010 0707 	ands.w	r7, r0, #7
 8109458:	4605      	mov	r5, r0
 810945a:	d005      	beq.n	8109468 <_strtod_l+0x88>
 810945c:	2f06      	cmp	r7, #6
 810945e:	d12c      	bne.n	81094ba <_strtod_l+0xda>
 8109460:	3601      	adds	r6, #1
 8109462:	2300      	movs	r3, #0
 8109464:	9617      	str	r6, [sp, #92]	; 0x5c
 8109466:	930a      	str	r3, [sp, #40]	; 0x28
 8109468:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 810946a:	2b00      	cmp	r3, #0
 810946c:	f040 8590 	bne.w	8109f90 <_strtod_l+0xbb0>
 8109470:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8109472:	b1eb      	cbz	r3, 81094b0 <_strtod_l+0xd0>
 8109474:	4652      	mov	r2, sl
 8109476:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 810947a:	ec43 2b10 	vmov	d0, r2, r3
 810947e:	b01d      	add	sp, #116	; 0x74
 8109480:	ecbd 8b02 	vpop	{d8}
 8109484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109488:	2a20      	cmp	r2, #32
 810948a:	d1cc      	bne.n	8109426 <_strtod_l+0x46>
 810948c:	3301      	adds	r3, #1
 810948e:	9317      	str	r3, [sp, #92]	; 0x5c
 8109490:	e7be      	b.n	8109410 <_strtod_l+0x30>
 8109492:	2a2d      	cmp	r2, #45	; 0x2d
 8109494:	d1c7      	bne.n	8109426 <_strtod_l+0x46>
 8109496:	2201      	movs	r2, #1
 8109498:	920a      	str	r2, [sp, #40]	; 0x28
 810949a:	1c5a      	adds	r2, r3, #1
 810949c:	9217      	str	r2, [sp, #92]	; 0x5c
 810949e:	785b      	ldrb	r3, [r3, #1]
 81094a0:	2b00      	cmp	r3, #0
 81094a2:	d1c2      	bne.n	810942a <_strtod_l+0x4a>
 81094a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 81094a6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 81094aa:	2b00      	cmp	r3, #0
 81094ac:	f040 856e 	bne.w	8109f8c <_strtod_l+0xbac>
 81094b0:	4652      	mov	r2, sl
 81094b2:	465b      	mov	r3, fp
 81094b4:	e7e1      	b.n	810947a <_strtod_l+0x9a>
 81094b6:	2200      	movs	r2, #0
 81094b8:	e7ee      	b.n	8109498 <_strtod_l+0xb8>
 81094ba:	9a18      	ldr	r2, [sp, #96]	; 0x60
 81094bc:	b13a      	cbz	r2, 81094ce <_strtod_l+0xee>
 81094be:	2135      	movs	r1, #53	; 0x35
 81094c0:	a81a      	add	r0, sp, #104	; 0x68
 81094c2:	f002 ff8e 	bl	810c3e2 <__copybits>
 81094c6:	9918      	ldr	r1, [sp, #96]	; 0x60
 81094c8:	4620      	mov	r0, r4
 81094ca:	f002 fb4d 	bl	810bb68 <_Bfree>
 81094ce:	3f01      	subs	r7, #1
 81094d0:	2f04      	cmp	r7, #4
 81094d2:	d806      	bhi.n	81094e2 <_strtod_l+0x102>
 81094d4:	e8df f007 	tbb	[pc, r7]
 81094d8:	1714030a 	.word	0x1714030a
 81094dc:	0a          	.byte	0x0a
 81094dd:	00          	.byte	0x00
 81094de:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 81094e2:	0728      	lsls	r0, r5, #28
 81094e4:	d5c0      	bpl.n	8109468 <_strtod_l+0x88>
 81094e6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 81094ea:	e7bd      	b.n	8109468 <_strtod_l+0x88>
 81094ec:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 81094f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 81094f2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 81094f6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 81094fa:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 81094fe:	e7f0      	b.n	81094e2 <_strtod_l+0x102>
 8109500:	f8df b180 	ldr.w	fp, [pc, #384]	; 8109684 <_strtod_l+0x2a4>
 8109504:	e7ed      	b.n	81094e2 <_strtod_l+0x102>
 8109506:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 810950a:	f04f 3aff 	mov.w	sl, #4294967295
 810950e:	e7e8      	b.n	81094e2 <_strtod_l+0x102>
 8109510:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8109512:	1c5a      	adds	r2, r3, #1
 8109514:	9217      	str	r2, [sp, #92]	; 0x5c
 8109516:	785b      	ldrb	r3, [r3, #1]
 8109518:	2b30      	cmp	r3, #48	; 0x30
 810951a:	d0f9      	beq.n	8109510 <_strtod_l+0x130>
 810951c:	2b00      	cmp	r3, #0
 810951e:	d0a3      	beq.n	8109468 <_strtod_l+0x88>
 8109520:	2301      	movs	r3, #1
 8109522:	f04f 0900 	mov.w	r9, #0
 8109526:	9304      	str	r3, [sp, #16]
 8109528:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 810952a:	9308      	str	r3, [sp, #32]
 810952c:	f8cd 901c 	str.w	r9, [sp, #28]
 8109530:	464f      	mov	r7, r9
 8109532:	220a      	movs	r2, #10
 8109534:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8109536:	7806      	ldrb	r6, [r0, #0]
 8109538:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 810953c:	b2d9      	uxtb	r1, r3
 810953e:	2909      	cmp	r1, #9
 8109540:	d92a      	bls.n	8109598 <_strtod_l+0x1b8>
 8109542:	9905      	ldr	r1, [sp, #20]
 8109544:	462a      	mov	r2, r5
 8109546:	f003 fb9a 	bl	810cc7e <strncmp>
 810954a:	b398      	cbz	r0, 81095b4 <_strtod_l+0x1d4>
 810954c:	2000      	movs	r0, #0
 810954e:	4632      	mov	r2, r6
 8109550:	463d      	mov	r5, r7
 8109552:	9005      	str	r0, [sp, #20]
 8109554:	4603      	mov	r3, r0
 8109556:	2a65      	cmp	r2, #101	; 0x65
 8109558:	d001      	beq.n	810955e <_strtod_l+0x17e>
 810955a:	2a45      	cmp	r2, #69	; 0x45
 810955c:	d118      	bne.n	8109590 <_strtod_l+0x1b0>
 810955e:	b91d      	cbnz	r5, 8109568 <_strtod_l+0x188>
 8109560:	9a04      	ldr	r2, [sp, #16]
 8109562:	4302      	orrs	r2, r0
 8109564:	d09e      	beq.n	81094a4 <_strtod_l+0xc4>
 8109566:	2500      	movs	r5, #0
 8109568:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 810956c:	f108 0201 	add.w	r2, r8, #1
 8109570:	9217      	str	r2, [sp, #92]	; 0x5c
 8109572:	f898 2001 	ldrb.w	r2, [r8, #1]
 8109576:	2a2b      	cmp	r2, #43	; 0x2b
 8109578:	d075      	beq.n	8109666 <_strtod_l+0x286>
 810957a:	2a2d      	cmp	r2, #45	; 0x2d
 810957c:	d07b      	beq.n	8109676 <_strtod_l+0x296>
 810957e:	f04f 0c00 	mov.w	ip, #0
 8109582:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8109586:	2909      	cmp	r1, #9
 8109588:	f240 8082 	bls.w	8109690 <_strtod_l+0x2b0>
 810958c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8109590:	2600      	movs	r6, #0
 8109592:	e09d      	b.n	81096d0 <_strtod_l+0x2f0>
 8109594:	2300      	movs	r3, #0
 8109596:	e7c4      	b.n	8109522 <_strtod_l+0x142>
 8109598:	2f08      	cmp	r7, #8
 810959a:	bfd8      	it	le
 810959c:	9907      	ldrle	r1, [sp, #28]
 810959e:	f100 0001 	add.w	r0, r0, #1
 81095a2:	bfda      	itte	le
 81095a4:	fb02 3301 	mlale	r3, r2, r1, r3
 81095a8:	9307      	strle	r3, [sp, #28]
 81095aa:	fb02 3909 	mlagt	r9, r2, r9, r3
 81095ae:	3701      	adds	r7, #1
 81095b0:	9017      	str	r0, [sp, #92]	; 0x5c
 81095b2:	e7bf      	b.n	8109534 <_strtod_l+0x154>
 81095b4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 81095b6:	195a      	adds	r2, r3, r5
 81095b8:	9217      	str	r2, [sp, #92]	; 0x5c
 81095ba:	5d5a      	ldrb	r2, [r3, r5]
 81095bc:	2f00      	cmp	r7, #0
 81095be:	d037      	beq.n	8109630 <_strtod_l+0x250>
 81095c0:	9005      	str	r0, [sp, #20]
 81095c2:	463d      	mov	r5, r7
 81095c4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 81095c8:	2b09      	cmp	r3, #9
 81095ca:	d912      	bls.n	81095f2 <_strtod_l+0x212>
 81095cc:	2301      	movs	r3, #1
 81095ce:	e7c2      	b.n	8109556 <_strtod_l+0x176>
 81095d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 81095d2:	1c5a      	adds	r2, r3, #1
 81095d4:	9217      	str	r2, [sp, #92]	; 0x5c
 81095d6:	785a      	ldrb	r2, [r3, #1]
 81095d8:	3001      	adds	r0, #1
 81095da:	2a30      	cmp	r2, #48	; 0x30
 81095dc:	d0f8      	beq.n	81095d0 <_strtod_l+0x1f0>
 81095de:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 81095e2:	2b08      	cmp	r3, #8
 81095e4:	f200 84d9 	bhi.w	8109f9a <_strtod_l+0xbba>
 81095e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 81095ea:	9005      	str	r0, [sp, #20]
 81095ec:	2000      	movs	r0, #0
 81095ee:	9308      	str	r3, [sp, #32]
 81095f0:	4605      	mov	r5, r0
 81095f2:	3a30      	subs	r2, #48	; 0x30
 81095f4:	f100 0301 	add.w	r3, r0, #1
 81095f8:	d014      	beq.n	8109624 <_strtod_l+0x244>
 81095fa:	9905      	ldr	r1, [sp, #20]
 81095fc:	4419      	add	r1, r3
 81095fe:	9105      	str	r1, [sp, #20]
 8109600:	462b      	mov	r3, r5
 8109602:	eb00 0e05 	add.w	lr, r0, r5
 8109606:	210a      	movs	r1, #10
 8109608:	4573      	cmp	r3, lr
 810960a:	d113      	bne.n	8109634 <_strtod_l+0x254>
 810960c:	182b      	adds	r3, r5, r0
 810960e:	2b08      	cmp	r3, #8
 8109610:	f105 0501 	add.w	r5, r5, #1
 8109614:	4405      	add	r5, r0
 8109616:	dc1c      	bgt.n	8109652 <_strtod_l+0x272>
 8109618:	9907      	ldr	r1, [sp, #28]
 810961a:	230a      	movs	r3, #10
 810961c:	fb03 2301 	mla	r3, r3, r1, r2
 8109620:	9307      	str	r3, [sp, #28]
 8109622:	2300      	movs	r3, #0
 8109624:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8109626:	1c51      	adds	r1, r2, #1
 8109628:	9117      	str	r1, [sp, #92]	; 0x5c
 810962a:	7852      	ldrb	r2, [r2, #1]
 810962c:	4618      	mov	r0, r3
 810962e:	e7c9      	b.n	81095c4 <_strtod_l+0x1e4>
 8109630:	4638      	mov	r0, r7
 8109632:	e7d2      	b.n	81095da <_strtod_l+0x1fa>
 8109634:	2b08      	cmp	r3, #8
 8109636:	dc04      	bgt.n	8109642 <_strtod_l+0x262>
 8109638:	9e07      	ldr	r6, [sp, #28]
 810963a:	434e      	muls	r6, r1
 810963c:	9607      	str	r6, [sp, #28]
 810963e:	3301      	adds	r3, #1
 8109640:	e7e2      	b.n	8109608 <_strtod_l+0x228>
 8109642:	f103 0c01 	add.w	ip, r3, #1
 8109646:	f1bc 0f10 	cmp.w	ip, #16
 810964a:	bfd8      	it	le
 810964c:	fb01 f909 	mulle.w	r9, r1, r9
 8109650:	e7f5      	b.n	810963e <_strtod_l+0x25e>
 8109652:	2d10      	cmp	r5, #16
 8109654:	bfdc      	itt	le
 8109656:	230a      	movle	r3, #10
 8109658:	fb03 2909 	mlale	r9, r3, r9, r2
 810965c:	e7e1      	b.n	8109622 <_strtod_l+0x242>
 810965e:	2300      	movs	r3, #0
 8109660:	9305      	str	r3, [sp, #20]
 8109662:	2301      	movs	r3, #1
 8109664:	e77c      	b.n	8109560 <_strtod_l+0x180>
 8109666:	f04f 0c00 	mov.w	ip, #0
 810966a:	f108 0202 	add.w	r2, r8, #2
 810966e:	9217      	str	r2, [sp, #92]	; 0x5c
 8109670:	f898 2002 	ldrb.w	r2, [r8, #2]
 8109674:	e785      	b.n	8109582 <_strtod_l+0x1a2>
 8109676:	f04f 0c01 	mov.w	ip, #1
 810967a:	e7f6      	b.n	810966a <_strtod_l+0x28a>
 810967c:	0810d28c 	.word	0x0810d28c
 8109680:	0810cfe0 	.word	0x0810cfe0
 8109684:	7ff00000 	.word	0x7ff00000
 8109688:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 810968a:	1c51      	adds	r1, r2, #1
 810968c:	9117      	str	r1, [sp, #92]	; 0x5c
 810968e:	7852      	ldrb	r2, [r2, #1]
 8109690:	2a30      	cmp	r2, #48	; 0x30
 8109692:	d0f9      	beq.n	8109688 <_strtod_l+0x2a8>
 8109694:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8109698:	2908      	cmp	r1, #8
 810969a:	f63f af79 	bhi.w	8109590 <_strtod_l+0x1b0>
 810969e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 81096a2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 81096a4:	9206      	str	r2, [sp, #24]
 81096a6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 81096a8:	1c51      	adds	r1, r2, #1
 81096aa:	9117      	str	r1, [sp, #92]	; 0x5c
 81096ac:	7852      	ldrb	r2, [r2, #1]
 81096ae:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 81096b2:	2e09      	cmp	r6, #9
 81096b4:	d937      	bls.n	8109726 <_strtod_l+0x346>
 81096b6:	9e06      	ldr	r6, [sp, #24]
 81096b8:	1b89      	subs	r1, r1, r6
 81096ba:	2908      	cmp	r1, #8
 81096bc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 81096c0:	dc02      	bgt.n	81096c8 <_strtod_l+0x2e8>
 81096c2:	4576      	cmp	r6, lr
 81096c4:	bfa8      	it	ge
 81096c6:	4676      	movge	r6, lr
 81096c8:	f1bc 0f00 	cmp.w	ip, #0
 81096cc:	d000      	beq.n	81096d0 <_strtod_l+0x2f0>
 81096ce:	4276      	negs	r6, r6
 81096d0:	2d00      	cmp	r5, #0
 81096d2:	d14d      	bne.n	8109770 <_strtod_l+0x390>
 81096d4:	9904      	ldr	r1, [sp, #16]
 81096d6:	4301      	orrs	r1, r0
 81096d8:	f47f aec6 	bne.w	8109468 <_strtod_l+0x88>
 81096dc:	2b00      	cmp	r3, #0
 81096de:	f47f aee1 	bne.w	81094a4 <_strtod_l+0xc4>
 81096e2:	2a69      	cmp	r2, #105	; 0x69
 81096e4:	d027      	beq.n	8109736 <_strtod_l+0x356>
 81096e6:	dc24      	bgt.n	8109732 <_strtod_l+0x352>
 81096e8:	2a49      	cmp	r2, #73	; 0x49
 81096ea:	d024      	beq.n	8109736 <_strtod_l+0x356>
 81096ec:	2a4e      	cmp	r2, #78	; 0x4e
 81096ee:	f47f aed9 	bne.w	81094a4 <_strtod_l+0xc4>
 81096f2:	499f      	ldr	r1, [pc, #636]	; (8109970 <_strtod_l+0x590>)
 81096f4:	a817      	add	r0, sp, #92	; 0x5c
 81096f6:	f002 f8b3 	bl	810b860 <__match>
 81096fa:	2800      	cmp	r0, #0
 81096fc:	f43f aed2 	beq.w	81094a4 <_strtod_l+0xc4>
 8109700:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8109702:	781b      	ldrb	r3, [r3, #0]
 8109704:	2b28      	cmp	r3, #40	; 0x28
 8109706:	d12d      	bne.n	8109764 <_strtod_l+0x384>
 8109708:	499a      	ldr	r1, [pc, #616]	; (8109974 <_strtod_l+0x594>)
 810970a:	aa1a      	add	r2, sp, #104	; 0x68
 810970c:	a817      	add	r0, sp, #92	; 0x5c
 810970e:	f002 f8bb 	bl	810b888 <__hexnan>
 8109712:	2805      	cmp	r0, #5
 8109714:	d126      	bne.n	8109764 <_strtod_l+0x384>
 8109716:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8109718:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 810971c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8109720:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8109724:	e6a0      	b.n	8109468 <_strtod_l+0x88>
 8109726:	210a      	movs	r1, #10
 8109728:	fb01 2e0e 	mla	lr, r1, lr, r2
 810972c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8109730:	e7b9      	b.n	81096a6 <_strtod_l+0x2c6>
 8109732:	2a6e      	cmp	r2, #110	; 0x6e
 8109734:	e7db      	b.n	81096ee <_strtod_l+0x30e>
 8109736:	4990      	ldr	r1, [pc, #576]	; (8109978 <_strtod_l+0x598>)
 8109738:	a817      	add	r0, sp, #92	; 0x5c
 810973a:	f002 f891 	bl	810b860 <__match>
 810973e:	2800      	cmp	r0, #0
 8109740:	f43f aeb0 	beq.w	81094a4 <_strtod_l+0xc4>
 8109744:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8109746:	498d      	ldr	r1, [pc, #564]	; (810997c <_strtod_l+0x59c>)
 8109748:	3b01      	subs	r3, #1
 810974a:	a817      	add	r0, sp, #92	; 0x5c
 810974c:	9317      	str	r3, [sp, #92]	; 0x5c
 810974e:	f002 f887 	bl	810b860 <__match>
 8109752:	b910      	cbnz	r0, 810975a <_strtod_l+0x37a>
 8109754:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8109756:	3301      	adds	r3, #1
 8109758:	9317      	str	r3, [sp, #92]	; 0x5c
 810975a:	f8df b230 	ldr.w	fp, [pc, #560]	; 810998c <_strtod_l+0x5ac>
 810975e:	f04f 0a00 	mov.w	sl, #0
 8109762:	e681      	b.n	8109468 <_strtod_l+0x88>
 8109764:	4886      	ldr	r0, [pc, #536]	; (8109980 <_strtod_l+0x5a0>)
 8109766:	f003 fa2f 	bl	810cbc8 <nan>
 810976a:	ec5b ab10 	vmov	sl, fp, d0
 810976e:	e67b      	b.n	8109468 <_strtod_l+0x88>
 8109770:	9b05      	ldr	r3, [sp, #20]
 8109772:	9807      	ldr	r0, [sp, #28]
 8109774:	1af3      	subs	r3, r6, r3
 8109776:	2f00      	cmp	r7, #0
 8109778:	bf08      	it	eq
 810977a:	462f      	moveq	r7, r5
 810977c:	2d10      	cmp	r5, #16
 810977e:	9306      	str	r3, [sp, #24]
 8109780:	46a8      	mov	r8, r5
 8109782:	bfa8      	it	ge
 8109784:	f04f 0810 	movge.w	r8, #16
 8109788:	f7f6 ff44 	bl	8100614 <__aeabi_ui2d>
 810978c:	2d09      	cmp	r5, #9
 810978e:	4682      	mov	sl, r0
 8109790:	468b      	mov	fp, r1
 8109792:	dd13      	ble.n	81097bc <_strtod_l+0x3dc>
 8109794:	4b7b      	ldr	r3, [pc, #492]	; (8109984 <_strtod_l+0x5a4>)
 8109796:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 810979a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 810979e:	f7f6 ffb3 	bl	8100708 <__aeabi_dmul>
 81097a2:	4682      	mov	sl, r0
 81097a4:	4648      	mov	r0, r9
 81097a6:	468b      	mov	fp, r1
 81097a8:	f7f6 ff34 	bl	8100614 <__aeabi_ui2d>
 81097ac:	4602      	mov	r2, r0
 81097ae:	460b      	mov	r3, r1
 81097b0:	4650      	mov	r0, sl
 81097b2:	4659      	mov	r1, fp
 81097b4:	f7f6 fdf2 	bl	810039c <__adddf3>
 81097b8:	4682      	mov	sl, r0
 81097ba:	468b      	mov	fp, r1
 81097bc:	2d0f      	cmp	r5, #15
 81097be:	dc38      	bgt.n	8109832 <_strtod_l+0x452>
 81097c0:	9b06      	ldr	r3, [sp, #24]
 81097c2:	2b00      	cmp	r3, #0
 81097c4:	f43f ae50 	beq.w	8109468 <_strtod_l+0x88>
 81097c8:	dd24      	ble.n	8109814 <_strtod_l+0x434>
 81097ca:	2b16      	cmp	r3, #22
 81097cc:	dc0b      	bgt.n	81097e6 <_strtod_l+0x406>
 81097ce:	496d      	ldr	r1, [pc, #436]	; (8109984 <_strtod_l+0x5a4>)
 81097d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 81097d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 81097d8:	4652      	mov	r2, sl
 81097da:	465b      	mov	r3, fp
 81097dc:	f7f6 ff94 	bl	8100708 <__aeabi_dmul>
 81097e0:	4682      	mov	sl, r0
 81097e2:	468b      	mov	fp, r1
 81097e4:	e640      	b.n	8109468 <_strtod_l+0x88>
 81097e6:	9a06      	ldr	r2, [sp, #24]
 81097e8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 81097ec:	4293      	cmp	r3, r2
 81097ee:	db20      	blt.n	8109832 <_strtod_l+0x452>
 81097f0:	4c64      	ldr	r4, [pc, #400]	; (8109984 <_strtod_l+0x5a4>)
 81097f2:	f1c5 050f 	rsb	r5, r5, #15
 81097f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 81097fa:	4652      	mov	r2, sl
 81097fc:	465b      	mov	r3, fp
 81097fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109802:	f7f6 ff81 	bl	8100708 <__aeabi_dmul>
 8109806:	9b06      	ldr	r3, [sp, #24]
 8109808:	1b5d      	subs	r5, r3, r5
 810980a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 810980e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8109812:	e7e3      	b.n	81097dc <_strtod_l+0x3fc>
 8109814:	9b06      	ldr	r3, [sp, #24]
 8109816:	3316      	adds	r3, #22
 8109818:	db0b      	blt.n	8109832 <_strtod_l+0x452>
 810981a:	9b05      	ldr	r3, [sp, #20]
 810981c:	1b9e      	subs	r6, r3, r6
 810981e:	4b59      	ldr	r3, [pc, #356]	; (8109984 <_strtod_l+0x5a4>)
 8109820:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8109824:	e9d6 2300 	ldrd	r2, r3, [r6]
 8109828:	4650      	mov	r0, sl
 810982a:	4659      	mov	r1, fp
 810982c:	f7f7 f896 	bl	810095c <__aeabi_ddiv>
 8109830:	e7d6      	b.n	81097e0 <_strtod_l+0x400>
 8109832:	9b06      	ldr	r3, [sp, #24]
 8109834:	eba5 0808 	sub.w	r8, r5, r8
 8109838:	4498      	add	r8, r3
 810983a:	f1b8 0f00 	cmp.w	r8, #0
 810983e:	dd74      	ble.n	810992a <_strtod_l+0x54a>
 8109840:	f018 030f 	ands.w	r3, r8, #15
 8109844:	d00a      	beq.n	810985c <_strtod_l+0x47c>
 8109846:	494f      	ldr	r1, [pc, #316]	; (8109984 <_strtod_l+0x5a4>)
 8109848:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 810984c:	4652      	mov	r2, sl
 810984e:	465b      	mov	r3, fp
 8109850:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109854:	f7f6 ff58 	bl	8100708 <__aeabi_dmul>
 8109858:	4682      	mov	sl, r0
 810985a:	468b      	mov	fp, r1
 810985c:	f038 080f 	bics.w	r8, r8, #15
 8109860:	d04f      	beq.n	8109902 <_strtod_l+0x522>
 8109862:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8109866:	dd22      	ble.n	81098ae <_strtod_l+0x4ce>
 8109868:	2500      	movs	r5, #0
 810986a:	462e      	mov	r6, r5
 810986c:	9507      	str	r5, [sp, #28]
 810986e:	9505      	str	r5, [sp, #20]
 8109870:	2322      	movs	r3, #34	; 0x22
 8109872:	f8df b118 	ldr.w	fp, [pc, #280]	; 810998c <_strtod_l+0x5ac>
 8109876:	6023      	str	r3, [r4, #0]
 8109878:	f04f 0a00 	mov.w	sl, #0
 810987c:	9b07      	ldr	r3, [sp, #28]
 810987e:	2b00      	cmp	r3, #0
 8109880:	f43f adf2 	beq.w	8109468 <_strtod_l+0x88>
 8109884:	9918      	ldr	r1, [sp, #96]	; 0x60
 8109886:	4620      	mov	r0, r4
 8109888:	f002 f96e 	bl	810bb68 <_Bfree>
 810988c:	9905      	ldr	r1, [sp, #20]
 810988e:	4620      	mov	r0, r4
 8109890:	f002 f96a 	bl	810bb68 <_Bfree>
 8109894:	4631      	mov	r1, r6
 8109896:	4620      	mov	r0, r4
 8109898:	f002 f966 	bl	810bb68 <_Bfree>
 810989c:	9907      	ldr	r1, [sp, #28]
 810989e:	4620      	mov	r0, r4
 81098a0:	f002 f962 	bl	810bb68 <_Bfree>
 81098a4:	4629      	mov	r1, r5
 81098a6:	4620      	mov	r0, r4
 81098a8:	f002 f95e 	bl	810bb68 <_Bfree>
 81098ac:	e5dc      	b.n	8109468 <_strtod_l+0x88>
 81098ae:	4b36      	ldr	r3, [pc, #216]	; (8109988 <_strtod_l+0x5a8>)
 81098b0:	9304      	str	r3, [sp, #16]
 81098b2:	2300      	movs	r3, #0
 81098b4:	ea4f 1828 	mov.w	r8, r8, asr #4
 81098b8:	4650      	mov	r0, sl
 81098ba:	4659      	mov	r1, fp
 81098bc:	4699      	mov	r9, r3
 81098be:	f1b8 0f01 	cmp.w	r8, #1
 81098c2:	dc21      	bgt.n	8109908 <_strtod_l+0x528>
 81098c4:	b10b      	cbz	r3, 81098ca <_strtod_l+0x4ea>
 81098c6:	4682      	mov	sl, r0
 81098c8:	468b      	mov	fp, r1
 81098ca:	4b2f      	ldr	r3, [pc, #188]	; (8109988 <_strtod_l+0x5a8>)
 81098cc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 81098d0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 81098d4:	4652      	mov	r2, sl
 81098d6:	465b      	mov	r3, fp
 81098d8:	e9d9 0100 	ldrd	r0, r1, [r9]
 81098dc:	f7f6 ff14 	bl	8100708 <__aeabi_dmul>
 81098e0:	4b2a      	ldr	r3, [pc, #168]	; (810998c <_strtod_l+0x5ac>)
 81098e2:	460a      	mov	r2, r1
 81098e4:	400b      	ands	r3, r1
 81098e6:	492a      	ldr	r1, [pc, #168]	; (8109990 <_strtod_l+0x5b0>)
 81098e8:	428b      	cmp	r3, r1
 81098ea:	4682      	mov	sl, r0
 81098ec:	d8bc      	bhi.n	8109868 <_strtod_l+0x488>
 81098ee:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 81098f2:	428b      	cmp	r3, r1
 81098f4:	bf86      	itte	hi
 81098f6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8109994 <_strtod_l+0x5b4>
 81098fa:	f04f 3aff 	movhi.w	sl, #4294967295
 81098fe:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8109902:	2300      	movs	r3, #0
 8109904:	9304      	str	r3, [sp, #16]
 8109906:	e084      	b.n	8109a12 <_strtod_l+0x632>
 8109908:	f018 0f01 	tst.w	r8, #1
 810990c:	d005      	beq.n	810991a <_strtod_l+0x53a>
 810990e:	9b04      	ldr	r3, [sp, #16]
 8109910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109914:	f7f6 fef8 	bl	8100708 <__aeabi_dmul>
 8109918:	2301      	movs	r3, #1
 810991a:	9a04      	ldr	r2, [sp, #16]
 810991c:	3208      	adds	r2, #8
 810991e:	f109 0901 	add.w	r9, r9, #1
 8109922:	ea4f 0868 	mov.w	r8, r8, asr #1
 8109926:	9204      	str	r2, [sp, #16]
 8109928:	e7c9      	b.n	81098be <_strtod_l+0x4de>
 810992a:	d0ea      	beq.n	8109902 <_strtod_l+0x522>
 810992c:	f1c8 0800 	rsb	r8, r8, #0
 8109930:	f018 020f 	ands.w	r2, r8, #15
 8109934:	d00a      	beq.n	810994c <_strtod_l+0x56c>
 8109936:	4b13      	ldr	r3, [pc, #76]	; (8109984 <_strtod_l+0x5a4>)
 8109938:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810993c:	4650      	mov	r0, sl
 810993e:	4659      	mov	r1, fp
 8109940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109944:	f7f7 f80a 	bl	810095c <__aeabi_ddiv>
 8109948:	4682      	mov	sl, r0
 810994a:	468b      	mov	fp, r1
 810994c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8109950:	d0d7      	beq.n	8109902 <_strtod_l+0x522>
 8109952:	f1b8 0f1f 	cmp.w	r8, #31
 8109956:	dd1f      	ble.n	8109998 <_strtod_l+0x5b8>
 8109958:	2500      	movs	r5, #0
 810995a:	462e      	mov	r6, r5
 810995c:	9507      	str	r5, [sp, #28]
 810995e:	9505      	str	r5, [sp, #20]
 8109960:	2322      	movs	r3, #34	; 0x22
 8109962:	f04f 0a00 	mov.w	sl, #0
 8109966:	f04f 0b00 	mov.w	fp, #0
 810996a:	6023      	str	r3, [r4, #0]
 810996c:	e786      	b.n	810987c <_strtod_l+0x49c>
 810996e:	bf00      	nop
 8109970:	0810cfb1 	.word	0x0810cfb1
 8109974:	0810cff4 	.word	0x0810cff4
 8109978:	0810cfa9 	.word	0x0810cfa9
 810997c:	0810d134 	.word	0x0810d134
 8109980:	0810d448 	.word	0x0810d448
 8109984:	0810d328 	.word	0x0810d328
 8109988:	0810d300 	.word	0x0810d300
 810998c:	7ff00000 	.word	0x7ff00000
 8109990:	7ca00000 	.word	0x7ca00000
 8109994:	7fefffff 	.word	0x7fefffff
 8109998:	f018 0310 	ands.w	r3, r8, #16
 810999c:	bf18      	it	ne
 810999e:	236a      	movne	r3, #106	; 0x6a
 81099a0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8109d50 <_strtod_l+0x970>
 81099a4:	9304      	str	r3, [sp, #16]
 81099a6:	4650      	mov	r0, sl
 81099a8:	4659      	mov	r1, fp
 81099aa:	2300      	movs	r3, #0
 81099ac:	f018 0f01 	tst.w	r8, #1
 81099b0:	d004      	beq.n	81099bc <_strtod_l+0x5dc>
 81099b2:	e9d9 2300 	ldrd	r2, r3, [r9]
 81099b6:	f7f6 fea7 	bl	8100708 <__aeabi_dmul>
 81099ba:	2301      	movs	r3, #1
 81099bc:	ea5f 0868 	movs.w	r8, r8, asr #1
 81099c0:	f109 0908 	add.w	r9, r9, #8
 81099c4:	d1f2      	bne.n	81099ac <_strtod_l+0x5cc>
 81099c6:	b10b      	cbz	r3, 81099cc <_strtod_l+0x5ec>
 81099c8:	4682      	mov	sl, r0
 81099ca:	468b      	mov	fp, r1
 81099cc:	9b04      	ldr	r3, [sp, #16]
 81099ce:	b1c3      	cbz	r3, 8109a02 <_strtod_l+0x622>
 81099d0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 81099d4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 81099d8:	2b00      	cmp	r3, #0
 81099da:	4659      	mov	r1, fp
 81099dc:	dd11      	ble.n	8109a02 <_strtod_l+0x622>
 81099de:	2b1f      	cmp	r3, #31
 81099e0:	f340 8124 	ble.w	8109c2c <_strtod_l+0x84c>
 81099e4:	2b34      	cmp	r3, #52	; 0x34
 81099e6:	bfde      	ittt	le
 81099e8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 81099ec:	f04f 33ff 	movle.w	r3, #4294967295
 81099f0:	fa03 f202 	lslle.w	r2, r3, r2
 81099f4:	f04f 0a00 	mov.w	sl, #0
 81099f8:	bfcc      	ite	gt
 81099fa:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 81099fe:	ea02 0b01 	andle.w	fp, r2, r1
 8109a02:	2200      	movs	r2, #0
 8109a04:	2300      	movs	r3, #0
 8109a06:	4650      	mov	r0, sl
 8109a08:	4659      	mov	r1, fp
 8109a0a:	f7f7 f8e5 	bl	8100bd8 <__aeabi_dcmpeq>
 8109a0e:	2800      	cmp	r0, #0
 8109a10:	d1a2      	bne.n	8109958 <_strtod_l+0x578>
 8109a12:	9b07      	ldr	r3, [sp, #28]
 8109a14:	9300      	str	r3, [sp, #0]
 8109a16:	9908      	ldr	r1, [sp, #32]
 8109a18:	462b      	mov	r3, r5
 8109a1a:	463a      	mov	r2, r7
 8109a1c:	4620      	mov	r0, r4
 8109a1e:	f002 f90b 	bl	810bc38 <__s2b>
 8109a22:	9007      	str	r0, [sp, #28]
 8109a24:	2800      	cmp	r0, #0
 8109a26:	f43f af1f 	beq.w	8109868 <_strtod_l+0x488>
 8109a2a:	9b05      	ldr	r3, [sp, #20]
 8109a2c:	1b9e      	subs	r6, r3, r6
 8109a2e:	9b06      	ldr	r3, [sp, #24]
 8109a30:	2b00      	cmp	r3, #0
 8109a32:	bfb4      	ite	lt
 8109a34:	4633      	movlt	r3, r6
 8109a36:	2300      	movge	r3, #0
 8109a38:	930c      	str	r3, [sp, #48]	; 0x30
 8109a3a:	9b06      	ldr	r3, [sp, #24]
 8109a3c:	2500      	movs	r5, #0
 8109a3e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8109a42:	9312      	str	r3, [sp, #72]	; 0x48
 8109a44:	462e      	mov	r6, r5
 8109a46:	9b07      	ldr	r3, [sp, #28]
 8109a48:	4620      	mov	r0, r4
 8109a4a:	6859      	ldr	r1, [r3, #4]
 8109a4c:	f002 f84c 	bl	810bae8 <_Balloc>
 8109a50:	9005      	str	r0, [sp, #20]
 8109a52:	2800      	cmp	r0, #0
 8109a54:	f43f af0c 	beq.w	8109870 <_strtod_l+0x490>
 8109a58:	9b07      	ldr	r3, [sp, #28]
 8109a5a:	691a      	ldr	r2, [r3, #16]
 8109a5c:	3202      	adds	r2, #2
 8109a5e:	f103 010c 	add.w	r1, r3, #12
 8109a62:	0092      	lsls	r2, r2, #2
 8109a64:	300c      	adds	r0, #12
 8109a66:	f002 f831 	bl	810bacc <memcpy>
 8109a6a:	ec4b ab10 	vmov	d0, sl, fp
 8109a6e:	aa1a      	add	r2, sp, #104	; 0x68
 8109a70:	a919      	add	r1, sp, #100	; 0x64
 8109a72:	4620      	mov	r0, r4
 8109a74:	f002 fc26 	bl	810c2c4 <__d2b>
 8109a78:	ec4b ab18 	vmov	d8, sl, fp
 8109a7c:	9018      	str	r0, [sp, #96]	; 0x60
 8109a7e:	2800      	cmp	r0, #0
 8109a80:	f43f aef6 	beq.w	8109870 <_strtod_l+0x490>
 8109a84:	2101      	movs	r1, #1
 8109a86:	4620      	mov	r0, r4
 8109a88:	f002 f970 	bl	810bd6c <__i2b>
 8109a8c:	4606      	mov	r6, r0
 8109a8e:	2800      	cmp	r0, #0
 8109a90:	f43f aeee 	beq.w	8109870 <_strtod_l+0x490>
 8109a94:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8109a96:	9904      	ldr	r1, [sp, #16]
 8109a98:	2b00      	cmp	r3, #0
 8109a9a:	bfab      	itete	ge
 8109a9c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8109a9e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8109aa0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8109aa2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8109aa6:	bfac      	ite	ge
 8109aa8:	eb03 0902 	addge.w	r9, r3, r2
 8109aac:	1ad7      	sublt	r7, r2, r3
 8109aae:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8109ab0:	eba3 0801 	sub.w	r8, r3, r1
 8109ab4:	4490      	add	r8, r2
 8109ab6:	4ba1      	ldr	r3, [pc, #644]	; (8109d3c <_strtod_l+0x95c>)
 8109ab8:	f108 38ff 	add.w	r8, r8, #4294967295
 8109abc:	4598      	cmp	r8, r3
 8109abe:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8109ac2:	f280 80c7 	bge.w	8109c54 <_strtod_l+0x874>
 8109ac6:	eba3 0308 	sub.w	r3, r3, r8
 8109aca:	2b1f      	cmp	r3, #31
 8109acc:	eba2 0203 	sub.w	r2, r2, r3
 8109ad0:	f04f 0101 	mov.w	r1, #1
 8109ad4:	f300 80b1 	bgt.w	8109c3a <_strtod_l+0x85a>
 8109ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8109adc:	930d      	str	r3, [sp, #52]	; 0x34
 8109ade:	2300      	movs	r3, #0
 8109ae0:	9308      	str	r3, [sp, #32]
 8109ae2:	eb09 0802 	add.w	r8, r9, r2
 8109ae6:	9b04      	ldr	r3, [sp, #16]
 8109ae8:	45c1      	cmp	r9, r8
 8109aea:	4417      	add	r7, r2
 8109aec:	441f      	add	r7, r3
 8109aee:	464b      	mov	r3, r9
 8109af0:	bfa8      	it	ge
 8109af2:	4643      	movge	r3, r8
 8109af4:	42bb      	cmp	r3, r7
 8109af6:	bfa8      	it	ge
 8109af8:	463b      	movge	r3, r7
 8109afa:	2b00      	cmp	r3, #0
 8109afc:	bfc2      	ittt	gt
 8109afe:	eba8 0803 	subgt.w	r8, r8, r3
 8109b02:	1aff      	subgt	r7, r7, r3
 8109b04:	eba9 0903 	subgt.w	r9, r9, r3
 8109b08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8109b0a:	2b00      	cmp	r3, #0
 8109b0c:	dd17      	ble.n	8109b3e <_strtod_l+0x75e>
 8109b0e:	4631      	mov	r1, r6
 8109b10:	461a      	mov	r2, r3
 8109b12:	4620      	mov	r0, r4
 8109b14:	f002 f9ea 	bl	810beec <__pow5mult>
 8109b18:	4606      	mov	r6, r0
 8109b1a:	2800      	cmp	r0, #0
 8109b1c:	f43f aea8 	beq.w	8109870 <_strtod_l+0x490>
 8109b20:	4601      	mov	r1, r0
 8109b22:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8109b24:	4620      	mov	r0, r4
 8109b26:	f002 f937 	bl	810bd98 <__multiply>
 8109b2a:	900b      	str	r0, [sp, #44]	; 0x2c
 8109b2c:	2800      	cmp	r0, #0
 8109b2e:	f43f ae9f 	beq.w	8109870 <_strtod_l+0x490>
 8109b32:	9918      	ldr	r1, [sp, #96]	; 0x60
 8109b34:	4620      	mov	r0, r4
 8109b36:	f002 f817 	bl	810bb68 <_Bfree>
 8109b3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109b3c:	9318      	str	r3, [sp, #96]	; 0x60
 8109b3e:	f1b8 0f00 	cmp.w	r8, #0
 8109b42:	f300 808c 	bgt.w	8109c5e <_strtod_l+0x87e>
 8109b46:	9b06      	ldr	r3, [sp, #24]
 8109b48:	2b00      	cmp	r3, #0
 8109b4a:	dd08      	ble.n	8109b5e <_strtod_l+0x77e>
 8109b4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8109b4e:	9905      	ldr	r1, [sp, #20]
 8109b50:	4620      	mov	r0, r4
 8109b52:	f002 f9cb 	bl	810beec <__pow5mult>
 8109b56:	9005      	str	r0, [sp, #20]
 8109b58:	2800      	cmp	r0, #0
 8109b5a:	f43f ae89 	beq.w	8109870 <_strtod_l+0x490>
 8109b5e:	2f00      	cmp	r7, #0
 8109b60:	dd08      	ble.n	8109b74 <_strtod_l+0x794>
 8109b62:	9905      	ldr	r1, [sp, #20]
 8109b64:	463a      	mov	r2, r7
 8109b66:	4620      	mov	r0, r4
 8109b68:	f002 fa1a 	bl	810bfa0 <__lshift>
 8109b6c:	9005      	str	r0, [sp, #20]
 8109b6e:	2800      	cmp	r0, #0
 8109b70:	f43f ae7e 	beq.w	8109870 <_strtod_l+0x490>
 8109b74:	f1b9 0f00 	cmp.w	r9, #0
 8109b78:	dd08      	ble.n	8109b8c <_strtod_l+0x7ac>
 8109b7a:	4631      	mov	r1, r6
 8109b7c:	464a      	mov	r2, r9
 8109b7e:	4620      	mov	r0, r4
 8109b80:	f002 fa0e 	bl	810bfa0 <__lshift>
 8109b84:	4606      	mov	r6, r0
 8109b86:	2800      	cmp	r0, #0
 8109b88:	f43f ae72 	beq.w	8109870 <_strtod_l+0x490>
 8109b8c:	9a05      	ldr	r2, [sp, #20]
 8109b8e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8109b90:	4620      	mov	r0, r4
 8109b92:	f002 fa91 	bl	810c0b8 <__mdiff>
 8109b96:	4605      	mov	r5, r0
 8109b98:	2800      	cmp	r0, #0
 8109b9a:	f43f ae69 	beq.w	8109870 <_strtod_l+0x490>
 8109b9e:	68c3      	ldr	r3, [r0, #12]
 8109ba0:	930b      	str	r3, [sp, #44]	; 0x2c
 8109ba2:	2300      	movs	r3, #0
 8109ba4:	60c3      	str	r3, [r0, #12]
 8109ba6:	4631      	mov	r1, r6
 8109ba8:	f002 fa6a 	bl	810c080 <__mcmp>
 8109bac:	2800      	cmp	r0, #0
 8109bae:	da60      	bge.n	8109c72 <_strtod_l+0x892>
 8109bb0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109bb2:	ea53 030a 	orrs.w	r3, r3, sl
 8109bb6:	f040 8082 	bne.w	8109cbe <_strtod_l+0x8de>
 8109bba:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8109bbe:	2b00      	cmp	r3, #0
 8109bc0:	d17d      	bne.n	8109cbe <_strtod_l+0x8de>
 8109bc2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8109bc6:	0d1b      	lsrs	r3, r3, #20
 8109bc8:	051b      	lsls	r3, r3, #20
 8109bca:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8109bce:	d976      	bls.n	8109cbe <_strtod_l+0x8de>
 8109bd0:	696b      	ldr	r3, [r5, #20]
 8109bd2:	b913      	cbnz	r3, 8109bda <_strtod_l+0x7fa>
 8109bd4:	692b      	ldr	r3, [r5, #16]
 8109bd6:	2b01      	cmp	r3, #1
 8109bd8:	dd71      	ble.n	8109cbe <_strtod_l+0x8de>
 8109bda:	4629      	mov	r1, r5
 8109bdc:	2201      	movs	r2, #1
 8109bde:	4620      	mov	r0, r4
 8109be0:	f002 f9de 	bl	810bfa0 <__lshift>
 8109be4:	4631      	mov	r1, r6
 8109be6:	4605      	mov	r5, r0
 8109be8:	f002 fa4a 	bl	810c080 <__mcmp>
 8109bec:	2800      	cmp	r0, #0
 8109bee:	dd66      	ble.n	8109cbe <_strtod_l+0x8de>
 8109bf0:	9904      	ldr	r1, [sp, #16]
 8109bf2:	4a53      	ldr	r2, [pc, #332]	; (8109d40 <_strtod_l+0x960>)
 8109bf4:	465b      	mov	r3, fp
 8109bf6:	2900      	cmp	r1, #0
 8109bf8:	f000 8081 	beq.w	8109cfe <_strtod_l+0x91e>
 8109bfc:	ea02 010b 	and.w	r1, r2, fp
 8109c00:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8109c04:	dc7b      	bgt.n	8109cfe <_strtod_l+0x91e>
 8109c06:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8109c0a:	f77f aea9 	ble.w	8109960 <_strtod_l+0x580>
 8109c0e:	4b4d      	ldr	r3, [pc, #308]	; (8109d44 <_strtod_l+0x964>)
 8109c10:	4650      	mov	r0, sl
 8109c12:	4659      	mov	r1, fp
 8109c14:	2200      	movs	r2, #0
 8109c16:	f7f6 fd77 	bl	8100708 <__aeabi_dmul>
 8109c1a:	460b      	mov	r3, r1
 8109c1c:	4303      	orrs	r3, r0
 8109c1e:	bf08      	it	eq
 8109c20:	2322      	moveq	r3, #34	; 0x22
 8109c22:	4682      	mov	sl, r0
 8109c24:	468b      	mov	fp, r1
 8109c26:	bf08      	it	eq
 8109c28:	6023      	streq	r3, [r4, #0]
 8109c2a:	e62b      	b.n	8109884 <_strtod_l+0x4a4>
 8109c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8109c30:	fa02 f303 	lsl.w	r3, r2, r3
 8109c34:	ea03 0a0a 	and.w	sl, r3, sl
 8109c38:	e6e3      	b.n	8109a02 <_strtod_l+0x622>
 8109c3a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8109c3e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8109c42:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8109c46:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8109c4a:	fa01 f308 	lsl.w	r3, r1, r8
 8109c4e:	9308      	str	r3, [sp, #32]
 8109c50:	910d      	str	r1, [sp, #52]	; 0x34
 8109c52:	e746      	b.n	8109ae2 <_strtod_l+0x702>
 8109c54:	2300      	movs	r3, #0
 8109c56:	9308      	str	r3, [sp, #32]
 8109c58:	2301      	movs	r3, #1
 8109c5a:	930d      	str	r3, [sp, #52]	; 0x34
 8109c5c:	e741      	b.n	8109ae2 <_strtod_l+0x702>
 8109c5e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8109c60:	4642      	mov	r2, r8
 8109c62:	4620      	mov	r0, r4
 8109c64:	f002 f99c 	bl	810bfa0 <__lshift>
 8109c68:	9018      	str	r0, [sp, #96]	; 0x60
 8109c6a:	2800      	cmp	r0, #0
 8109c6c:	f47f af6b 	bne.w	8109b46 <_strtod_l+0x766>
 8109c70:	e5fe      	b.n	8109870 <_strtod_l+0x490>
 8109c72:	465f      	mov	r7, fp
 8109c74:	d16e      	bne.n	8109d54 <_strtod_l+0x974>
 8109c76:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8109c78:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8109c7c:	b342      	cbz	r2, 8109cd0 <_strtod_l+0x8f0>
 8109c7e:	4a32      	ldr	r2, [pc, #200]	; (8109d48 <_strtod_l+0x968>)
 8109c80:	4293      	cmp	r3, r2
 8109c82:	d128      	bne.n	8109cd6 <_strtod_l+0x8f6>
 8109c84:	9b04      	ldr	r3, [sp, #16]
 8109c86:	4651      	mov	r1, sl
 8109c88:	b1eb      	cbz	r3, 8109cc6 <_strtod_l+0x8e6>
 8109c8a:	4b2d      	ldr	r3, [pc, #180]	; (8109d40 <_strtod_l+0x960>)
 8109c8c:	403b      	ands	r3, r7
 8109c8e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8109c92:	f04f 32ff 	mov.w	r2, #4294967295
 8109c96:	d819      	bhi.n	8109ccc <_strtod_l+0x8ec>
 8109c98:	0d1b      	lsrs	r3, r3, #20
 8109c9a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8109c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8109ca2:	4299      	cmp	r1, r3
 8109ca4:	d117      	bne.n	8109cd6 <_strtod_l+0x8f6>
 8109ca6:	4b29      	ldr	r3, [pc, #164]	; (8109d4c <_strtod_l+0x96c>)
 8109ca8:	429f      	cmp	r7, r3
 8109caa:	d102      	bne.n	8109cb2 <_strtod_l+0x8d2>
 8109cac:	3101      	adds	r1, #1
 8109cae:	f43f addf 	beq.w	8109870 <_strtod_l+0x490>
 8109cb2:	4b23      	ldr	r3, [pc, #140]	; (8109d40 <_strtod_l+0x960>)
 8109cb4:	403b      	ands	r3, r7
 8109cb6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8109cba:	f04f 0a00 	mov.w	sl, #0
 8109cbe:	9b04      	ldr	r3, [sp, #16]
 8109cc0:	2b00      	cmp	r3, #0
 8109cc2:	d1a4      	bne.n	8109c0e <_strtod_l+0x82e>
 8109cc4:	e5de      	b.n	8109884 <_strtod_l+0x4a4>
 8109cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8109cca:	e7ea      	b.n	8109ca2 <_strtod_l+0x8c2>
 8109ccc:	4613      	mov	r3, r2
 8109cce:	e7e8      	b.n	8109ca2 <_strtod_l+0x8c2>
 8109cd0:	ea53 030a 	orrs.w	r3, r3, sl
 8109cd4:	d08c      	beq.n	8109bf0 <_strtod_l+0x810>
 8109cd6:	9b08      	ldr	r3, [sp, #32]
 8109cd8:	b1db      	cbz	r3, 8109d12 <_strtod_l+0x932>
 8109cda:	423b      	tst	r3, r7
 8109cdc:	d0ef      	beq.n	8109cbe <_strtod_l+0x8de>
 8109cde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109ce0:	9a04      	ldr	r2, [sp, #16]
 8109ce2:	4650      	mov	r0, sl
 8109ce4:	4659      	mov	r1, fp
 8109ce6:	b1c3      	cbz	r3, 8109d1a <_strtod_l+0x93a>
 8109ce8:	f7ff fb5e 	bl	81093a8 <sulp>
 8109cec:	4602      	mov	r2, r0
 8109cee:	460b      	mov	r3, r1
 8109cf0:	ec51 0b18 	vmov	r0, r1, d8
 8109cf4:	f7f6 fb52 	bl	810039c <__adddf3>
 8109cf8:	4682      	mov	sl, r0
 8109cfa:	468b      	mov	fp, r1
 8109cfc:	e7df      	b.n	8109cbe <_strtod_l+0x8de>
 8109cfe:	4013      	ands	r3, r2
 8109d00:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8109d04:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8109d08:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8109d0c:	f04f 3aff 	mov.w	sl, #4294967295
 8109d10:	e7d5      	b.n	8109cbe <_strtod_l+0x8de>
 8109d12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8109d14:	ea13 0f0a 	tst.w	r3, sl
 8109d18:	e7e0      	b.n	8109cdc <_strtod_l+0x8fc>
 8109d1a:	f7ff fb45 	bl	81093a8 <sulp>
 8109d1e:	4602      	mov	r2, r0
 8109d20:	460b      	mov	r3, r1
 8109d22:	ec51 0b18 	vmov	r0, r1, d8
 8109d26:	f7f6 fb37 	bl	8100398 <__aeabi_dsub>
 8109d2a:	2200      	movs	r2, #0
 8109d2c:	2300      	movs	r3, #0
 8109d2e:	4682      	mov	sl, r0
 8109d30:	468b      	mov	fp, r1
 8109d32:	f7f6 ff51 	bl	8100bd8 <__aeabi_dcmpeq>
 8109d36:	2800      	cmp	r0, #0
 8109d38:	d0c1      	beq.n	8109cbe <_strtod_l+0x8de>
 8109d3a:	e611      	b.n	8109960 <_strtod_l+0x580>
 8109d3c:	fffffc02 	.word	0xfffffc02
 8109d40:	7ff00000 	.word	0x7ff00000
 8109d44:	39500000 	.word	0x39500000
 8109d48:	000fffff 	.word	0x000fffff
 8109d4c:	7fefffff 	.word	0x7fefffff
 8109d50:	0810d008 	.word	0x0810d008
 8109d54:	4631      	mov	r1, r6
 8109d56:	4628      	mov	r0, r5
 8109d58:	f002 fb10 	bl	810c37c <__ratio>
 8109d5c:	ec59 8b10 	vmov	r8, r9, d0
 8109d60:	ee10 0a10 	vmov	r0, s0
 8109d64:	2200      	movs	r2, #0
 8109d66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8109d6a:	4649      	mov	r1, r9
 8109d6c:	f7f6 ff48 	bl	8100c00 <__aeabi_dcmple>
 8109d70:	2800      	cmp	r0, #0
 8109d72:	d07a      	beq.n	8109e6a <_strtod_l+0xa8a>
 8109d74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109d76:	2b00      	cmp	r3, #0
 8109d78:	d04a      	beq.n	8109e10 <_strtod_l+0xa30>
 8109d7a:	4b95      	ldr	r3, [pc, #596]	; (8109fd0 <_strtod_l+0xbf0>)
 8109d7c:	2200      	movs	r2, #0
 8109d7e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8109d82:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8109fd0 <_strtod_l+0xbf0>
 8109d86:	f04f 0800 	mov.w	r8, #0
 8109d8a:	4b92      	ldr	r3, [pc, #584]	; (8109fd4 <_strtod_l+0xbf4>)
 8109d8c:	403b      	ands	r3, r7
 8109d8e:	930d      	str	r3, [sp, #52]	; 0x34
 8109d90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8109d92:	4b91      	ldr	r3, [pc, #580]	; (8109fd8 <_strtod_l+0xbf8>)
 8109d94:	429a      	cmp	r2, r3
 8109d96:	f040 80b0 	bne.w	8109efa <_strtod_l+0xb1a>
 8109d9a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8109d9e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8109da2:	ec4b ab10 	vmov	d0, sl, fp
 8109da6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8109daa:	f002 fa0f 	bl	810c1cc <__ulp>
 8109dae:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8109db2:	ec53 2b10 	vmov	r2, r3, d0
 8109db6:	f7f6 fca7 	bl	8100708 <__aeabi_dmul>
 8109dba:	4652      	mov	r2, sl
 8109dbc:	465b      	mov	r3, fp
 8109dbe:	f7f6 faed 	bl	810039c <__adddf3>
 8109dc2:	460b      	mov	r3, r1
 8109dc4:	4983      	ldr	r1, [pc, #524]	; (8109fd4 <_strtod_l+0xbf4>)
 8109dc6:	4a85      	ldr	r2, [pc, #532]	; (8109fdc <_strtod_l+0xbfc>)
 8109dc8:	4019      	ands	r1, r3
 8109dca:	4291      	cmp	r1, r2
 8109dcc:	4682      	mov	sl, r0
 8109dce:	d960      	bls.n	8109e92 <_strtod_l+0xab2>
 8109dd0:	ee18 3a90 	vmov	r3, s17
 8109dd4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8109dd8:	4293      	cmp	r3, r2
 8109dda:	d104      	bne.n	8109de6 <_strtod_l+0xa06>
 8109ddc:	ee18 3a10 	vmov	r3, s16
 8109de0:	3301      	adds	r3, #1
 8109de2:	f43f ad45 	beq.w	8109870 <_strtod_l+0x490>
 8109de6:	f8df b200 	ldr.w	fp, [pc, #512]	; 8109fe8 <_strtod_l+0xc08>
 8109dea:	f04f 3aff 	mov.w	sl, #4294967295
 8109dee:	9918      	ldr	r1, [sp, #96]	; 0x60
 8109df0:	4620      	mov	r0, r4
 8109df2:	f001 feb9 	bl	810bb68 <_Bfree>
 8109df6:	9905      	ldr	r1, [sp, #20]
 8109df8:	4620      	mov	r0, r4
 8109dfa:	f001 feb5 	bl	810bb68 <_Bfree>
 8109dfe:	4631      	mov	r1, r6
 8109e00:	4620      	mov	r0, r4
 8109e02:	f001 feb1 	bl	810bb68 <_Bfree>
 8109e06:	4629      	mov	r1, r5
 8109e08:	4620      	mov	r0, r4
 8109e0a:	f001 fead 	bl	810bb68 <_Bfree>
 8109e0e:	e61a      	b.n	8109a46 <_strtod_l+0x666>
 8109e10:	f1ba 0f00 	cmp.w	sl, #0
 8109e14:	d11b      	bne.n	8109e4e <_strtod_l+0xa6e>
 8109e16:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8109e1a:	b9f3      	cbnz	r3, 8109e5a <_strtod_l+0xa7a>
 8109e1c:	4b6c      	ldr	r3, [pc, #432]	; (8109fd0 <_strtod_l+0xbf0>)
 8109e1e:	2200      	movs	r2, #0
 8109e20:	4640      	mov	r0, r8
 8109e22:	4649      	mov	r1, r9
 8109e24:	f7f6 fee2 	bl	8100bec <__aeabi_dcmplt>
 8109e28:	b9d0      	cbnz	r0, 8109e60 <_strtod_l+0xa80>
 8109e2a:	4640      	mov	r0, r8
 8109e2c:	4649      	mov	r1, r9
 8109e2e:	4b6c      	ldr	r3, [pc, #432]	; (8109fe0 <_strtod_l+0xc00>)
 8109e30:	2200      	movs	r2, #0
 8109e32:	f7f6 fc69 	bl	8100708 <__aeabi_dmul>
 8109e36:	4680      	mov	r8, r0
 8109e38:	4689      	mov	r9, r1
 8109e3a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8109e3e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8109e42:	9315      	str	r3, [sp, #84]	; 0x54
 8109e44:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8109e48:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8109e4c:	e79d      	b.n	8109d8a <_strtod_l+0x9aa>
 8109e4e:	f1ba 0f01 	cmp.w	sl, #1
 8109e52:	d102      	bne.n	8109e5a <_strtod_l+0xa7a>
 8109e54:	2f00      	cmp	r7, #0
 8109e56:	f43f ad83 	beq.w	8109960 <_strtod_l+0x580>
 8109e5a:	4b62      	ldr	r3, [pc, #392]	; (8109fe4 <_strtod_l+0xc04>)
 8109e5c:	2200      	movs	r2, #0
 8109e5e:	e78e      	b.n	8109d7e <_strtod_l+0x99e>
 8109e60:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8109fe0 <_strtod_l+0xc00>
 8109e64:	f04f 0800 	mov.w	r8, #0
 8109e68:	e7e7      	b.n	8109e3a <_strtod_l+0xa5a>
 8109e6a:	4b5d      	ldr	r3, [pc, #372]	; (8109fe0 <_strtod_l+0xc00>)
 8109e6c:	4640      	mov	r0, r8
 8109e6e:	4649      	mov	r1, r9
 8109e70:	2200      	movs	r2, #0
 8109e72:	f7f6 fc49 	bl	8100708 <__aeabi_dmul>
 8109e76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109e78:	4680      	mov	r8, r0
 8109e7a:	4689      	mov	r9, r1
 8109e7c:	b933      	cbnz	r3, 8109e8c <_strtod_l+0xaac>
 8109e7e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8109e82:	900e      	str	r0, [sp, #56]	; 0x38
 8109e84:	930f      	str	r3, [sp, #60]	; 0x3c
 8109e86:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8109e8a:	e7dd      	b.n	8109e48 <_strtod_l+0xa68>
 8109e8c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8109e90:	e7f9      	b.n	8109e86 <_strtod_l+0xaa6>
 8109e92:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8109e96:	9b04      	ldr	r3, [sp, #16]
 8109e98:	2b00      	cmp	r3, #0
 8109e9a:	d1a8      	bne.n	8109dee <_strtod_l+0xa0e>
 8109e9c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8109ea0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8109ea2:	0d1b      	lsrs	r3, r3, #20
 8109ea4:	051b      	lsls	r3, r3, #20
 8109ea6:	429a      	cmp	r2, r3
 8109ea8:	d1a1      	bne.n	8109dee <_strtod_l+0xa0e>
 8109eaa:	4640      	mov	r0, r8
 8109eac:	4649      	mov	r1, r9
 8109eae:	f7f6 ff8b 	bl	8100dc8 <__aeabi_d2lz>
 8109eb2:	f7f6 fbfb 	bl	81006ac <__aeabi_l2d>
 8109eb6:	4602      	mov	r2, r0
 8109eb8:	460b      	mov	r3, r1
 8109eba:	4640      	mov	r0, r8
 8109ebc:	4649      	mov	r1, r9
 8109ebe:	f7f6 fa6b 	bl	8100398 <__aeabi_dsub>
 8109ec2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8109ec4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8109ec8:	ea43 030a 	orr.w	r3, r3, sl
 8109ecc:	4313      	orrs	r3, r2
 8109ece:	4680      	mov	r8, r0
 8109ed0:	4689      	mov	r9, r1
 8109ed2:	d055      	beq.n	8109f80 <_strtod_l+0xba0>
 8109ed4:	a336      	add	r3, pc, #216	; (adr r3, 8109fb0 <_strtod_l+0xbd0>)
 8109ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109eda:	f7f6 fe87 	bl	8100bec <__aeabi_dcmplt>
 8109ede:	2800      	cmp	r0, #0
 8109ee0:	f47f acd0 	bne.w	8109884 <_strtod_l+0x4a4>
 8109ee4:	a334      	add	r3, pc, #208	; (adr r3, 8109fb8 <_strtod_l+0xbd8>)
 8109ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109eea:	4640      	mov	r0, r8
 8109eec:	4649      	mov	r1, r9
 8109eee:	f7f6 fe9b 	bl	8100c28 <__aeabi_dcmpgt>
 8109ef2:	2800      	cmp	r0, #0
 8109ef4:	f43f af7b 	beq.w	8109dee <_strtod_l+0xa0e>
 8109ef8:	e4c4      	b.n	8109884 <_strtod_l+0x4a4>
 8109efa:	9b04      	ldr	r3, [sp, #16]
 8109efc:	b333      	cbz	r3, 8109f4c <_strtod_l+0xb6c>
 8109efe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8109f00:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8109f04:	d822      	bhi.n	8109f4c <_strtod_l+0xb6c>
 8109f06:	a32e      	add	r3, pc, #184	; (adr r3, 8109fc0 <_strtod_l+0xbe0>)
 8109f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109f0c:	4640      	mov	r0, r8
 8109f0e:	4649      	mov	r1, r9
 8109f10:	f7f6 fe76 	bl	8100c00 <__aeabi_dcmple>
 8109f14:	b1a0      	cbz	r0, 8109f40 <_strtod_l+0xb60>
 8109f16:	4649      	mov	r1, r9
 8109f18:	4640      	mov	r0, r8
 8109f1a:	f7f6 fecd 	bl	8100cb8 <__aeabi_d2uiz>
 8109f1e:	2801      	cmp	r0, #1
 8109f20:	bf38      	it	cc
 8109f22:	2001      	movcc	r0, #1
 8109f24:	f7f6 fb76 	bl	8100614 <__aeabi_ui2d>
 8109f28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109f2a:	4680      	mov	r8, r0
 8109f2c:	4689      	mov	r9, r1
 8109f2e:	bb23      	cbnz	r3, 8109f7a <_strtod_l+0xb9a>
 8109f30:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8109f34:	9010      	str	r0, [sp, #64]	; 0x40
 8109f36:	9311      	str	r3, [sp, #68]	; 0x44
 8109f38:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8109f3c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8109f40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109f42:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8109f44:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8109f48:	1a9b      	subs	r3, r3, r2
 8109f4a:	9309      	str	r3, [sp, #36]	; 0x24
 8109f4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8109f50:	eeb0 0a48 	vmov.f32	s0, s16
 8109f54:	eef0 0a68 	vmov.f32	s1, s17
 8109f58:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8109f5c:	f002 f936 	bl	810c1cc <__ulp>
 8109f60:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8109f64:	ec53 2b10 	vmov	r2, r3, d0
 8109f68:	f7f6 fbce 	bl	8100708 <__aeabi_dmul>
 8109f6c:	ec53 2b18 	vmov	r2, r3, d8
 8109f70:	f7f6 fa14 	bl	810039c <__adddf3>
 8109f74:	4682      	mov	sl, r0
 8109f76:	468b      	mov	fp, r1
 8109f78:	e78d      	b.n	8109e96 <_strtod_l+0xab6>
 8109f7a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8109f7e:	e7db      	b.n	8109f38 <_strtod_l+0xb58>
 8109f80:	a311      	add	r3, pc, #68	; (adr r3, 8109fc8 <_strtod_l+0xbe8>)
 8109f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109f86:	f7f6 fe31 	bl	8100bec <__aeabi_dcmplt>
 8109f8a:	e7b2      	b.n	8109ef2 <_strtod_l+0xb12>
 8109f8c:	2300      	movs	r3, #0
 8109f8e:	930a      	str	r3, [sp, #40]	; 0x28
 8109f90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8109f92:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8109f94:	6013      	str	r3, [r2, #0]
 8109f96:	f7ff ba6b 	b.w	8109470 <_strtod_l+0x90>
 8109f9a:	2a65      	cmp	r2, #101	; 0x65
 8109f9c:	f43f ab5f 	beq.w	810965e <_strtod_l+0x27e>
 8109fa0:	2a45      	cmp	r2, #69	; 0x45
 8109fa2:	f43f ab5c 	beq.w	810965e <_strtod_l+0x27e>
 8109fa6:	2301      	movs	r3, #1
 8109fa8:	f7ff bb94 	b.w	81096d4 <_strtod_l+0x2f4>
 8109fac:	f3af 8000 	nop.w
 8109fb0:	94a03595 	.word	0x94a03595
 8109fb4:	3fdfffff 	.word	0x3fdfffff
 8109fb8:	35afe535 	.word	0x35afe535
 8109fbc:	3fe00000 	.word	0x3fe00000
 8109fc0:	ffc00000 	.word	0xffc00000
 8109fc4:	41dfffff 	.word	0x41dfffff
 8109fc8:	94a03595 	.word	0x94a03595
 8109fcc:	3fcfffff 	.word	0x3fcfffff
 8109fd0:	3ff00000 	.word	0x3ff00000
 8109fd4:	7ff00000 	.word	0x7ff00000
 8109fd8:	7fe00000 	.word	0x7fe00000
 8109fdc:	7c9fffff 	.word	0x7c9fffff
 8109fe0:	3fe00000 	.word	0x3fe00000
 8109fe4:	bff00000 	.word	0xbff00000
 8109fe8:	7fefffff 	.word	0x7fefffff

08109fec <_strtod_r>:
 8109fec:	4b01      	ldr	r3, [pc, #4]	; (8109ff4 <_strtod_r+0x8>)
 8109fee:	f7ff b9f7 	b.w	81093e0 <_strtod_l>
 8109ff2:	bf00      	nop
 8109ff4:	1000007c 	.word	0x1000007c

08109ff8 <_strtol_l.constprop.0>:
 8109ff8:	2b01      	cmp	r3, #1
 8109ffa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8109ffe:	d001      	beq.n	810a004 <_strtol_l.constprop.0+0xc>
 810a000:	2b24      	cmp	r3, #36	; 0x24
 810a002:	d906      	bls.n	810a012 <_strtol_l.constprop.0+0x1a>
 810a004:	f7fe fa70 	bl	81084e8 <__errno>
 810a008:	2316      	movs	r3, #22
 810a00a:	6003      	str	r3, [r0, #0]
 810a00c:	2000      	movs	r0, #0
 810a00e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810a012:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 810a0f8 <_strtol_l.constprop.0+0x100>
 810a016:	460d      	mov	r5, r1
 810a018:	462e      	mov	r6, r5
 810a01a:	f815 4b01 	ldrb.w	r4, [r5], #1
 810a01e:	f814 700c 	ldrb.w	r7, [r4, ip]
 810a022:	f017 0708 	ands.w	r7, r7, #8
 810a026:	d1f7      	bne.n	810a018 <_strtol_l.constprop.0+0x20>
 810a028:	2c2d      	cmp	r4, #45	; 0x2d
 810a02a:	d132      	bne.n	810a092 <_strtol_l.constprop.0+0x9a>
 810a02c:	782c      	ldrb	r4, [r5, #0]
 810a02e:	2701      	movs	r7, #1
 810a030:	1cb5      	adds	r5, r6, #2
 810a032:	2b00      	cmp	r3, #0
 810a034:	d05b      	beq.n	810a0ee <_strtol_l.constprop.0+0xf6>
 810a036:	2b10      	cmp	r3, #16
 810a038:	d109      	bne.n	810a04e <_strtol_l.constprop.0+0x56>
 810a03a:	2c30      	cmp	r4, #48	; 0x30
 810a03c:	d107      	bne.n	810a04e <_strtol_l.constprop.0+0x56>
 810a03e:	782c      	ldrb	r4, [r5, #0]
 810a040:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 810a044:	2c58      	cmp	r4, #88	; 0x58
 810a046:	d14d      	bne.n	810a0e4 <_strtol_l.constprop.0+0xec>
 810a048:	786c      	ldrb	r4, [r5, #1]
 810a04a:	2310      	movs	r3, #16
 810a04c:	3502      	adds	r5, #2
 810a04e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 810a052:	f108 38ff 	add.w	r8, r8, #4294967295
 810a056:	f04f 0c00 	mov.w	ip, #0
 810a05a:	fbb8 f9f3 	udiv	r9, r8, r3
 810a05e:	4666      	mov	r6, ip
 810a060:	fb03 8a19 	mls	sl, r3, r9, r8
 810a064:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 810a068:	f1be 0f09 	cmp.w	lr, #9
 810a06c:	d816      	bhi.n	810a09c <_strtol_l.constprop.0+0xa4>
 810a06e:	4674      	mov	r4, lr
 810a070:	42a3      	cmp	r3, r4
 810a072:	dd24      	ble.n	810a0be <_strtol_l.constprop.0+0xc6>
 810a074:	f1bc 0f00 	cmp.w	ip, #0
 810a078:	db1e      	blt.n	810a0b8 <_strtol_l.constprop.0+0xc0>
 810a07a:	45b1      	cmp	r9, r6
 810a07c:	d31c      	bcc.n	810a0b8 <_strtol_l.constprop.0+0xc0>
 810a07e:	d101      	bne.n	810a084 <_strtol_l.constprop.0+0x8c>
 810a080:	45a2      	cmp	sl, r4
 810a082:	db19      	blt.n	810a0b8 <_strtol_l.constprop.0+0xc0>
 810a084:	fb06 4603 	mla	r6, r6, r3, r4
 810a088:	f04f 0c01 	mov.w	ip, #1
 810a08c:	f815 4b01 	ldrb.w	r4, [r5], #1
 810a090:	e7e8      	b.n	810a064 <_strtol_l.constprop.0+0x6c>
 810a092:	2c2b      	cmp	r4, #43	; 0x2b
 810a094:	bf04      	itt	eq
 810a096:	782c      	ldrbeq	r4, [r5, #0]
 810a098:	1cb5      	addeq	r5, r6, #2
 810a09a:	e7ca      	b.n	810a032 <_strtol_l.constprop.0+0x3a>
 810a09c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 810a0a0:	f1be 0f19 	cmp.w	lr, #25
 810a0a4:	d801      	bhi.n	810a0aa <_strtol_l.constprop.0+0xb2>
 810a0a6:	3c37      	subs	r4, #55	; 0x37
 810a0a8:	e7e2      	b.n	810a070 <_strtol_l.constprop.0+0x78>
 810a0aa:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 810a0ae:	f1be 0f19 	cmp.w	lr, #25
 810a0b2:	d804      	bhi.n	810a0be <_strtol_l.constprop.0+0xc6>
 810a0b4:	3c57      	subs	r4, #87	; 0x57
 810a0b6:	e7db      	b.n	810a070 <_strtol_l.constprop.0+0x78>
 810a0b8:	f04f 3cff 	mov.w	ip, #4294967295
 810a0bc:	e7e6      	b.n	810a08c <_strtol_l.constprop.0+0x94>
 810a0be:	f1bc 0f00 	cmp.w	ip, #0
 810a0c2:	da05      	bge.n	810a0d0 <_strtol_l.constprop.0+0xd8>
 810a0c4:	2322      	movs	r3, #34	; 0x22
 810a0c6:	6003      	str	r3, [r0, #0]
 810a0c8:	4646      	mov	r6, r8
 810a0ca:	b942      	cbnz	r2, 810a0de <_strtol_l.constprop.0+0xe6>
 810a0cc:	4630      	mov	r0, r6
 810a0ce:	e79e      	b.n	810a00e <_strtol_l.constprop.0+0x16>
 810a0d0:	b107      	cbz	r7, 810a0d4 <_strtol_l.constprop.0+0xdc>
 810a0d2:	4276      	negs	r6, r6
 810a0d4:	2a00      	cmp	r2, #0
 810a0d6:	d0f9      	beq.n	810a0cc <_strtol_l.constprop.0+0xd4>
 810a0d8:	f1bc 0f00 	cmp.w	ip, #0
 810a0dc:	d000      	beq.n	810a0e0 <_strtol_l.constprop.0+0xe8>
 810a0de:	1e69      	subs	r1, r5, #1
 810a0e0:	6011      	str	r1, [r2, #0]
 810a0e2:	e7f3      	b.n	810a0cc <_strtol_l.constprop.0+0xd4>
 810a0e4:	2430      	movs	r4, #48	; 0x30
 810a0e6:	2b00      	cmp	r3, #0
 810a0e8:	d1b1      	bne.n	810a04e <_strtol_l.constprop.0+0x56>
 810a0ea:	2308      	movs	r3, #8
 810a0ec:	e7af      	b.n	810a04e <_strtol_l.constprop.0+0x56>
 810a0ee:	2c30      	cmp	r4, #48	; 0x30
 810a0f0:	d0a5      	beq.n	810a03e <_strtol_l.constprop.0+0x46>
 810a0f2:	230a      	movs	r3, #10
 810a0f4:	e7ab      	b.n	810a04e <_strtol_l.constprop.0+0x56>
 810a0f6:	bf00      	nop
 810a0f8:	0810d031 	.word	0x0810d031

0810a0fc <_strtol_r>:
 810a0fc:	f7ff bf7c 	b.w	8109ff8 <_strtol_l.constprop.0>

0810a100 <__swbuf_r>:
 810a100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810a102:	460e      	mov	r6, r1
 810a104:	4614      	mov	r4, r2
 810a106:	4605      	mov	r5, r0
 810a108:	b118      	cbz	r0, 810a112 <__swbuf_r+0x12>
 810a10a:	6983      	ldr	r3, [r0, #24]
 810a10c:	b90b      	cbnz	r3, 810a112 <__swbuf_r+0x12>
 810a10e:	f001 f84b 	bl	810b1a8 <__sinit>
 810a112:	4b21      	ldr	r3, [pc, #132]	; (810a198 <__swbuf_r+0x98>)
 810a114:	429c      	cmp	r4, r3
 810a116:	d12b      	bne.n	810a170 <__swbuf_r+0x70>
 810a118:	686c      	ldr	r4, [r5, #4]
 810a11a:	69a3      	ldr	r3, [r4, #24]
 810a11c:	60a3      	str	r3, [r4, #8]
 810a11e:	89a3      	ldrh	r3, [r4, #12]
 810a120:	071a      	lsls	r2, r3, #28
 810a122:	d52f      	bpl.n	810a184 <__swbuf_r+0x84>
 810a124:	6923      	ldr	r3, [r4, #16]
 810a126:	b36b      	cbz	r3, 810a184 <__swbuf_r+0x84>
 810a128:	6923      	ldr	r3, [r4, #16]
 810a12a:	6820      	ldr	r0, [r4, #0]
 810a12c:	1ac0      	subs	r0, r0, r3
 810a12e:	6963      	ldr	r3, [r4, #20]
 810a130:	b2f6      	uxtb	r6, r6
 810a132:	4283      	cmp	r3, r0
 810a134:	4637      	mov	r7, r6
 810a136:	dc04      	bgt.n	810a142 <__swbuf_r+0x42>
 810a138:	4621      	mov	r1, r4
 810a13a:	4628      	mov	r0, r5
 810a13c:	f000 ffa0 	bl	810b080 <_fflush_r>
 810a140:	bb30      	cbnz	r0, 810a190 <__swbuf_r+0x90>
 810a142:	68a3      	ldr	r3, [r4, #8]
 810a144:	3b01      	subs	r3, #1
 810a146:	60a3      	str	r3, [r4, #8]
 810a148:	6823      	ldr	r3, [r4, #0]
 810a14a:	1c5a      	adds	r2, r3, #1
 810a14c:	6022      	str	r2, [r4, #0]
 810a14e:	701e      	strb	r6, [r3, #0]
 810a150:	6963      	ldr	r3, [r4, #20]
 810a152:	3001      	adds	r0, #1
 810a154:	4283      	cmp	r3, r0
 810a156:	d004      	beq.n	810a162 <__swbuf_r+0x62>
 810a158:	89a3      	ldrh	r3, [r4, #12]
 810a15a:	07db      	lsls	r3, r3, #31
 810a15c:	d506      	bpl.n	810a16c <__swbuf_r+0x6c>
 810a15e:	2e0a      	cmp	r6, #10
 810a160:	d104      	bne.n	810a16c <__swbuf_r+0x6c>
 810a162:	4621      	mov	r1, r4
 810a164:	4628      	mov	r0, r5
 810a166:	f000 ff8b 	bl	810b080 <_fflush_r>
 810a16a:	b988      	cbnz	r0, 810a190 <__swbuf_r+0x90>
 810a16c:	4638      	mov	r0, r7
 810a16e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810a170:	4b0a      	ldr	r3, [pc, #40]	; (810a19c <__swbuf_r+0x9c>)
 810a172:	429c      	cmp	r4, r3
 810a174:	d101      	bne.n	810a17a <__swbuf_r+0x7a>
 810a176:	68ac      	ldr	r4, [r5, #8]
 810a178:	e7cf      	b.n	810a11a <__swbuf_r+0x1a>
 810a17a:	4b09      	ldr	r3, [pc, #36]	; (810a1a0 <__swbuf_r+0xa0>)
 810a17c:	429c      	cmp	r4, r3
 810a17e:	bf08      	it	eq
 810a180:	68ec      	ldreq	r4, [r5, #12]
 810a182:	e7ca      	b.n	810a11a <__swbuf_r+0x1a>
 810a184:	4621      	mov	r1, r4
 810a186:	4628      	mov	r0, r5
 810a188:	f000 f80c 	bl	810a1a4 <__swsetup_r>
 810a18c:	2800      	cmp	r0, #0
 810a18e:	d0cb      	beq.n	810a128 <__swbuf_r+0x28>
 810a190:	f04f 37ff 	mov.w	r7, #4294967295
 810a194:	e7ea      	b.n	810a16c <__swbuf_r+0x6c>
 810a196:	bf00      	nop
 810a198:	0810d1e4 	.word	0x0810d1e4
 810a19c:	0810d204 	.word	0x0810d204
 810a1a0:	0810d1c4 	.word	0x0810d1c4

0810a1a4 <__swsetup_r>:
 810a1a4:	4b32      	ldr	r3, [pc, #200]	; (810a270 <__swsetup_r+0xcc>)
 810a1a6:	b570      	push	{r4, r5, r6, lr}
 810a1a8:	681d      	ldr	r5, [r3, #0]
 810a1aa:	4606      	mov	r6, r0
 810a1ac:	460c      	mov	r4, r1
 810a1ae:	b125      	cbz	r5, 810a1ba <__swsetup_r+0x16>
 810a1b0:	69ab      	ldr	r3, [r5, #24]
 810a1b2:	b913      	cbnz	r3, 810a1ba <__swsetup_r+0x16>
 810a1b4:	4628      	mov	r0, r5
 810a1b6:	f000 fff7 	bl	810b1a8 <__sinit>
 810a1ba:	4b2e      	ldr	r3, [pc, #184]	; (810a274 <__swsetup_r+0xd0>)
 810a1bc:	429c      	cmp	r4, r3
 810a1be:	d10f      	bne.n	810a1e0 <__swsetup_r+0x3c>
 810a1c0:	686c      	ldr	r4, [r5, #4]
 810a1c2:	89a3      	ldrh	r3, [r4, #12]
 810a1c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810a1c8:	0719      	lsls	r1, r3, #28
 810a1ca:	d42c      	bmi.n	810a226 <__swsetup_r+0x82>
 810a1cc:	06dd      	lsls	r5, r3, #27
 810a1ce:	d411      	bmi.n	810a1f4 <__swsetup_r+0x50>
 810a1d0:	2309      	movs	r3, #9
 810a1d2:	6033      	str	r3, [r6, #0]
 810a1d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 810a1d8:	81a3      	strh	r3, [r4, #12]
 810a1da:	f04f 30ff 	mov.w	r0, #4294967295
 810a1de:	e03e      	b.n	810a25e <__swsetup_r+0xba>
 810a1e0:	4b25      	ldr	r3, [pc, #148]	; (810a278 <__swsetup_r+0xd4>)
 810a1e2:	429c      	cmp	r4, r3
 810a1e4:	d101      	bne.n	810a1ea <__swsetup_r+0x46>
 810a1e6:	68ac      	ldr	r4, [r5, #8]
 810a1e8:	e7eb      	b.n	810a1c2 <__swsetup_r+0x1e>
 810a1ea:	4b24      	ldr	r3, [pc, #144]	; (810a27c <__swsetup_r+0xd8>)
 810a1ec:	429c      	cmp	r4, r3
 810a1ee:	bf08      	it	eq
 810a1f0:	68ec      	ldreq	r4, [r5, #12]
 810a1f2:	e7e6      	b.n	810a1c2 <__swsetup_r+0x1e>
 810a1f4:	0758      	lsls	r0, r3, #29
 810a1f6:	d512      	bpl.n	810a21e <__swsetup_r+0x7a>
 810a1f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810a1fa:	b141      	cbz	r1, 810a20e <__swsetup_r+0x6a>
 810a1fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810a200:	4299      	cmp	r1, r3
 810a202:	d002      	beq.n	810a20a <__swsetup_r+0x66>
 810a204:	4630      	mov	r0, r6
 810a206:	f002 f947 	bl	810c498 <_free_r>
 810a20a:	2300      	movs	r3, #0
 810a20c:	6363      	str	r3, [r4, #52]	; 0x34
 810a20e:	89a3      	ldrh	r3, [r4, #12]
 810a210:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 810a214:	81a3      	strh	r3, [r4, #12]
 810a216:	2300      	movs	r3, #0
 810a218:	6063      	str	r3, [r4, #4]
 810a21a:	6923      	ldr	r3, [r4, #16]
 810a21c:	6023      	str	r3, [r4, #0]
 810a21e:	89a3      	ldrh	r3, [r4, #12]
 810a220:	f043 0308 	orr.w	r3, r3, #8
 810a224:	81a3      	strh	r3, [r4, #12]
 810a226:	6923      	ldr	r3, [r4, #16]
 810a228:	b94b      	cbnz	r3, 810a23e <__swsetup_r+0x9a>
 810a22a:	89a3      	ldrh	r3, [r4, #12]
 810a22c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 810a230:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810a234:	d003      	beq.n	810a23e <__swsetup_r+0x9a>
 810a236:	4621      	mov	r1, r4
 810a238:	4630      	mov	r0, r6
 810a23a:	f001 fbed 	bl	810ba18 <__smakebuf_r>
 810a23e:	89a0      	ldrh	r0, [r4, #12]
 810a240:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810a244:	f010 0301 	ands.w	r3, r0, #1
 810a248:	d00a      	beq.n	810a260 <__swsetup_r+0xbc>
 810a24a:	2300      	movs	r3, #0
 810a24c:	60a3      	str	r3, [r4, #8]
 810a24e:	6963      	ldr	r3, [r4, #20]
 810a250:	425b      	negs	r3, r3
 810a252:	61a3      	str	r3, [r4, #24]
 810a254:	6923      	ldr	r3, [r4, #16]
 810a256:	b943      	cbnz	r3, 810a26a <__swsetup_r+0xc6>
 810a258:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 810a25c:	d1ba      	bne.n	810a1d4 <__swsetup_r+0x30>
 810a25e:	bd70      	pop	{r4, r5, r6, pc}
 810a260:	0781      	lsls	r1, r0, #30
 810a262:	bf58      	it	pl
 810a264:	6963      	ldrpl	r3, [r4, #20]
 810a266:	60a3      	str	r3, [r4, #8]
 810a268:	e7f4      	b.n	810a254 <__swsetup_r+0xb0>
 810a26a:	2000      	movs	r0, #0
 810a26c:	e7f7      	b.n	810a25e <__swsetup_r+0xba>
 810a26e:	bf00      	nop
 810a270:	10000014 	.word	0x10000014
 810a274:	0810d1e4 	.word	0x0810d1e4
 810a278:	0810d204 	.word	0x0810d204
 810a27c:	0810d1c4 	.word	0x0810d1c4

0810a280 <quorem>:
 810a280:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a284:	6903      	ldr	r3, [r0, #16]
 810a286:	690c      	ldr	r4, [r1, #16]
 810a288:	42a3      	cmp	r3, r4
 810a28a:	4607      	mov	r7, r0
 810a28c:	f2c0 8081 	blt.w	810a392 <quorem+0x112>
 810a290:	3c01      	subs	r4, #1
 810a292:	f101 0814 	add.w	r8, r1, #20
 810a296:	f100 0514 	add.w	r5, r0, #20
 810a29a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810a29e:	9301      	str	r3, [sp, #4]
 810a2a0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 810a2a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810a2a8:	3301      	adds	r3, #1
 810a2aa:	429a      	cmp	r2, r3
 810a2ac:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 810a2b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 810a2b4:	fbb2 f6f3 	udiv	r6, r2, r3
 810a2b8:	d331      	bcc.n	810a31e <quorem+0x9e>
 810a2ba:	f04f 0e00 	mov.w	lr, #0
 810a2be:	4640      	mov	r0, r8
 810a2c0:	46ac      	mov	ip, r5
 810a2c2:	46f2      	mov	sl, lr
 810a2c4:	f850 2b04 	ldr.w	r2, [r0], #4
 810a2c8:	b293      	uxth	r3, r2
 810a2ca:	fb06 e303 	mla	r3, r6, r3, lr
 810a2ce:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 810a2d2:	b29b      	uxth	r3, r3
 810a2d4:	ebaa 0303 	sub.w	r3, sl, r3
 810a2d8:	f8dc a000 	ldr.w	sl, [ip]
 810a2dc:	0c12      	lsrs	r2, r2, #16
 810a2de:	fa13 f38a 	uxtah	r3, r3, sl
 810a2e2:	fb06 e202 	mla	r2, r6, r2, lr
 810a2e6:	9300      	str	r3, [sp, #0]
 810a2e8:	9b00      	ldr	r3, [sp, #0]
 810a2ea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 810a2ee:	b292      	uxth	r2, r2
 810a2f0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 810a2f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 810a2f8:	f8bd 3000 	ldrh.w	r3, [sp]
 810a2fc:	4581      	cmp	r9, r0
 810a2fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810a302:	f84c 3b04 	str.w	r3, [ip], #4
 810a306:	ea4f 4a22 	mov.w	sl, r2, asr #16
 810a30a:	d2db      	bcs.n	810a2c4 <quorem+0x44>
 810a30c:	f855 300b 	ldr.w	r3, [r5, fp]
 810a310:	b92b      	cbnz	r3, 810a31e <quorem+0x9e>
 810a312:	9b01      	ldr	r3, [sp, #4]
 810a314:	3b04      	subs	r3, #4
 810a316:	429d      	cmp	r5, r3
 810a318:	461a      	mov	r2, r3
 810a31a:	d32e      	bcc.n	810a37a <quorem+0xfa>
 810a31c:	613c      	str	r4, [r7, #16]
 810a31e:	4638      	mov	r0, r7
 810a320:	f001 feae 	bl	810c080 <__mcmp>
 810a324:	2800      	cmp	r0, #0
 810a326:	db24      	blt.n	810a372 <quorem+0xf2>
 810a328:	3601      	adds	r6, #1
 810a32a:	4628      	mov	r0, r5
 810a32c:	f04f 0c00 	mov.w	ip, #0
 810a330:	f858 2b04 	ldr.w	r2, [r8], #4
 810a334:	f8d0 e000 	ldr.w	lr, [r0]
 810a338:	b293      	uxth	r3, r2
 810a33a:	ebac 0303 	sub.w	r3, ip, r3
 810a33e:	0c12      	lsrs	r2, r2, #16
 810a340:	fa13 f38e 	uxtah	r3, r3, lr
 810a344:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 810a348:	eb02 4223 	add.w	r2, r2, r3, asr #16
 810a34c:	b29b      	uxth	r3, r3
 810a34e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810a352:	45c1      	cmp	r9, r8
 810a354:	f840 3b04 	str.w	r3, [r0], #4
 810a358:	ea4f 4c22 	mov.w	ip, r2, asr #16
 810a35c:	d2e8      	bcs.n	810a330 <quorem+0xb0>
 810a35e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810a362:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810a366:	b922      	cbnz	r2, 810a372 <quorem+0xf2>
 810a368:	3b04      	subs	r3, #4
 810a36a:	429d      	cmp	r5, r3
 810a36c:	461a      	mov	r2, r3
 810a36e:	d30a      	bcc.n	810a386 <quorem+0x106>
 810a370:	613c      	str	r4, [r7, #16]
 810a372:	4630      	mov	r0, r6
 810a374:	b003      	add	sp, #12
 810a376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a37a:	6812      	ldr	r2, [r2, #0]
 810a37c:	3b04      	subs	r3, #4
 810a37e:	2a00      	cmp	r2, #0
 810a380:	d1cc      	bne.n	810a31c <quorem+0x9c>
 810a382:	3c01      	subs	r4, #1
 810a384:	e7c7      	b.n	810a316 <quorem+0x96>
 810a386:	6812      	ldr	r2, [r2, #0]
 810a388:	3b04      	subs	r3, #4
 810a38a:	2a00      	cmp	r2, #0
 810a38c:	d1f0      	bne.n	810a370 <quorem+0xf0>
 810a38e:	3c01      	subs	r4, #1
 810a390:	e7eb      	b.n	810a36a <quorem+0xea>
 810a392:	2000      	movs	r0, #0
 810a394:	e7ee      	b.n	810a374 <quorem+0xf4>
	...

0810a398 <_dtoa_r>:
 810a398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a39c:	ed2d 8b04 	vpush	{d8-d9}
 810a3a0:	ec57 6b10 	vmov	r6, r7, d0
 810a3a4:	b093      	sub	sp, #76	; 0x4c
 810a3a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 810a3a8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 810a3ac:	9106      	str	r1, [sp, #24]
 810a3ae:	ee10 aa10 	vmov	sl, s0
 810a3b2:	4604      	mov	r4, r0
 810a3b4:	9209      	str	r2, [sp, #36]	; 0x24
 810a3b6:	930c      	str	r3, [sp, #48]	; 0x30
 810a3b8:	46bb      	mov	fp, r7
 810a3ba:	b975      	cbnz	r5, 810a3da <_dtoa_r+0x42>
 810a3bc:	2010      	movs	r0, #16
 810a3be:	f001 fb6b 	bl	810ba98 <malloc>
 810a3c2:	4602      	mov	r2, r0
 810a3c4:	6260      	str	r0, [r4, #36]	; 0x24
 810a3c6:	b920      	cbnz	r0, 810a3d2 <_dtoa_r+0x3a>
 810a3c8:	4ba7      	ldr	r3, [pc, #668]	; (810a668 <_dtoa_r+0x2d0>)
 810a3ca:	21ea      	movs	r1, #234	; 0xea
 810a3cc:	48a7      	ldr	r0, [pc, #668]	; (810a66c <_dtoa_r+0x2d4>)
 810a3ce:	f002 fc89 	bl	810cce4 <__assert_func>
 810a3d2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 810a3d6:	6005      	str	r5, [r0, #0]
 810a3d8:	60c5      	str	r5, [r0, #12]
 810a3da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a3dc:	6819      	ldr	r1, [r3, #0]
 810a3de:	b151      	cbz	r1, 810a3f6 <_dtoa_r+0x5e>
 810a3e0:	685a      	ldr	r2, [r3, #4]
 810a3e2:	604a      	str	r2, [r1, #4]
 810a3e4:	2301      	movs	r3, #1
 810a3e6:	4093      	lsls	r3, r2
 810a3e8:	608b      	str	r3, [r1, #8]
 810a3ea:	4620      	mov	r0, r4
 810a3ec:	f001 fbbc 	bl	810bb68 <_Bfree>
 810a3f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a3f2:	2200      	movs	r2, #0
 810a3f4:	601a      	str	r2, [r3, #0]
 810a3f6:	1e3b      	subs	r3, r7, #0
 810a3f8:	bfaa      	itet	ge
 810a3fa:	2300      	movge	r3, #0
 810a3fc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 810a400:	f8c8 3000 	strge.w	r3, [r8]
 810a404:	4b9a      	ldr	r3, [pc, #616]	; (810a670 <_dtoa_r+0x2d8>)
 810a406:	bfbc      	itt	lt
 810a408:	2201      	movlt	r2, #1
 810a40a:	f8c8 2000 	strlt.w	r2, [r8]
 810a40e:	ea33 030b 	bics.w	r3, r3, fp
 810a412:	d11b      	bne.n	810a44c <_dtoa_r+0xb4>
 810a414:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 810a416:	f242 730f 	movw	r3, #9999	; 0x270f
 810a41a:	6013      	str	r3, [r2, #0]
 810a41c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810a420:	4333      	orrs	r3, r6
 810a422:	f000 8592 	beq.w	810af4a <_dtoa_r+0xbb2>
 810a426:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810a428:	b963      	cbnz	r3, 810a444 <_dtoa_r+0xac>
 810a42a:	4b92      	ldr	r3, [pc, #584]	; (810a674 <_dtoa_r+0x2dc>)
 810a42c:	e022      	b.n	810a474 <_dtoa_r+0xdc>
 810a42e:	4b92      	ldr	r3, [pc, #584]	; (810a678 <_dtoa_r+0x2e0>)
 810a430:	9301      	str	r3, [sp, #4]
 810a432:	3308      	adds	r3, #8
 810a434:	9a21      	ldr	r2, [sp, #132]	; 0x84
 810a436:	6013      	str	r3, [r2, #0]
 810a438:	9801      	ldr	r0, [sp, #4]
 810a43a:	b013      	add	sp, #76	; 0x4c
 810a43c:	ecbd 8b04 	vpop	{d8-d9}
 810a440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a444:	4b8b      	ldr	r3, [pc, #556]	; (810a674 <_dtoa_r+0x2dc>)
 810a446:	9301      	str	r3, [sp, #4]
 810a448:	3303      	adds	r3, #3
 810a44a:	e7f3      	b.n	810a434 <_dtoa_r+0x9c>
 810a44c:	2200      	movs	r2, #0
 810a44e:	2300      	movs	r3, #0
 810a450:	4650      	mov	r0, sl
 810a452:	4659      	mov	r1, fp
 810a454:	f7f6 fbc0 	bl	8100bd8 <__aeabi_dcmpeq>
 810a458:	ec4b ab19 	vmov	d9, sl, fp
 810a45c:	4680      	mov	r8, r0
 810a45e:	b158      	cbz	r0, 810a478 <_dtoa_r+0xe0>
 810a460:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 810a462:	2301      	movs	r3, #1
 810a464:	6013      	str	r3, [r2, #0]
 810a466:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810a468:	2b00      	cmp	r3, #0
 810a46a:	f000 856b 	beq.w	810af44 <_dtoa_r+0xbac>
 810a46e:	4883      	ldr	r0, [pc, #524]	; (810a67c <_dtoa_r+0x2e4>)
 810a470:	6018      	str	r0, [r3, #0]
 810a472:	1e43      	subs	r3, r0, #1
 810a474:	9301      	str	r3, [sp, #4]
 810a476:	e7df      	b.n	810a438 <_dtoa_r+0xa0>
 810a478:	ec4b ab10 	vmov	d0, sl, fp
 810a47c:	aa10      	add	r2, sp, #64	; 0x40
 810a47e:	a911      	add	r1, sp, #68	; 0x44
 810a480:	4620      	mov	r0, r4
 810a482:	f001 ff1f 	bl	810c2c4 <__d2b>
 810a486:	f3cb 550a 	ubfx	r5, fp, #20, #11
 810a48a:	ee08 0a10 	vmov	s16, r0
 810a48e:	2d00      	cmp	r5, #0
 810a490:	f000 8084 	beq.w	810a59c <_dtoa_r+0x204>
 810a494:	ee19 3a90 	vmov	r3, s19
 810a498:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810a49c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 810a4a0:	4656      	mov	r6, sl
 810a4a2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 810a4a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 810a4aa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 810a4ae:	4b74      	ldr	r3, [pc, #464]	; (810a680 <_dtoa_r+0x2e8>)
 810a4b0:	2200      	movs	r2, #0
 810a4b2:	4630      	mov	r0, r6
 810a4b4:	4639      	mov	r1, r7
 810a4b6:	f7f5 ff6f 	bl	8100398 <__aeabi_dsub>
 810a4ba:	a365      	add	r3, pc, #404	; (adr r3, 810a650 <_dtoa_r+0x2b8>)
 810a4bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a4c0:	f7f6 f922 	bl	8100708 <__aeabi_dmul>
 810a4c4:	a364      	add	r3, pc, #400	; (adr r3, 810a658 <_dtoa_r+0x2c0>)
 810a4c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a4ca:	f7f5 ff67 	bl	810039c <__adddf3>
 810a4ce:	4606      	mov	r6, r0
 810a4d0:	4628      	mov	r0, r5
 810a4d2:	460f      	mov	r7, r1
 810a4d4:	f7f6 f8ae 	bl	8100634 <__aeabi_i2d>
 810a4d8:	a361      	add	r3, pc, #388	; (adr r3, 810a660 <_dtoa_r+0x2c8>)
 810a4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a4de:	f7f6 f913 	bl	8100708 <__aeabi_dmul>
 810a4e2:	4602      	mov	r2, r0
 810a4e4:	460b      	mov	r3, r1
 810a4e6:	4630      	mov	r0, r6
 810a4e8:	4639      	mov	r1, r7
 810a4ea:	f7f5 ff57 	bl	810039c <__adddf3>
 810a4ee:	4606      	mov	r6, r0
 810a4f0:	460f      	mov	r7, r1
 810a4f2:	f7f6 fbb9 	bl	8100c68 <__aeabi_d2iz>
 810a4f6:	2200      	movs	r2, #0
 810a4f8:	9000      	str	r0, [sp, #0]
 810a4fa:	2300      	movs	r3, #0
 810a4fc:	4630      	mov	r0, r6
 810a4fe:	4639      	mov	r1, r7
 810a500:	f7f6 fb74 	bl	8100bec <__aeabi_dcmplt>
 810a504:	b150      	cbz	r0, 810a51c <_dtoa_r+0x184>
 810a506:	9800      	ldr	r0, [sp, #0]
 810a508:	f7f6 f894 	bl	8100634 <__aeabi_i2d>
 810a50c:	4632      	mov	r2, r6
 810a50e:	463b      	mov	r3, r7
 810a510:	f7f6 fb62 	bl	8100bd8 <__aeabi_dcmpeq>
 810a514:	b910      	cbnz	r0, 810a51c <_dtoa_r+0x184>
 810a516:	9b00      	ldr	r3, [sp, #0]
 810a518:	3b01      	subs	r3, #1
 810a51a:	9300      	str	r3, [sp, #0]
 810a51c:	9b00      	ldr	r3, [sp, #0]
 810a51e:	2b16      	cmp	r3, #22
 810a520:	d85a      	bhi.n	810a5d8 <_dtoa_r+0x240>
 810a522:	9a00      	ldr	r2, [sp, #0]
 810a524:	4b57      	ldr	r3, [pc, #348]	; (810a684 <_dtoa_r+0x2ec>)
 810a526:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810a52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a52e:	ec51 0b19 	vmov	r0, r1, d9
 810a532:	f7f6 fb5b 	bl	8100bec <__aeabi_dcmplt>
 810a536:	2800      	cmp	r0, #0
 810a538:	d050      	beq.n	810a5dc <_dtoa_r+0x244>
 810a53a:	9b00      	ldr	r3, [sp, #0]
 810a53c:	3b01      	subs	r3, #1
 810a53e:	9300      	str	r3, [sp, #0]
 810a540:	2300      	movs	r3, #0
 810a542:	930b      	str	r3, [sp, #44]	; 0x2c
 810a544:	9b10      	ldr	r3, [sp, #64]	; 0x40
 810a546:	1b5d      	subs	r5, r3, r5
 810a548:	1e6b      	subs	r3, r5, #1
 810a54a:	9305      	str	r3, [sp, #20]
 810a54c:	bf45      	ittet	mi
 810a54e:	f1c5 0301 	rsbmi	r3, r5, #1
 810a552:	9304      	strmi	r3, [sp, #16]
 810a554:	2300      	movpl	r3, #0
 810a556:	2300      	movmi	r3, #0
 810a558:	bf4c      	ite	mi
 810a55a:	9305      	strmi	r3, [sp, #20]
 810a55c:	9304      	strpl	r3, [sp, #16]
 810a55e:	9b00      	ldr	r3, [sp, #0]
 810a560:	2b00      	cmp	r3, #0
 810a562:	db3d      	blt.n	810a5e0 <_dtoa_r+0x248>
 810a564:	9b05      	ldr	r3, [sp, #20]
 810a566:	9a00      	ldr	r2, [sp, #0]
 810a568:	920a      	str	r2, [sp, #40]	; 0x28
 810a56a:	4413      	add	r3, r2
 810a56c:	9305      	str	r3, [sp, #20]
 810a56e:	2300      	movs	r3, #0
 810a570:	9307      	str	r3, [sp, #28]
 810a572:	9b06      	ldr	r3, [sp, #24]
 810a574:	2b09      	cmp	r3, #9
 810a576:	f200 8089 	bhi.w	810a68c <_dtoa_r+0x2f4>
 810a57a:	2b05      	cmp	r3, #5
 810a57c:	bfc4      	itt	gt
 810a57e:	3b04      	subgt	r3, #4
 810a580:	9306      	strgt	r3, [sp, #24]
 810a582:	9b06      	ldr	r3, [sp, #24]
 810a584:	f1a3 0302 	sub.w	r3, r3, #2
 810a588:	bfcc      	ite	gt
 810a58a:	2500      	movgt	r5, #0
 810a58c:	2501      	movle	r5, #1
 810a58e:	2b03      	cmp	r3, #3
 810a590:	f200 8087 	bhi.w	810a6a2 <_dtoa_r+0x30a>
 810a594:	e8df f003 	tbb	[pc, r3]
 810a598:	59383a2d 	.word	0x59383a2d
 810a59c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 810a5a0:	441d      	add	r5, r3
 810a5a2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 810a5a6:	2b20      	cmp	r3, #32
 810a5a8:	bfc1      	itttt	gt
 810a5aa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 810a5ae:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 810a5b2:	fa0b f303 	lslgt.w	r3, fp, r3
 810a5b6:	fa26 f000 	lsrgt.w	r0, r6, r0
 810a5ba:	bfda      	itte	le
 810a5bc:	f1c3 0320 	rsble	r3, r3, #32
 810a5c0:	fa06 f003 	lslle.w	r0, r6, r3
 810a5c4:	4318      	orrgt	r0, r3
 810a5c6:	f7f6 f825 	bl	8100614 <__aeabi_ui2d>
 810a5ca:	2301      	movs	r3, #1
 810a5cc:	4606      	mov	r6, r0
 810a5ce:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 810a5d2:	3d01      	subs	r5, #1
 810a5d4:	930e      	str	r3, [sp, #56]	; 0x38
 810a5d6:	e76a      	b.n	810a4ae <_dtoa_r+0x116>
 810a5d8:	2301      	movs	r3, #1
 810a5da:	e7b2      	b.n	810a542 <_dtoa_r+0x1aa>
 810a5dc:	900b      	str	r0, [sp, #44]	; 0x2c
 810a5de:	e7b1      	b.n	810a544 <_dtoa_r+0x1ac>
 810a5e0:	9b04      	ldr	r3, [sp, #16]
 810a5e2:	9a00      	ldr	r2, [sp, #0]
 810a5e4:	1a9b      	subs	r3, r3, r2
 810a5e6:	9304      	str	r3, [sp, #16]
 810a5e8:	4253      	negs	r3, r2
 810a5ea:	9307      	str	r3, [sp, #28]
 810a5ec:	2300      	movs	r3, #0
 810a5ee:	930a      	str	r3, [sp, #40]	; 0x28
 810a5f0:	e7bf      	b.n	810a572 <_dtoa_r+0x1da>
 810a5f2:	2300      	movs	r3, #0
 810a5f4:	9308      	str	r3, [sp, #32]
 810a5f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a5f8:	2b00      	cmp	r3, #0
 810a5fa:	dc55      	bgt.n	810a6a8 <_dtoa_r+0x310>
 810a5fc:	2301      	movs	r3, #1
 810a5fe:	e9cd 3302 	strd	r3, r3, [sp, #8]
 810a602:	461a      	mov	r2, r3
 810a604:	9209      	str	r2, [sp, #36]	; 0x24
 810a606:	e00c      	b.n	810a622 <_dtoa_r+0x28a>
 810a608:	2301      	movs	r3, #1
 810a60a:	e7f3      	b.n	810a5f4 <_dtoa_r+0x25c>
 810a60c:	2300      	movs	r3, #0
 810a60e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810a610:	9308      	str	r3, [sp, #32]
 810a612:	9b00      	ldr	r3, [sp, #0]
 810a614:	4413      	add	r3, r2
 810a616:	9302      	str	r3, [sp, #8]
 810a618:	3301      	adds	r3, #1
 810a61a:	2b01      	cmp	r3, #1
 810a61c:	9303      	str	r3, [sp, #12]
 810a61e:	bfb8      	it	lt
 810a620:	2301      	movlt	r3, #1
 810a622:	6a60      	ldr	r0, [r4, #36]	; 0x24
 810a624:	2200      	movs	r2, #0
 810a626:	6042      	str	r2, [r0, #4]
 810a628:	2204      	movs	r2, #4
 810a62a:	f102 0614 	add.w	r6, r2, #20
 810a62e:	429e      	cmp	r6, r3
 810a630:	6841      	ldr	r1, [r0, #4]
 810a632:	d93d      	bls.n	810a6b0 <_dtoa_r+0x318>
 810a634:	4620      	mov	r0, r4
 810a636:	f001 fa57 	bl	810bae8 <_Balloc>
 810a63a:	9001      	str	r0, [sp, #4]
 810a63c:	2800      	cmp	r0, #0
 810a63e:	d13b      	bne.n	810a6b8 <_dtoa_r+0x320>
 810a640:	4b11      	ldr	r3, [pc, #68]	; (810a688 <_dtoa_r+0x2f0>)
 810a642:	4602      	mov	r2, r0
 810a644:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 810a648:	e6c0      	b.n	810a3cc <_dtoa_r+0x34>
 810a64a:	2301      	movs	r3, #1
 810a64c:	e7df      	b.n	810a60e <_dtoa_r+0x276>
 810a64e:	bf00      	nop
 810a650:	636f4361 	.word	0x636f4361
 810a654:	3fd287a7 	.word	0x3fd287a7
 810a658:	8b60c8b3 	.word	0x8b60c8b3
 810a65c:	3fc68a28 	.word	0x3fc68a28
 810a660:	509f79fb 	.word	0x509f79fb
 810a664:	3fd34413 	.word	0x3fd34413
 810a668:	0810d13e 	.word	0x0810d13e
 810a66c:	0810d155 	.word	0x0810d155
 810a670:	7ff00000 	.word	0x7ff00000
 810a674:	0810d13a 	.word	0x0810d13a
 810a678:	0810d131 	.word	0x0810d131
 810a67c:	0810cfb5 	.word	0x0810cfb5
 810a680:	3ff80000 	.word	0x3ff80000
 810a684:	0810d328 	.word	0x0810d328
 810a688:	0810d1b0 	.word	0x0810d1b0
 810a68c:	2501      	movs	r5, #1
 810a68e:	2300      	movs	r3, #0
 810a690:	9306      	str	r3, [sp, #24]
 810a692:	9508      	str	r5, [sp, #32]
 810a694:	f04f 33ff 	mov.w	r3, #4294967295
 810a698:	e9cd 3302 	strd	r3, r3, [sp, #8]
 810a69c:	2200      	movs	r2, #0
 810a69e:	2312      	movs	r3, #18
 810a6a0:	e7b0      	b.n	810a604 <_dtoa_r+0x26c>
 810a6a2:	2301      	movs	r3, #1
 810a6a4:	9308      	str	r3, [sp, #32]
 810a6a6:	e7f5      	b.n	810a694 <_dtoa_r+0x2fc>
 810a6a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a6aa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 810a6ae:	e7b8      	b.n	810a622 <_dtoa_r+0x28a>
 810a6b0:	3101      	adds	r1, #1
 810a6b2:	6041      	str	r1, [r0, #4]
 810a6b4:	0052      	lsls	r2, r2, #1
 810a6b6:	e7b8      	b.n	810a62a <_dtoa_r+0x292>
 810a6b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a6ba:	9a01      	ldr	r2, [sp, #4]
 810a6bc:	601a      	str	r2, [r3, #0]
 810a6be:	9b03      	ldr	r3, [sp, #12]
 810a6c0:	2b0e      	cmp	r3, #14
 810a6c2:	f200 809d 	bhi.w	810a800 <_dtoa_r+0x468>
 810a6c6:	2d00      	cmp	r5, #0
 810a6c8:	f000 809a 	beq.w	810a800 <_dtoa_r+0x468>
 810a6cc:	9b00      	ldr	r3, [sp, #0]
 810a6ce:	2b00      	cmp	r3, #0
 810a6d0:	dd32      	ble.n	810a738 <_dtoa_r+0x3a0>
 810a6d2:	4ab7      	ldr	r2, [pc, #732]	; (810a9b0 <_dtoa_r+0x618>)
 810a6d4:	f003 030f 	and.w	r3, r3, #15
 810a6d8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 810a6dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 810a6e0:	9b00      	ldr	r3, [sp, #0]
 810a6e2:	05d8      	lsls	r0, r3, #23
 810a6e4:	ea4f 1723 	mov.w	r7, r3, asr #4
 810a6e8:	d516      	bpl.n	810a718 <_dtoa_r+0x380>
 810a6ea:	4bb2      	ldr	r3, [pc, #712]	; (810a9b4 <_dtoa_r+0x61c>)
 810a6ec:	ec51 0b19 	vmov	r0, r1, d9
 810a6f0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 810a6f4:	f7f6 f932 	bl	810095c <__aeabi_ddiv>
 810a6f8:	f007 070f 	and.w	r7, r7, #15
 810a6fc:	4682      	mov	sl, r0
 810a6fe:	468b      	mov	fp, r1
 810a700:	2503      	movs	r5, #3
 810a702:	4eac      	ldr	r6, [pc, #688]	; (810a9b4 <_dtoa_r+0x61c>)
 810a704:	b957      	cbnz	r7, 810a71c <_dtoa_r+0x384>
 810a706:	4642      	mov	r2, r8
 810a708:	464b      	mov	r3, r9
 810a70a:	4650      	mov	r0, sl
 810a70c:	4659      	mov	r1, fp
 810a70e:	f7f6 f925 	bl	810095c <__aeabi_ddiv>
 810a712:	4682      	mov	sl, r0
 810a714:	468b      	mov	fp, r1
 810a716:	e028      	b.n	810a76a <_dtoa_r+0x3d2>
 810a718:	2502      	movs	r5, #2
 810a71a:	e7f2      	b.n	810a702 <_dtoa_r+0x36a>
 810a71c:	07f9      	lsls	r1, r7, #31
 810a71e:	d508      	bpl.n	810a732 <_dtoa_r+0x39a>
 810a720:	4640      	mov	r0, r8
 810a722:	4649      	mov	r1, r9
 810a724:	e9d6 2300 	ldrd	r2, r3, [r6]
 810a728:	f7f5 ffee 	bl	8100708 <__aeabi_dmul>
 810a72c:	3501      	adds	r5, #1
 810a72e:	4680      	mov	r8, r0
 810a730:	4689      	mov	r9, r1
 810a732:	107f      	asrs	r7, r7, #1
 810a734:	3608      	adds	r6, #8
 810a736:	e7e5      	b.n	810a704 <_dtoa_r+0x36c>
 810a738:	f000 809b 	beq.w	810a872 <_dtoa_r+0x4da>
 810a73c:	9b00      	ldr	r3, [sp, #0]
 810a73e:	4f9d      	ldr	r7, [pc, #628]	; (810a9b4 <_dtoa_r+0x61c>)
 810a740:	425e      	negs	r6, r3
 810a742:	4b9b      	ldr	r3, [pc, #620]	; (810a9b0 <_dtoa_r+0x618>)
 810a744:	f006 020f 	and.w	r2, r6, #15
 810a748:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810a74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a750:	ec51 0b19 	vmov	r0, r1, d9
 810a754:	f7f5 ffd8 	bl	8100708 <__aeabi_dmul>
 810a758:	1136      	asrs	r6, r6, #4
 810a75a:	4682      	mov	sl, r0
 810a75c:	468b      	mov	fp, r1
 810a75e:	2300      	movs	r3, #0
 810a760:	2502      	movs	r5, #2
 810a762:	2e00      	cmp	r6, #0
 810a764:	d17a      	bne.n	810a85c <_dtoa_r+0x4c4>
 810a766:	2b00      	cmp	r3, #0
 810a768:	d1d3      	bne.n	810a712 <_dtoa_r+0x37a>
 810a76a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810a76c:	2b00      	cmp	r3, #0
 810a76e:	f000 8082 	beq.w	810a876 <_dtoa_r+0x4de>
 810a772:	4b91      	ldr	r3, [pc, #580]	; (810a9b8 <_dtoa_r+0x620>)
 810a774:	2200      	movs	r2, #0
 810a776:	4650      	mov	r0, sl
 810a778:	4659      	mov	r1, fp
 810a77a:	f7f6 fa37 	bl	8100bec <__aeabi_dcmplt>
 810a77e:	2800      	cmp	r0, #0
 810a780:	d079      	beq.n	810a876 <_dtoa_r+0x4de>
 810a782:	9b03      	ldr	r3, [sp, #12]
 810a784:	2b00      	cmp	r3, #0
 810a786:	d076      	beq.n	810a876 <_dtoa_r+0x4de>
 810a788:	9b02      	ldr	r3, [sp, #8]
 810a78a:	2b00      	cmp	r3, #0
 810a78c:	dd36      	ble.n	810a7fc <_dtoa_r+0x464>
 810a78e:	9b00      	ldr	r3, [sp, #0]
 810a790:	4650      	mov	r0, sl
 810a792:	4659      	mov	r1, fp
 810a794:	1e5f      	subs	r7, r3, #1
 810a796:	2200      	movs	r2, #0
 810a798:	4b88      	ldr	r3, [pc, #544]	; (810a9bc <_dtoa_r+0x624>)
 810a79a:	f7f5 ffb5 	bl	8100708 <__aeabi_dmul>
 810a79e:	9e02      	ldr	r6, [sp, #8]
 810a7a0:	4682      	mov	sl, r0
 810a7a2:	468b      	mov	fp, r1
 810a7a4:	3501      	adds	r5, #1
 810a7a6:	4628      	mov	r0, r5
 810a7a8:	f7f5 ff44 	bl	8100634 <__aeabi_i2d>
 810a7ac:	4652      	mov	r2, sl
 810a7ae:	465b      	mov	r3, fp
 810a7b0:	f7f5 ffaa 	bl	8100708 <__aeabi_dmul>
 810a7b4:	4b82      	ldr	r3, [pc, #520]	; (810a9c0 <_dtoa_r+0x628>)
 810a7b6:	2200      	movs	r2, #0
 810a7b8:	f7f5 fdf0 	bl	810039c <__adddf3>
 810a7bc:	46d0      	mov	r8, sl
 810a7be:	46d9      	mov	r9, fp
 810a7c0:	4682      	mov	sl, r0
 810a7c2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 810a7c6:	2e00      	cmp	r6, #0
 810a7c8:	d158      	bne.n	810a87c <_dtoa_r+0x4e4>
 810a7ca:	4b7e      	ldr	r3, [pc, #504]	; (810a9c4 <_dtoa_r+0x62c>)
 810a7cc:	2200      	movs	r2, #0
 810a7ce:	4640      	mov	r0, r8
 810a7d0:	4649      	mov	r1, r9
 810a7d2:	f7f5 fde1 	bl	8100398 <__aeabi_dsub>
 810a7d6:	4652      	mov	r2, sl
 810a7d8:	465b      	mov	r3, fp
 810a7da:	4680      	mov	r8, r0
 810a7dc:	4689      	mov	r9, r1
 810a7de:	f7f6 fa23 	bl	8100c28 <__aeabi_dcmpgt>
 810a7e2:	2800      	cmp	r0, #0
 810a7e4:	f040 8295 	bne.w	810ad12 <_dtoa_r+0x97a>
 810a7e8:	4652      	mov	r2, sl
 810a7ea:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 810a7ee:	4640      	mov	r0, r8
 810a7f0:	4649      	mov	r1, r9
 810a7f2:	f7f6 f9fb 	bl	8100bec <__aeabi_dcmplt>
 810a7f6:	2800      	cmp	r0, #0
 810a7f8:	f040 8289 	bne.w	810ad0e <_dtoa_r+0x976>
 810a7fc:	ec5b ab19 	vmov	sl, fp, d9
 810a800:	9b11      	ldr	r3, [sp, #68]	; 0x44
 810a802:	2b00      	cmp	r3, #0
 810a804:	f2c0 8148 	blt.w	810aa98 <_dtoa_r+0x700>
 810a808:	9a00      	ldr	r2, [sp, #0]
 810a80a:	2a0e      	cmp	r2, #14
 810a80c:	f300 8144 	bgt.w	810aa98 <_dtoa_r+0x700>
 810a810:	4b67      	ldr	r3, [pc, #412]	; (810a9b0 <_dtoa_r+0x618>)
 810a812:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810a816:	e9d3 8900 	ldrd	r8, r9, [r3]
 810a81a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a81c:	2b00      	cmp	r3, #0
 810a81e:	f280 80d5 	bge.w	810a9cc <_dtoa_r+0x634>
 810a822:	9b03      	ldr	r3, [sp, #12]
 810a824:	2b00      	cmp	r3, #0
 810a826:	f300 80d1 	bgt.w	810a9cc <_dtoa_r+0x634>
 810a82a:	f040 826f 	bne.w	810ad0c <_dtoa_r+0x974>
 810a82e:	4b65      	ldr	r3, [pc, #404]	; (810a9c4 <_dtoa_r+0x62c>)
 810a830:	2200      	movs	r2, #0
 810a832:	4640      	mov	r0, r8
 810a834:	4649      	mov	r1, r9
 810a836:	f7f5 ff67 	bl	8100708 <__aeabi_dmul>
 810a83a:	4652      	mov	r2, sl
 810a83c:	465b      	mov	r3, fp
 810a83e:	f7f6 f9e9 	bl	8100c14 <__aeabi_dcmpge>
 810a842:	9e03      	ldr	r6, [sp, #12]
 810a844:	4637      	mov	r7, r6
 810a846:	2800      	cmp	r0, #0
 810a848:	f040 8245 	bne.w	810acd6 <_dtoa_r+0x93e>
 810a84c:	9d01      	ldr	r5, [sp, #4]
 810a84e:	2331      	movs	r3, #49	; 0x31
 810a850:	f805 3b01 	strb.w	r3, [r5], #1
 810a854:	9b00      	ldr	r3, [sp, #0]
 810a856:	3301      	adds	r3, #1
 810a858:	9300      	str	r3, [sp, #0]
 810a85a:	e240      	b.n	810acde <_dtoa_r+0x946>
 810a85c:	07f2      	lsls	r2, r6, #31
 810a85e:	d505      	bpl.n	810a86c <_dtoa_r+0x4d4>
 810a860:	e9d7 2300 	ldrd	r2, r3, [r7]
 810a864:	f7f5 ff50 	bl	8100708 <__aeabi_dmul>
 810a868:	3501      	adds	r5, #1
 810a86a:	2301      	movs	r3, #1
 810a86c:	1076      	asrs	r6, r6, #1
 810a86e:	3708      	adds	r7, #8
 810a870:	e777      	b.n	810a762 <_dtoa_r+0x3ca>
 810a872:	2502      	movs	r5, #2
 810a874:	e779      	b.n	810a76a <_dtoa_r+0x3d2>
 810a876:	9f00      	ldr	r7, [sp, #0]
 810a878:	9e03      	ldr	r6, [sp, #12]
 810a87a:	e794      	b.n	810a7a6 <_dtoa_r+0x40e>
 810a87c:	9901      	ldr	r1, [sp, #4]
 810a87e:	4b4c      	ldr	r3, [pc, #304]	; (810a9b0 <_dtoa_r+0x618>)
 810a880:	4431      	add	r1, r6
 810a882:	910d      	str	r1, [sp, #52]	; 0x34
 810a884:	9908      	ldr	r1, [sp, #32]
 810a886:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 810a88a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 810a88e:	2900      	cmp	r1, #0
 810a890:	d043      	beq.n	810a91a <_dtoa_r+0x582>
 810a892:	494d      	ldr	r1, [pc, #308]	; (810a9c8 <_dtoa_r+0x630>)
 810a894:	2000      	movs	r0, #0
 810a896:	f7f6 f861 	bl	810095c <__aeabi_ddiv>
 810a89a:	4652      	mov	r2, sl
 810a89c:	465b      	mov	r3, fp
 810a89e:	f7f5 fd7b 	bl	8100398 <__aeabi_dsub>
 810a8a2:	9d01      	ldr	r5, [sp, #4]
 810a8a4:	4682      	mov	sl, r0
 810a8a6:	468b      	mov	fp, r1
 810a8a8:	4649      	mov	r1, r9
 810a8aa:	4640      	mov	r0, r8
 810a8ac:	f7f6 f9dc 	bl	8100c68 <__aeabi_d2iz>
 810a8b0:	4606      	mov	r6, r0
 810a8b2:	f7f5 febf 	bl	8100634 <__aeabi_i2d>
 810a8b6:	4602      	mov	r2, r0
 810a8b8:	460b      	mov	r3, r1
 810a8ba:	4640      	mov	r0, r8
 810a8bc:	4649      	mov	r1, r9
 810a8be:	f7f5 fd6b 	bl	8100398 <__aeabi_dsub>
 810a8c2:	3630      	adds	r6, #48	; 0x30
 810a8c4:	f805 6b01 	strb.w	r6, [r5], #1
 810a8c8:	4652      	mov	r2, sl
 810a8ca:	465b      	mov	r3, fp
 810a8cc:	4680      	mov	r8, r0
 810a8ce:	4689      	mov	r9, r1
 810a8d0:	f7f6 f98c 	bl	8100bec <__aeabi_dcmplt>
 810a8d4:	2800      	cmp	r0, #0
 810a8d6:	d163      	bne.n	810a9a0 <_dtoa_r+0x608>
 810a8d8:	4642      	mov	r2, r8
 810a8da:	464b      	mov	r3, r9
 810a8dc:	4936      	ldr	r1, [pc, #216]	; (810a9b8 <_dtoa_r+0x620>)
 810a8de:	2000      	movs	r0, #0
 810a8e0:	f7f5 fd5a 	bl	8100398 <__aeabi_dsub>
 810a8e4:	4652      	mov	r2, sl
 810a8e6:	465b      	mov	r3, fp
 810a8e8:	f7f6 f980 	bl	8100bec <__aeabi_dcmplt>
 810a8ec:	2800      	cmp	r0, #0
 810a8ee:	f040 80b5 	bne.w	810aa5c <_dtoa_r+0x6c4>
 810a8f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810a8f4:	429d      	cmp	r5, r3
 810a8f6:	d081      	beq.n	810a7fc <_dtoa_r+0x464>
 810a8f8:	4b30      	ldr	r3, [pc, #192]	; (810a9bc <_dtoa_r+0x624>)
 810a8fa:	2200      	movs	r2, #0
 810a8fc:	4650      	mov	r0, sl
 810a8fe:	4659      	mov	r1, fp
 810a900:	f7f5 ff02 	bl	8100708 <__aeabi_dmul>
 810a904:	4b2d      	ldr	r3, [pc, #180]	; (810a9bc <_dtoa_r+0x624>)
 810a906:	4682      	mov	sl, r0
 810a908:	468b      	mov	fp, r1
 810a90a:	4640      	mov	r0, r8
 810a90c:	4649      	mov	r1, r9
 810a90e:	2200      	movs	r2, #0
 810a910:	f7f5 fefa 	bl	8100708 <__aeabi_dmul>
 810a914:	4680      	mov	r8, r0
 810a916:	4689      	mov	r9, r1
 810a918:	e7c6      	b.n	810a8a8 <_dtoa_r+0x510>
 810a91a:	4650      	mov	r0, sl
 810a91c:	4659      	mov	r1, fp
 810a91e:	f7f5 fef3 	bl	8100708 <__aeabi_dmul>
 810a922:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810a924:	9d01      	ldr	r5, [sp, #4]
 810a926:	930f      	str	r3, [sp, #60]	; 0x3c
 810a928:	4682      	mov	sl, r0
 810a92a:	468b      	mov	fp, r1
 810a92c:	4649      	mov	r1, r9
 810a92e:	4640      	mov	r0, r8
 810a930:	f7f6 f99a 	bl	8100c68 <__aeabi_d2iz>
 810a934:	4606      	mov	r6, r0
 810a936:	f7f5 fe7d 	bl	8100634 <__aeabi_i2d>
 810a93a:	3630      	adds	r6, #48	; 0x30
 810a93c:	4602      	mov	r2, r0
 810a93e:	460b      	mov	r3, r1
 810a940:	4640      	mov	r0, r8
 810a942:	4649      	mov	r1, r9
 810a944:	f7f5 fd28 	bl	8100398 <__aeabi_dsub>
 810a948:	f805 6b01 	strb.w	r6, [r5], #1
 810a94c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810a94e:	429d      	cmp	r5, r3
 810a950:	4680      	mov	r8, r0
 810a952:	4689      	mov	r9, r1
 810a954:	f04f 0200 	mov.w	r2, #0
 810a958:	d124      	bne.n	810a9a4 <_dtoa_r+0x60c>
 810a95a:	4b1b      	ldr	r3, [pc, #108]	; (810a9c8 <_dtoa_r+0x630>)
 810a95c:	4650      	mov	r0, sl
 810a95e:	4659      	mov	r1, fp
 810a960:	f7f5 fd1c 	bl	810039c <__adddf3>
 810a964:	4602      	mov	r2, r0
 810a966:	460b      	mov	r3, r1
 810a968:	4640      	mov	r0, r8
 810a96a:	4649      	mov	r1, r9
 810a96c:	f7f6 f95c 	bl	8100c28 <__aeabi_dcmpgt>
 810a970:	2800      	cmp	r0, #0
 810a972:	d173      	bne.n	810aa5c <_dtoa_r+0x6c4>
 810a974:	4652      	mov	r2, sl
 810a976:	465b      	mov	r3, fp
 810a978:	4913      	ldr	r1, [pc, #76]	; (810a9c8 <_dtoa_r+0x630>)
 810a97a:	2000      	movs	r0, #0
 810a97c:	f7f5 fd0c 	bl	8100398 <__aeabi_dsub>
 810a980:	4602      	mov	r2, r0
 810a982:	460b      	mov	r3, r1
 810a984:	4640      	mov	r0, r8
 810a986:	4649      	mov	r1, r9
 810a988:	f7f6 f930 	bl	8100bec <__aeabi_dcmplt>
 810a98c:	2800      	cmp	r0, #0
 810a98e:	f43f af35 	beq.w	810a7fc <_dtoa_r+0x464>
 810a992:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 810a994:	1e6b      	subs	r3, r5, #1
 810a996:	930f      	str	r3, [sp, #60]	; 0x3c
 810a998:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 810a99c:	2b30      	cmp	r3, #48	; 0x30
 810a99e:	d0f8      	beq.n	810a992 <_dtoa_r+0x5fa>
 810a9a0:	9700      	str	r7, [sp, #0]
 810a9a2:	e049      	b.n	810aa38 <_dtoa_r+0x6a0>
 810a9a4:	4b05      	ldr	r3, [pc, #20]	; (810a9bc <_dtoa_r+0x624>)
 810a9a6:	f7f5 feaf 	bl	8100708 <__aeabi_dmul>
 810a9aa:	4680      	mov	r8, r0
 810a9ac:	4689      	mov	r9, r1
 810a9ae:	e7bd      	b.n	810a92c <_dtoa_r+0x594>
 810a9b0:	0810d328 	.word	0x0810d328
 810a9b4:	0810d300 	.word	0x0810d300
 810a9b8:	3ff00000 	.word	0x3ff00000
 810a9bc:	40240000 	.word	0x40240000
 810a9c0:	401c0000 	.word	0x401c0000
 810a9c4:	40140000 	.word	0x40140000
 810a9c8:	3fe00000 	.word	0x3fe00000
 810a9cc:	9d01      	ldr	r5, [sp, #4]
 810a9ce:	4656      	mov	r6, sl
 810a9d0:	465f      	mov	r7, fp
 810a9d2:	4642      	mov	r2, r8
 810a9d4:	464b      	mov	r3, r9
 810a9d6:	4630      	mov	r0, r6
 810a9d8:	4639      	mov	r1, r7
 810a9da:	f7f5 ffbf 	bl	810095c <__aeabi_ddiv>
 810a9de:	f7f6 f943 	bl	8100c68 <__aeabi_d2iz>
 810a9e2:	4682      	mov	sl, r0
 810a9e4:	f7f5 fe26 	bl	8100634 <__aeabi_i2d>
 810a9e8:	4642      	mov	r2, r8
 810a9ea:	464b      	mov	r3, r9
 810a9ec:	f7f5 fe8c 	bl	8100708 <__aeabi_dmul>
 810a9f0:	4602      	mov	r2, r0
 810a9f2:	460b      	mov	r3, r1
 810a9f4:	4630      	mov	r0, r6
 810a9f6:	4639      	mov	r1, r7
 810a9f8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 810a9fc:	f7f5 fccc 	bl	8100398 <__aeabi_dsub>
 810aa00:	f805 6b01 	strb.w	r6, [r5], #1
 810aa04:	9e01      	ldr	r6, [sp, #4]
 810aa06:	9f03      	ldr	r7, [sp, #12]
 810aa08:	1bae      	subs	r6, r5, r6
 810aa0a:	42b7      	cmp	r7, r6
 810aa0c:	4602      	mov	r2, r0
 810aa0e:	460b      	mov	r3, r1
 810aa10:	d135      	bne.n	810aa7e <_dtoa_r+0x6e6>
 810aa12:	f7f5 fcc3 	bl	810039c <__adddf3>
 810aa16:	4642      	mov	r2, r8
 810aa18:	464b      	mov	r3, r9
 810aa1a:	4606      	mov	r6, r0
 810aa1c:	460f      	mov	r7, r1
 810aa1e:	f7f6 f903 	bl	8100c28 <__aeabi_dcmpgt>
 810aa22:	b9d0      	cbnz	r0, 810aa5a <_dtoa_r+0x6c2>
 810aa24:	4642      	mov	r2, r8
 810aa26:	464b      	mov	r3, r9
 810aa28:	4630      	mov	r0, r6
 810aa2a:	4639      	mov	r1, r7
 810aa2c:	f7f6 f8d4 	bl	8100bd8 <__aeabi_dcmpeq>
 810aa30:	b110      	cbz	r0, 810aa38 <_dtoa_r+0x6a0>
 810aa32:	f01a 0f01 	tst.w	sl, #1
 810aa36:	d110      	bne.n	810aa5a <_dtoa_r+0x6c2>
 810aa38:	4620      	mov	r0, r4
 810aa3a:	ee18 1a10 	vmov	r1, s16
 810aa3e:	f001 f893 	bl	810bb68 <_Bfree>
 810aa42:	2300      	movs	r3, #0
 810aa44:	9800      	ldr	r0, [sp, #0]
 810aa46:	702b      	strb	r3, [r5, #0]
 810aa48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 810aa4a:	3001      	adds	r0, #1
 810aa4c:	6018      	str	r0, [r3, #0]
 810aa4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810aa50:	2b00      	cmp	r3, #0
 810aa52:	f43f acf1 	beq.w	810a438 <_dtoa_r+0xa0>
 810aa56:	601d      	str	r5, [r3, #0]
 810aa58:	e4ee      	b.n	810a438 <_dtoa_r+0xa0>
 810aa5a:	9f00      	ldr	r7, [sp, #0]
 810aa5c:	462b      	mov	r3, r5
 810aa5e:	461d      	mov	r5, r3
 810aa60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810aa64:	2a39      	cmp	r2, #57	; 0x39
 810aa66:	d106      	bne.n	810aa76 <_dtoa_r+0x6de>
 810aa68:	9a01      	ldr	r2, [sp, #4]
 810aa6a:	429a      	cmp	r2, r3
 810aa6c:	d1f7      	bne.n	810aa5e <_dtoa_r+0x6c6>
 810aa6e:	9901      	ldr	r1, [sp, #4]
 810aa70:	2230      	movs	r2, #48	; 0x30
 810aa72:	3701      	adds	r7, #1
 810aa74:	700a      	strb	r2, [r1, #0]
 810aa76:	781a      	ldrb	r2, [r3, #0]
 810aa78:	3201      	adds	r2, #1
 810aa7a:	701a      	strb	r2, [r3, #0]
 810aa7c:	e790      	b.n	810a9a0 <_dtoa_r+0x608>
 810aa7e:	4ba6      	ldr	r3, [pc, #664]	; (810ad18 <_dtoa_r+0x980>)
 810aa80:	2200      	movs	r2, #0
 810aa82:	f7f5 fe41 	bl	8100708 <__aeabi_dmul>
 810aa86:	2200      	movs	r2, #0
 810aa88:	2300      	movs	r3, #0
 810aa8a:	4606      	mov	r6, r0
 810aa8c:	460f      	mov	r7, r1
 810aa8e:	f7f6 f8a3 	bl	8100bd8 <__aeabi_dcmpeq>
 810aa92:	2800      	cmp	r0, #0
 810aa94:	d09d      	beq.n	810a9d2 <_dtoa_r+0x63a>
 810aa96:	e7cf      	b.n	810aa38 <_dtoa_r+0x6a0>
 810aa98:	9a08      	ldr	r2, [sp, #32]
 810aa9a:	2a00      	cmp	r2, #0
 810aa9c:	f000 80d7 	beq.w	810ac4e <_dtoa_r+0x8b6>
 810aaa0:	9a06      	ldr	r2, [sp, #24]
 810aaa2:	2a01      	cmp	r2, #1
 810aaa4:	f300 80ba 	bgt.w	810ac1c <_dtoa_r+0x884>
 810aaa8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 810aaaa:	2a00      	cmp	r2, #0
 810aaac:	f000 80b2 	beq.w	810ac14 <_dtoa_r+0x87c>
 810aab0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 810aab4:	9e07      	ldr	r6, [sp, #28]
 810aab6:	9d04      	ldr	r5, [sp, #16]
 810aab8:	9a04      	ldr	r2, [sp, #16]
 810aaba:	441a      	add	r2, r3
 810aabc:	9204      	str	r2, [sp, #16]
 810aabe:	9a05      	ldr	r2, [sp, #20]
 810aac0:	2101      	movs	r1, #1
 810aac2:	441a      	add	r2, r3
 810aac4:	4620      	mov	r0, r4
 810aac6:	9205      	str	r2, [sp, #20]
 810aac8:	f001 f950 	bl	810bd6c <__i2b>
 810aacc:	4607      	mov	r7, r0
 810aace:	2d00      	cmp	r5, #0
 810aad0:	dd0c      	ble.n	810aaec <_dtoa_r+0x754>
 810aad2:	9b05      	ldr	r3, [sp, #20]
 810aad4:	2b00      	cmp	r3, #0
 810aad6:	dd09      	ble.n	810aaec <_dtoa_r+0x754>
 810aad8:	42ab      	cmp	r3, r5
 810aada:	9a04      	ldr	r2, [sp, #16]
 810aadc:	bfa8      	it	ge
 810aade:	462b      	movge	r3, r5
 810aae0:	1ad2      	subs	r2, r2, r3
 810aae2:	9204      	str	r2, [sp, #16]
 810aae4:	9a05      	ldr	r2, [sp, #20]
 810aae6:	1aed      	subs	r5, r5, r3
 810aae8:	1ad3      	subs	r3, r2, r3
 810aaea:	9305      	str	r3, [sp, #20]
 810aaec:	9b07      	ldr	r3, [sp, #28]
 810aaee:	b31b      	cbz	r3, 810ab38 <_dtoa_r+0x7a0>
 810aaf0:	9b08      	ldr	r3, [sp, #32]
 810aaf2:	2b00      	cmp	r3, #0
 810aaf4:	f000 80af 	beq.w	810ac56 <_dtoa_r+0x8be>
 810aaf8:	2e00      	cmp	r6, #0
 810aafa:	dd13      	ble.n	810ab24 <_dtoa_r+0x78c>
 810aafc:	4639      	mov	r1, r7
 810aafe:	4632      	mov	r2, r6
 810ab00:	4620      	mov	r0, r4
 810ab02:	f001 f9f3 	bl	810beec <__pow5mult>
 810ab06:	ee18 2a10 	vmov	r2, s16
 810ab0a:	4601      	mov	r1, r0
 810ab0c:	4607      	mov	r7, r0
 810ab0e:	4620      	mov	r0, r4
 810ab10:	f001 f942 	bl	810bd98 <__multiply>
 810ab14:	ee18 1a10 	vmov	r1, s16
 810ab18:	4680      	mov	r8, r0
 810ab1a:	4620      	mov	r0, r4
 810ab1c:	f001 f824 	bl	810bb68 <_Bfree>
 810ab20:	ee08 8a10 	vmov	s16, r8
 810ab24:	9b07      	ldr	r3, [sp, #28]
 810ab26:	1b9a      	subs	r2, r3, r6
 810ab28:	d006      	beq.n	810ab38 <_dtoa_r+0x7a0>
 810ab2a:	ee18 1a10 	vmov	r1, s16
 810ab2e:	4620      	mov	r0, r4
 810ab30:	f001 f9dc 	bl	810beec <__pow5mult>
 810ab34:	ee08 0a10 	vmov	s16, r0
 810ab38:	2101      	movs	r1, #1
 810ab3a:	4620      	mov	r0, r4
 810ab3c:	f001 f916 	bl	810bd6c <__i2b>
 810ab40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810ab42:	2b00      	cmp	r3, #0
 810ab44:	4606      	mov	r6, r0
 810ab46:	f340 8088 	ble.w	810ac5a <_dtoa_r+0x8c2>
 810ab4a:	461a      	mov	r2, r3
 810ab4c:	4601      	mov	r1, r0
 810ab4e:	4620      	mov	r0, r4
 810ab50:	f001 f9cc 	bl	810beec <__pow5mult>
 810ab54:	9b06      	ldr	r3, [sp, #24]
 810ab56:	2b01      	cmp	r3, #1
 810ab58:	4606      	mov	r6, r0
 810ab5a:	f340 8081 	ble.w	810ac60 <_dtoa_r+0x8c8>
 810ab5e:	f04f 0800 	mov.w	r8, #0
 810ab62:	6933      	ldr	r3, [r6, #16]
 810ab64:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 810ab68:	6918      	ldr	r0, [r3, #16]
 810ab6a:	f001 f8af 	bl	810bccc <__hi0bits>
 810ab6e:	f1c0 0020 	rsb	r0, r0, #32
 810ab72:	9b05      	ldr	r3, [sp, #20]
 810ab74:	4418      	add	r0, r3
 810ab76:	f010 001f 	ands.w	r0, r0, #31
 810ab7a:	f000 8092 	beq.w	810aca2 <_dtoa_r+0x90a>
 810ab7e:	f1c0 0320 	rsb	r3, r0, #32
 810ab82:	2b04      	cmp	r3, #4
 810ab84:	f340 808a 	ble.w	810ac9c <_dtoa_r+0x904>
 810ab88:	f1c0 001c 	rsb	r0, r0, #28
 810ab8c:	9b04      	ldr	r3, [sp, #16]
 810ab8e:	4403      	add	r3, r0
 810ab90:	9304      	str	r3, [sp, #16]
 810ab92:	9b05      	ldr	r3, [sp, #20]
 810ab94:	4403      	add	r3, r0
 810ab96:	4405      	add	r5, r0
 810ab98:	9305      	str	r3, [sp, #20]
 810ab9a:	9b04      	ldr	r3, [sp, #16]
 810ab9c:	2b00      	cmp	r3, #0
 810ab9e:	dd07      	ble.n	810abb0 <_dtoa_r+0x818>
 810aba0:	ee18 1a10 	vmov	r1, s16
 810aba4:	461a      	mov	r2, r3
 810aba6:	4620      	mov	r0, r4
 810aba8:	f001 f9fa 	bl	810bfa0 <__lshift>
 810abac:	ee08 0a10 	vmov	s16, r0
 810abb0:	9b05      	ldr	r3, [sp, #20]
 810abb2:	2b00      	cmp	r3, #0
 810abb4:	dd05      	ble.n	810abc2 <_dtoa_r+0x82a>
 810abb6:	4631      	mov	r1, r6
 810abb8:	461a      	mov	r2, r3
 810abba:	4620      	mov	r0, r4
 810abbc:	f001 f9f0 	bl	810bfa0 <__lshift>
 810abc0:	4606      	mov	r6, r0
 810abc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810abc4:	2b00      	cmp	r3, #0
 810abc6:	d06e      	beq.n	810aca6 <_dtoa_r+0x90e>
 810abc8:	ee18 0a10 	vmov	r0, s16
 810abcc:	4631      	mov	r1, r6
 810abce:	f001 fa57 	bl	810c080 <__mcmp>
 810abd2:	2800      	cmp	r0, #0
 810abd4:	da67      	bge.n	810aca6 <_dtoa_r+0x90e>
 810abd6:	9b00      	ldr	r3, [sp, #0]
 810abd8:	3b01      	subs	r3, #1
 810abda:	ee18 1a10 	vmov	r1, s16
 810abde:	9300      	str	r3, [sp, #0]
 810abe0:	220a      	movs	r2, #10
 810abe2:	2300      	movs	r3, #0
 810abe4:	4620      	mov	r0, r4
 810abe6:	f000 ffe1 	bl	810bbac <__multadd>
 810abea:	9b08      	ldr	r3, [sp, #32]
 810abec:	ee08 0a10 	vmov	s16, r0
 810abf0:	2b00      	cmp	r3, #0
 810abf2:	f000 81b1 	beq.w	810af58 <_dtoa_r+0xbc0>
 810abf6:	2300      	movs	r3, #0
 810abf8:	4639      	mov	r1, r7
 810abfa:	220a      	movs	r2, #10
 810abfc:	4620      	mov	r0, r4
 810abfe:	f000 ffd5 	bl	810bbac <__multadd>
 810ac02:	9b02      	ldr	r3, [sp, #8]
 810ac04:	2b00      	cmp	r3, #0
 810ac06:	4607      	mov	r7, r0
 810ac08:	f300 808e 	bgt.w	810ad28 <_dtoa_r+0x990>
 810ac0c:	9b06      	ldr	r3, [sp, #24]
 810ac0e:	2b02      	cmp	r3, #2
 810ac10:	dc51      	bgt.n	810acb6 <_dtoa_r+0x91e>
 810ac12:	e089      	b.n	810ad28 <_dtoa_r+0x990>
 810ac14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 810ac16:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 810ac1a:	e74b      	b.n	810aab4 <_dtoa_r+0x71c>
 810ac1c:	9b03      	ldr	r3, [sp, #12]
 810ac1e:	1e5e      	subs	r6, r3, #1
 810ac20:	9b07      	ldr	r3, [sp, #28]
 810ac22:	42b3      	cmp	r3, r6
 810ac24:	bfbf      	itttt	lt
 810ac26:	9b07      	ldrlt	r3, [sp, #28]
 810ac28:	9607      	strlt	r6, [sp, #28]
 810ac2a:	1af2      	sublt	r2, r6, r3
 810ac2c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 810ac2e:	bfb6      	itet	lt
 810ac30:	189b      	addlt	r3, r3, r2
 810ac32:	1b9e      	subge	r6, r3, r6
 810ac34:	930a      	strlt	r3, [sp, #40]	; 0x28
 810ac36:	9b03      	ldr	r3, [sp, #12]
 810ac38:	bfb8      	it	lt
 810ac3a:	2600      	movlt	r6, #0
 810ac3c:	2b00      	cmp	r3, #0
 810ac3e:	bfb7      	itett	lt
 810ac40:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 810ac44:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 810ac48:	1a9d      	sublt	r5, r3, r2
 810ac4a:	2300      	movlt	r3, #0
 810ac4c:	e734      	b.n	810aab8 <_dtoa_r+0x720>
 810ac4e:	9e07      	ldr	r6, [sp, #28]
 810ac50:	9d04      	ldr	r5, [sp, #16]
 810ac52:	9f08      	ldr	r7, [sp, #32]
 810ac54:	e73b      	b.n	810aace <_dtoa_r+0x736>
 810ac56:	9a07      	ldr	r2, [sp, #28]
 810ac58:	e767      	b.n	810ab2a <_dtoa_r+0x792>
 810ac5a:	9b06      	ldr	r3, [sp, #24]
 810ac5c:	2b01      	cmp	r3, #1
 810ac5e:	dc18      	bgt.n	810ac92 <_dtoa_r+0x8fa>
 810ac60:	f1ba 0f00 	cmp.w	sl, #0
 810ac64:	d115      	bne.n	810ac92 <_dtoa_r+0x8fa>
 810ac66:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810ac6a:	b993      	cbnz	r3, 810ac92 <_dtoa_r+0x8fa>
 810ac6c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 810ac70:	0d1b      	lsrs	r3, r3, #20
 810ac72:	051b      	lsls	r3, r3, #20
 810ac74:	b183      	cbz	r3, 810ac98 <_dtoa_r+0x900>
 810ac76:	9b04      	ldr	r3, [sp, #16]
 810ac78:	3301      	adds	r3, #1
 810ac7a:	9304      	str	r3, [sp, #16]
 810ac7c:	9b05      	ldr	r3, [sp, #20]
 810ac7e:	3301      	adds	r3, #1
 810ac80:	9305      	str	r3, [sp, #20]
 810ac82:	f04f 0801 	mov.w	r8, #1
 810ac86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810ac88:	2b00      	cmp	r3, #0
 810ac8a:	f47f af6a 	bne.w	810ab62 <_dtoa_r+0x7ca>
 810ac8e:	2001      	movs	r0, #1
 810ac90:	e76f      	b.n	810ab72 <_dtoa_r+0x7da>
 810ac92:	f04f 0800 	mov.w	r8, #0
 810ac96:	e7f6      	b.n	810ac86 <_dtoa_r+0x8ee>
 810ac98:	4698      	mov	r8, r3
 810ac9a:	e7f4      	b.n	810ac86 <_dtoa_r+0x8ee>
 810ac9c:	f43f af7d 	beq.w	810ab9a <_dtoa_r+0x802>
 810aca0:	4618      	mov	r0, r3
 810aca2:	301c      	adds	r0, #28
 810aca4:	e772      	b.n	810ab8c <_dtoa_r+0x7f4>
 810aca6:	9b03      	ldr	r3, [sp, #12]
 810aca8:	2b00      	cmp	r3, #0
 810acaa:	dc37      	bgt.n	810ad1c <_dtoa_r+0x984>
 810acac:	9b06      	ldr	r3, [sp, #24]
 810acae:	2b02      	cmp	r3, #2
 810acb0:	dd34      	ble.n	810ad1c <_dtoa_r+0x984>
 810acb2:	9b03      	ldr	r3, [sp, #12]
 810acb4:	9302      	str	r3, [sp, #8]
 810acb6:	9b02      	ldr	r3, [sp, #8]
 810acb8:	b96b      	cbnz	r3, 810acd6 <_dtoa_r+0x93e>
 810acba:	4631      	mov	r1, r6
 810acbc:	2205      	movs	r2, #5
 810acbe:	4620      	mov	r0, r4
 810acc0:	f000 ff74 	bl	810bbac <__multadd>
 810acc4:	4601      	mov	r1, r0
 810acc6:	4606      	mov	r6, r0
 810acc8:	ee18 0a10 	vmov	r0, s16
 810accc:	f001 f9d8 	bl	810c080 <__mcmp>
 810acd0:	2800      	cmp	r0, #0
 810acd2:	f73f adbb 	bgt.w	810a84c <_dtoa_r+0x4b4>
 810acd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810acd8:	9d01      	ldr	r5, [sp, #4]
 810acda:	43db      	mvns	r3, r3
 810acdc:	9300      	str	r3, [sp, #0]
 810acde:	f04f 0800 	mov.w	r8, #0
 810ace2:	4631      	mov	r1, r6
 810ace4:	4620      	mov	r0, r4
 810ace6:	f000 ff3f 	bl	810bb68 <_Bfree>
 810acea:	2f00      	cmp	r7, #0
 810acec:	f43f aea4 	beq.w	810aa38 <_dtoa_r+0x6a0>
 810acf0:	f1b8 0f00 	cmp.w	r8, #0
 810acf4:	d005      	beq.n	810ad02 <_dtoa_r+0x96a>
 810acf6:	45b8      	cmp	r8, r7
 810acf8:	d003      	beq.n	810ad02 <_dtoa_r+0x96a>
 810acfa:	4641      	mov	r1, r8
 810acfc:	4620      	mov	r0, r4
 810acfe:	f000 ff33 	bl	810bb68 <_Bfree>
 810ad02:	4639      	mov	r1, r7
 810ad04:	4620      	mov	r0, r4
 810ad06:	f000 ff2f 	bl	810bb68 <_Bfree>
 810ad0a:	e695      	b.n	810aa38 <_dtoa_r+0x6a0>
 810ad0c:	2600      	movs	r6, #0
 810ad0e:	4637      	mov	r7, r6
 810ad10:	e7e1      	b.n	810acd6 <_dtoa_r+0x93e>
 810ad12:	9700      	str	r7, [sp, #0]
 810ad14:	4637      	mov	r7, r6
 810ad16:	e599      	b.n	810a84c <_dtoa_r+0x4b4>
 810ad18:	40240000 	.word	0x40240000
 810ad1c:	9b08      	ldr	r3, [sp, #32]
 810ad1e:	2b00      	cmp	r3, #0
 810ad20:	f000 80ca 	beq.w	810aeb8 <_dtoa_r+0xb20>
 810ad24:	9b03      	ldr	r3, [sp, #12]
 810ad26:	9302      	str	r3, [sp, #8]
 810ad28:	2d00      	cmp	r5, #0
 810ad2a:	dd05      	ble.n	810ad38 <_dtoa_r+0x9a0>
 810ad2c:	4639      	mov	r1, r7
 810ad2e:	462a      	mov	r2, r5
 810ad30:	4620      	mov	r0, r4
 810ad32:	f001 f935 	bl	810bfa0 <__lshift>
 810ad36:	4607      	mov	r7, r0
 810ad38:	f1b8 0f00 	cmp.w	r8, #0
 810ad3c:	d05b      	beq.n	810adf6 <_dtoa_r+0xa5e>
 810ad3e:	6879      	ldr	r1, [r7, #4]
 810ad40:	4620      	mov	r0, r4
 810ad42:	f000 fed1 	bl	810bae8 <_Balloc>
 810ad46:	4605      	mov	r5, r0
 810ad48:	b928      	cbnz	r0, 810ad56 <_dtoa_r+0x9be>
 810ad4a:	4b87      	ldr	r3, [pc, #540]	; (810af68 <_dtoa_r+0xbd0>)
 810ad4c:	4602      	mov	r2, r0
 810ad4e:	f240 21ea 	movw	r1, #746	; 0x2ea
 810ad52:	f7ff bb3b 	b.w	810a3cc <_dtoa_r+0x34>
 810ad56:	693a      	ldr	r2, [r7, #16]
 810ad58:	3202      	adds	r2, #2
 810ad5a:	0092      	lsls	r2, r2, #2
 810ad5c:	f107 010c 	add.w	r1, r7, #12
 810ad60:	300c      	adds	r0, #12
 810ad62:	f000 feb3 	bl	810bacc <memcpy>
 810ad66:	2201      	movs	r2, #1
 810ad68:	4629      	mov	r1, r5
 810ad6a:	4620      	mov	r0, r4
 810ad6c:	f001 f918 	bl	810bfa0 <__lshift>
 810ad70:	9b01      	ldr	r3, [sp, #4]
 810ad72:	f103 0901 	add.w	r9, r3, #1
 810ad76:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 810ad7a:	4413      	add	r3, r2
 810ad7c:	9305      	str	r3, [sp, #20]
 810ad7e:	f00a 0301 	and.w	r3, sl, #1
 810ad82:	46b8      	mov	r8, r7
 810ad84:	9304      	str	r3, [sp, #16]
 810ad86:	4607      	mov	r7, r0
 810ad88:	4631      	mov	r1, r6
 810ad8a:	ee18 0a10 	vmov	r0, s16
 810ad8e:	f7ff fa77 	bl	810a280 <quorem>
 810ad92:	4641      	mov	r1, r8
 810ad94:	9002      	str	r0, [sp, #8]
 810ad96:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 810ad9a:	ee18 0a10 	vmov	r0, s16
 810ad9e:	f001 f96f 	bl	810c080 <__mcmp>
 810ada2:	463a      	mov	r2, r7
 810ada4:	9003      	str	r0, [sp, #12]
 810ada6:	4631      	mov	r1, r6
 810ada8:	4620      	mov	r0, r4
 810adaa:	f001 f985 	bl	810c0b8 <__mdiff>
 810adae:	68c2      	ldr	r2, [r0, #12]
 810adb0:	f109 3bff 	add.w	fp, r9, #4294967295
 810adb4:	4605      	mov	r5, r0
 810adb6:	bb02      	cbnz	r2, 810adfa <_dtoa_r+0xa62>
 810adb8:	4601      	mov	r1, r0
 810adba:	ee18 0a10 	vmov	r0, s16
 810adbe:	f001 f95f 	bl	810c080 <__mcmp>
 810adc2:	4602      	mov	r2, r0
 810adc4:	4629      	mov	r1, r5
 810adc6:	4620      	mov	r0, r4
 810adc8:	9207      	str	r2, [sp, #28]
 810adca:	f000 fecd 	bl	810bb68 <_Bfree>
 810adce:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 810add2:	ea43 0102 	orr.w	r1, r3, r2
 810add6:	9b04      	ldr	r3, [sp, #16]
 810add8:	430b      	orrs	r3, r1
 810adda:	464d      	mov	r5, r9
 810addc:	d10f      	bne.n	810adfe <_dtoa_r+0xa66>
 810adde:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 810ade2:	d02a      	beq.n	810ae3a <_dtoa_r+0xaa2>
 810ade4:	9b03      	ldr	r3, [sp, #12]
 810ade6:	2b00      	cmp	r3, #0
 810ade8:	dd02      	ble.n	810adf0 <_dtoa_r+0xa58>
 810adea:	9b02      	ldr	r3, [sp, #8]
 810adec:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 810adf0:	f88b a000 	strb.w	sl, [fp]
 810adf4:	e775      	b.n	810ace2 <_dtoa_r+0x94a>
 810adf6:	4638      	mov	r0, r7
 810adf8:	e7ba      	b.n	810ad70 <_dtoa_r+0x9d8>
 810adfa:	2201      	movs	r2, #1
 810adfc:	e7e2      	b.n	810adc4 <_dtoa_r+0xa2c>
 810adfe:	9b03      	ldr	r3, [sp, #12]
 810ae00:	2b00      	cmp	r3, #0
 810ae02:	db04      	blt.n	810ae0e <_dtoa_r+0xa76>
 810ae04:	9906      	ldr	r1, [sp, #24]
 810ae06:	430b      	orrs	r3, r1
 810ae08:	9904      	ldr	r1, [sp, #16]
 810ae0a:	430b      	orrs	r3, r1
 810ae0c:	d122      	bne.n	810ae54 <_dtoa_r+0xabc>
 810ae0e:	2a00      	cmp	r2, #0
 810ae10:	ddee      	ble.n	810adf0 <_dtoa_r+0xa58>
 810ae12:	ee18 1a10 	vmov	r1, s16
 810ae16:	2201      	movs	r2, #1
 810ae18:	4620      	mov	r0, r4
 810ae1a:	f001 f8c1 	bl	810bfa0 <__lshift>
 810ae1e:	4631      	mov	r1, r6
 810ae20:	ee08 0a10 	vmov	s16, r0
 810ae24:	f001 f92c 	bl	810c080 <__mcmp>
 810ae28:	2800      	cmp	r0, #0
 810ae2a:	dc03      	bgt.n	810ae34 <_dtoa_r+0xa9c>
 810ae2c:	d1e0      	bne.n	810adf0 <_dtoa_r+0xa58>
 810ae2e:	f01a 0f01 	tst.w	sl, #1
 810ae32:	d0dd      	beq.n	810adf0 <_dtoa_r+0xa58>
 810ae34:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 810ae38:	d1d7      	bne.n	810adea <_dtoa_r+0xa52>
 810ae3a:	2339      	movs	r3, #57	; 0x39
 810ae3c:	f88b 3000 	strb.w	r3, [fp]
 810ae40:	462b      	mov	r3, r5
 810ae42:	461d      	mov	r5, r3
 810ae44:	3b01      	subs	r3, #1
 810ae46:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 810ae4a:	2a39      	cmp	r2, #57	; 0x39
 810ae4c:	d071      	beq.n	810af32 <_dtoa_r+0xb9a>
 810ae4e:	3201      	adds	r2, #1
 810ae50:	701a      	strb	r2, [r3, #0]
 810ae52:	e746      	b.n	810ace2 <_dtoa_r+0x94a>
 810ae54:	2a00      	cmp	r2, #0
 810ae56:	dd07      	ble.n	810ae68 <_dtoa_r+0xad0>
 810ae58:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 810ae5c:	d0ed      	beq.n	810ae3a <_dtoa_r+0xaa2>
 810ae5e:	f10a 0301 	add.w	r3, sl, #1
 810ae62:	f88b 3000 	strb.w	r3, [fp]
 810ae66:	e73c      	b.n	810ace2 <_dtoa_r+0x94a>
 810ae68:	9b05      	ldr	r3, [sp, #20]
 810ae6a:	f809 ac01 	strb.w	sl, [r9, #-1]
 810ae6e:	4599      	cmp	r9, r3
 810ae70:	d047      	beq.n	810af02 <_dtoa_r+0xb6a>
 810ae72:	ee18 1a10 	vmov	r1, s16
 810ae76:	2300      	movs	r3, #0
 810ae78:	220a      	movs	r2, #10
 810ae7a:	4620      	mov	r0, r4
 810ae7c:	f000 fe96 	bl	810bbac <__multadd>
 810ae80:	45b8      	cmp	r8, r7
 810ae82:	ee08 0a10 	vmov	s16, r0
 810ae86:	f04f 0300 	mov.w	r3, #0
 810ae8a:	f04f 020a 	mov.w	r2, #10
 810ae8e:	4641      	mov	r1, r8
 810ae90:	4620      	mov	r0, r4
 810ae92:	d106      	bne.n	810aea2 <_dtoa_r+0xb0a>
 810ae94:	f000 fe8a 	bl	810bbac <__multadd>
 810ae98:	4680      	mov	r8, r0
 810ae9a:	4607      	mov	r7, r0
 810ae9c:	f109 0901 	add.w	r9, r9, #1
 810aea0:	e772      	b.n	810ad88 <_dtoa_r+0x9f0>
 810aea2:	f000 fe83 	bl	810bbac <__multadd>
 810aea6:	4639      	mov	r1, r7
 810aea8:	4680      	mov	r8, r0
 810aeaa:	2300      	movs	r3, #0
 810aeac:	220a      	movs	r2, #10
 810aeae:	4620      	mov	r0, r4
 810aeb0:	f000 fe7c 	bl	810bbac <__multadd>
 810aeb4:	4607      	mov	r7, r0
 810aeb6:	e7f1      	b.n	810ae9c <_dtoa_r+0xb04>
 810aeb8:	9b03      	ldr	r3, [sp, #12]
 810aeba:	9302      	str	r3, [sp, #8]
 810aebc:	9d01      	ldr	r5, [sp, #4]
 810aebe:	ee18 0a10 	vmov	r0, s16
 810aec2:	4631      	mov	r1, r6
 810aec4:	f7ff f9dc 	bl	810a280 <quorem>
 810aec8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 810aecc:	9b01      	ldr	r3, [sp, #4]
 810aece:	f805 ab01 	strb.w	sl, [r5], #1
 810aed2:	1aea      	subs	r2, r5, r3
 810aed4:	9b02      	ldr	r3, [sp, #8]
 810aed6:	4293      	cmp	r3, r2
 810aed8:	dd09      	ble.n	810aeee <_dtoa_r+0xb56>
 810aeda:	ee18 1a10 	vmov	r1, s16
 810aede:	2300      	movs	r3, #0
 810aee0:	220a      	movs	r2, #10
 810aee2:	4620      	mov	r0, r4
 810aee4:	f000 fe62 	bl	810bbac <__multadd>
 810aee8:	ee08 0a10 	vmov	s16, r0
 810aeec:	e7e7      	b.n	810aebe <_dtoa_r+0xb26>
 810aeee:	9b02      	ldr	r3, [sp, #8]
 810aef0:	2b00      	cmp	r3, #0
 810aef2:	bfc8      	it	gt
 810aef4:	461d      	movgt	r5, r3
 810aef6:	9b01      	ldr	r3, [sp, #4]
 810aef8:	bfd8      	it	le
 810aefa:	2501      	movle	r5, #1
 810aefc:	441d      	add	r5, r3
 810aefe:	f04f 0800 	mov.w	r8, #0
 810af02:	ee18 1a10 	vmov	r1, s16
 810af06:	2201      	movs	r2, #1
 810af08:	4620      	mov	r0, r4
 810af0a:	f001 f849 	bl	810bfa0 <__lshift>
 810af0e:	4631      	mov	r1, r6
 810af10:	ee08 0a10 	vmov	s16, r0
 810af14:	f001 f8b4 	bl	810c080 <__mcmp>
 810af18:	2800      	cmp	r0, #0
 810af1a:	dc91      	bgt.n	810ae40 <_dtoa_r+0xaa8>
 810af1c:	d102      	bne.n	810af24 <_dtoa_r+0xb8c>
 810af1e:	f01a 0f01 	tst.w	sl, #1
 810af22:	d18d      	bne.n	810ae40 <_dtoa_r+0xaa8>
 810af24:	462b      	mov	r3, r5
 810af26:	461d      	mov	r5, r3
 810af28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810af2c:	2a30      	cmp	r2, #48	; 0x30
 810af2e:	d0fa      	beq.n	810af26 <_dtoa_r+0xb8e>
 810af30:	e6d7      	b.n	810ace2 <_dtoa_r+0x94a>
 810af32:	9a01      	ldr	r2, [sp, #4]
 810af34:	429a      	cmp	r2, r3
 810af36:	d184      	bne.n	810ae42 <_dtoa_r+0xaaa>
 810af38:	9b00      	ldr	r3, [sp, #0]
 810af3a:	3301      	adds	r3, #1
 810af3c:	9300      	str	r3, [sp, #0]
 810af3e:	2331      	movs	r3, #49	; 0x31
 810af40:	7013      	strb	r3, [r2, #0]
 810af42:	e6ce      	b.n	810ace2 <_dtoa_r+0x94a>
 810af44:	4b09      	ldr	r3, [pc, #36]	; (810af6c <_dtoa_r+0xbd4>)
 810af46:	f7ff ba95 	b.w	810a474 <_dtoa_r+0xdc>
 810af4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810af4c:	2b00      	cmp	r3, #0
 810af4e:	f47f aa6e 	bne.w	810a42e <_dtoa_r+0x96>
 810af52:	4b07      	ldr	r3, [pc, #28]	; (810af70 <_dtoa_r+0xbd8>)
 810af54:	f7ff ba8e 	b.w	810a474 <_dtoa_r+0xdc>
 810af58:	9b02      	ldr	r3, [sp, #8]
 810af5a:	2b00      	cmp	r3, #0
 810af5c:	dcae      	bgt.n	810aebc <_dtoa_r+0xb24>
 810af5e:	9b06      	ldr	r3, [sp, #24]
 810af60:	2b02      	cmp	r3, #2
 810af62:	f73f aea8 	bgt.w	810acb6 <_dtoa_r+0x91e>
 810af66:	e7a9      	b.n	810aebc <_dtoa_r+0xb24>
 810af68:	0810d1b0 	.word	0x0810d1b0
 810af6c:	0810cfb4 	.word	0x0810cfb4
 810af70:	0810d131 	.word	0x0810d131

0810af74 <__sflush_r>:
 810af74:	898a      	ldrh	r2, [r1, #12]
 810af76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810af7a:	4605      	mov	r5, r0
 810af7c:	0710      	lsls	r0, r2, #28
 810af7e:	460c      	mov	r4, r1
 810af80:	d458      	bmi.n	810b034 <__sflush_r+0xc0>
 810af82:	684b      	ldr	r3, [r1, #4]
 810af84:	2b00      	cmp	r3, #0
 810af86:	dc05      	bgt.n	810af94 <__sflush_r+0x20>
 810af88:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 810af8a:	2b00      	cmp	r3, #0
 810af8c:	dc02      	bgt.n	810af94 <__sflush_r+0x20>
 810af8e:	2000      	movs	r0, #0
 810af90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810af94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810af96:	2e00      	cmp	r6, #0
 810af98:	d0f9      	beq.n	810af8e <__sflush_r+0x1a>
 810af9a:	2300      	movs	r3, #0
 810af9c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 810afa0:	682f      	ldr	r7, [r5, #0]
 810afa2:	602b      	str	r3, [r5, #0]
 810afa4:	d032      	beq.n	810b00c <__sflush_r+0x98>
 810afa6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 810afa8:	89a3      	ldrh	r3, [r4, #12]
 810afaa:	075a      	lsls	r2, r3, #29
 810afac:	d505      	bpl.n	810afba <__sflush_r+0x46>
 810afae:	6863      	ldr	r3, [r4, #4]
 810afb0:	1ac0      	subs	r0, r0, r3
 810afb2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 810afb4:	b10b      	cbz	r3, 810afba <__sflush_r+0x46>
 810afb6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810afb8:	1ac0      	subs	r0, r0, r3
 810afba:	2300      	movs	r3, #0
 810afbc:	4602      	mov	r2, r0
 810afbe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810afc0:	6a21      	ldr	r1, [r4, #32]
 810afc2:	4628      	mov	r0, r5
 810afc4:	47b0      	blx	r6
 810afc6:	1c43      	adds	r3, r0, #1
 810afc8:	89a3      	ldrh	r3, [r4, #12]
 810afca:	d106      	bne.n	810afda <__sflush_r+0x66>
 810afcc:	6829      	ldr	r1, [r5, #0]
 810afce:	291d      	cmp	r1, #29
 810afd0:	d82c      	bhi.n	810b02c <__sflush_r+0xb8>
 810afd2:	4a2a      	ldr	r2, [pc, #168]	; (810b07c <__sflush_r+0x108>)
 810afd4:	40ca      	lsrs	r2, r1
 810afd6:	07d6      	lsls	r6, r2, #31
 810afd8:	d528      	bpl.n	810b02c <__sflush_r+0xb8>
 810afda:	2200      	movs	r2, #0
 810afdc:	6062      	str	r2, [r4, #4]
 810afde:	04d9      	lsls	r1, r3, #19
 810afe0:	6922      	ldr	r2, [r4, #16]
 810afe2:	6022      	str	r2, [r4, #0]
 810afe4:	d504      	bpl.n	810aff0 <__sflush_r+0x7c>
 810afe6:	1c42      	adds	r2, r0, #1
 810afe8:	d101      	bne.n	810afee <__sflush_r+0x7a>
 810afea:	682b      	ldr	r3, [r5, #0]
 810afec:	b903      	cbnz	r3, 810aff0 <__sflush_r+0x7c>
 810afee:	6560      	str	r0, [r4, #84]	; 0x54
 810aff0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810aff2:	602f      	str	r7, [r5, #0]
 810aff4:	2900      	cmp	r1, #0
 810aff6:	d0ca      	beq.n	810af8e <__sflush_r+0x1a>
 810aff8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810affc:	4299      	cmp	r1, r3
 810affe:	d002      	beq.n	810b006 <__sflush_r+0x92>
 810b000:	4628      	mov	r0, r5
 810b002:	f001 fa49 	bl	810c498 <_free_r>
 810b006:	2000      	movs	r0, #0
 810b008:	6360      	str	r0, [r4, #52]	; 0x34
 810b00a:	e7c1      	b.n	810af90 <__sflush_r+0x1c>
 810b00c:	6a21      	ldr	r1, [r4, #32]
 810b00e:	2301      	movs	r3, #1
 810b010:	4628      	mov	r0, r5
 810b012:	47b0      	blx	r6
 810b014:	1c41      	adds	r1, r0, #1
 810b016:	d1c7      	bne.n	810afa8 <__sflush_r+0x34>
 810b018:	682b      	ldr	r3, [r5, #0]
 810b01a:	2b00      	cmp	r3, #0
 810b01c:	d0c4      	beq.n	810afa8 <__sflush_r+0x34>
 810b01e:	2b1d      	cmp	r3, #29
 810b020:	d001      	beq.n	810b026 <__sflush_r+0xb2>
 810b022:	2b16      	cmp	r3, #22
 810b024:	d101      	bne.n	810b02a <__sflush_r+0xb6>
 810b026:	602f      	str	r7, [r5, #0]
 810b028:	e7b1      	b.n	810af8e <__sflush_r+0x1a>
 810b02a:	89a3      	ldrh	r3, [r4, #12]
 810b02c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810b030:	81a3      	strh	r3, [r4, #12]
 810b032:	e7ad      	b.n	810af90 <__sflush_r+0x1c>
 810b034:	690f      	ldr	r7, [r1, #16]
 810b036:	2f00      	cmp	r7, #0
 810b038:	d0a9      	beq.n	810af8e <__sflush_r+0x1a>
 810b03a:	0793      	lsls	r3, r2, #30
 810b03c:	680e      	ldr	r6, [r1, #0]
 810b03e:	bf08      	it	eq
 810b040:	694b      	ldreq	r3, [r1, #20]
 810b042:	600f      	str	r7, [r1, #0]
 810b044:	bf18      	it	ne
 810b046:	2300      	movne	r3, #0
 810b048:	eba6 0807 	sub.w	r8, r6, r7
 810b04c:	608b      	str	r3, [r1, #8]
 810b04e:	f1b8 0f00 	cmp.w	r8, #0
 810b052:	dd9c      	ble.n	810af8e <__sflush_r+0x1a>
 810b054:	6a21      	ldr	r1, [r4, #32]
 810b056:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 810b058:	4643      	mov	r3, r8
 810b05a:	463a      	mov	r2, r7
 810b05c:	4628      	mov	r0, r5
 810b05e:	47b0      	blx	r6
 810b060:	2800      	cmp	r0, #0
 810b062:	dc06      	bgt.n	810b072 <__sflush_r+0xfe>
 810b064:	89a3      	ldrh	r3, [r4, #12]
 810b066:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810b06a:	81a3      	strh	r3, [r4, #12]
 810b06c:	f04f 30ff 	mov.w	r0, #4294967295
 810b070:	e78e      	b.n	810af90 <__sflush_r+0x1c>
 810b072:	4407      	add	r7, r0
 810b074:	eba8 0800 	sub.w	r8, r8, r0
 810b078:	e7e9      	b.n	810b04e <__sflush_r+0xda>
 810b07a:	bf00      	nop
 810b07c:	20400001 	.word	0x20400001

0810b080 <_fflush_r>:
 810b080:	b538      	push	{r3, r4, r5, lr}
 810b082:	690b      	ldr	r3, [r1, #16]
 810b084:	4605      	mov	r5, r0
 810b086:	460c      	mov	r4, r1
 810b088:	b913      	cbnz	r3, 810b090 <_fflush_r+0x10>
 810b08a:	2500      	movs	r5, #0
 810b08c:	4628      	mov	r0, r5
 810b08e:	bd38      	pop	{r3, r4, r5, pc}
 810b090:	b118      	cbz	r0, 810b09a <_fflush_r+0x1a>
 810b092:	6983      	ldr	r3, [r0, #24]
 810b094:	b90b      	cbnz	r3, 810b09a <_fflush_r+0x1a>
 810b096:	f000 f887 	bl	810b1a8 <__sinit>
 810b09a:	4b14      	ldr	r3, [pc, #80]	; (810b0ec <_fflush_r+0x6c>)
 810b09c:	429c      	cmp	r4, r3
 810b09e:	d11b      	bne.n	810b0d8 <_fflush_r+0x58>
 810b0a0:	686c      	ldr	r4, [r5, #4]
 810b0a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810b0a6:	2b00      	cmp	r3, #0
 810b0a8:	d0ef      	beq.n	810b08a <_fflush_r+0xa>
 810b0aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 810b0ac:	07d0      	lsls	r0, r2, #31
 810b0ae:	d404      	bmi.n	810b0ba <_fflush_r+0x3a>
 810b0b0:	0599      	lsls	r1, r3, #22
 810b0b2:	d402      	bmi.n	810b0ba <_fflush_r+0x3a>
 810b0b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810b0b6:	f000 fc88 	bl	810b9ca <__retarget_lock_acquire_recursive>
 810b0ba:	4628      	mov	r0, r5
 810b0bc:	4621      	mov	r1, r4
 810b0be:	f7ff ff59 	bl	810af74 <__sflush_r>
 810b0c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 810b0c4:	07da      	lsls	r2, r3, #31
 810b0c6:	4605      	mov	r5, r0
 810b0c8:	d4e0      	bmi.n	810b08c <_fflush_r+0xc>
 810b0ca:	89a3      	ldrh	r3, [r4, #12]
 810b0cc:	059b      	lsls	r3, r3, #22
 810b0ce:	d4dd      	bmi.n	810b08c <_fflush_r+0xc>
 810b0d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810b0d2:	f000 fc7b 	bl	810b9cc <__retarget_lock_release_recursive>
 810b0d6:	e7d9      	b.n	810b08c <_fflush_r+0xc>
 810b0d8:	4b05      	ldr	r3, [pc, #20]	; (810b0f0 <_fflush_r+0x70>)
 810b0da:	429c      	cmp	r4, r3
 810b0dc:	d101      	bne.n	810b0e2 <_fflush_r+0x62>
 810b0de:	68ac      	ldr	r4, [r5, #8]
 810b0e0:	e7df      	b.n	810b0a2 <_fflush_r+0x22>
 810b0e2:	4b04      	ldr	r3, [pc, #16]	; (810b0f4 <_fflush_r+0x74>)
 810b0e4:	429c      	cmp	r4, r3
 810b0e6:	bf08      	it	eq
 810b0e8:	68ec      	ldreq	r4, [r5, #12]
 810b0ea:	e7da      	b.n	810b0a2 <_fflush_r+0x22>
 810b0ec:	0810d1e4 	.word	0x0810d1e4
 810b0f0:	0810d204 	.word	0x0810d204
 810b0f4:	0810d1c4 	.word	0x0810d1c4

0810b0f8 <std>:
 810b0f8:	2300      	movs	r3, #0
 810b0fa:	b510      	push	{r4, lr}
 810b0fc:	4604      	mov	r4, r0
 810b0fe:	e9c0 3300 	strd	r3, r3, [r0]
 810b102:	e9c0 3304 	strd	r3, r3, [r0, #16]
 810b106:	6083      	str	r3, [r0, #8]
 810b108:	8181      	strh	r1, [r0, #12]
 810b10a:	6643      	str	r3, [r0, #100]	; 0x64
 810b10c:	81c2      	strh	r2, [r0, #14]
 810b10e:	6183      	str	r3, [r0, #24]
 810b110:	4619      	mov	r1, r3
 810b112:	2208      	movs	r2, #8
 810b114:	305c      	adds	r0, #92	; 0x5c
 810b116:	f7fd fa11 	bl	810853c <memset>
 810b11a:	4b05      	ldr	r3, [pc, #20]	; (810b130 <std+0x38>)
 810b11c:	6263      	str	r3, [r4, #36]	; 0x24
 810b11e:	4b05      	ldr	r3, [pc, #20]	; (810b134 <std+0x3c>)
 810b120:	62a3      	str	r3, [r4, #40]	; 0x28
 810b122:	4b05      	ldr	r3, [pc, #20]	; (810b138 <std+0x40>)
 810b124:	62e3      	str	r3, [r4, #44]	; 0x2c
 810b126:	4b05      	ldr	r3, [pc, #20]	; (810b13c <std+0x44>)
 810b128:	6224      	str	r4, [r4, #32]
 810b12a:	6323      	str	r3, [r4, #48]	; 0x30
 810b12c:	bd10      	pop	{r4, pc}
 810b12e:	bf00      	nop
 810b130:	0810cbf9 	.word	0x0810cbf9
 810b134:	0810cc1b 	.word	0x0810cc1b
 810b138:	0810cc53 	.word	0x0810cc53
 810b13c:	0810cc77 	.word	0x0810cc77

0810b140 <_cleanup_r>:
 810b140:	4901      	ldr	r1, [pc, #4]	; (810b148 <_cleanup_r+0x8>)
 810b142:	f000 b8af 	b.w	810b2a4 <_fwalk_reent>
 810b146:	bf00      	nop
 810b148:	0810b081 	.word	0x0810b081

0810b14c <__sfmoreglue>:
 810b14c:	b570      	push	{r4, r5, r6, lr}
 810b14e:	2268      	movs	r2, #104	; 0x68
 810b150:	1e4d      	subs	r5, r1, #1
 810b152:	4355      	muls	r5, r2
 810b154:	460e      	mov	r6, r1
 810b156:	f105 0174 	add.w	r1, r5, #116	; 0x74
 810b15a:	f001 fa09 	bl	810c570 <_malloc_r>
 810b15e:	4604      	mov	r4, r0
 810b160:	b140      	cbz	r0, 810b174 <__sfmoreglue+0x28>
 810b162:	2100      	movs	r1, #0
 810b164:	e9c0 1600 	strd	r1, r6, [r0]
 810b168:	300c      	adds	r0, #12
 810b16a:	60a0      	str	r0, [r4, #8]
 810b16c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 810b170:	f7fd f9e4 	bl	810853c <memset>
 810b174:	4620      	mov	r0, r4
 810b176:	bd70      	pop	{r4, r5, r6, pc}

0810b178 <__sfp_lock_acquire>:
 810b178:	4801      	ldr	r0, [pc, #4]	; (810b180 <__sfp_lock_acquire+0x8>)
 810b17a:	f000 bc26 	b.w	810b9ca <__retarget_lock_acquire_recursive>
 810b17e:	bf00      	nop
 810b180:	10000359 	.word	0x10000359

0810b184 <__sfp_lock_release>:
 810b184:	4801      	ldr	r0, [pc, #4]	; (810b18c <__sfp_lock_release+0x8>)
 810b186:	f000 bc21 	b.w	810b9cc <__retarget_lock_release_recursive>
 810b18a:	bf00      	nop
 810b18c:	10000359 	.word	0x10000359

0810b190 <__sinit_lock_acquire>:
 810b190:	4801      	ldr	r0, [pc, #4]	; (810b198 <__sinit_lock_acquire+0x8>)
 810b192:	f000 bc1a 	b.w	810b9ca <__retarget_lock_acquire_recursive>
 810b196:	bf00      	nop
 810b198:	1000035a 	.word	0x1000035a

0810b19c <__sinit_lock_release>:
 810b19c:	4801      	ldr	r0, [pc, #4]	; (810b1a4 <__sinit_lock_release+0x8>)
 810b19e:	f000 bc15 	b.w	810b9cc <__retarget_lock_release_recursive>
 810b1a2:	bf00      	nop
 810b1a4:	1000035a 	.word	0x1000035a

0810b1a8 <__sinit>:
 810b1a8:	b510      	push	{r4, lr}
 810b1aa:	4604      	mov	r4, r0
 810b1ac:	f7ff fff0 	bl	810b190 <__sinit_lock_acquire>
 810b1b0:	69a3      	ldr	r3, [r4, #24]
 810b1b2:	b11b      	cbz	r3, 810b1bc <__sinit+0x14>
 810b1b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b1b8:	f7ff bff0 	b.w	810b19c <__sinit_lock_release>
 810b1bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 810b1c0:	6523      	str	r3, [r4, #80]	; 0x50
 810b1c2:	4b13      	ldr	r3, [pc, #76]	; (810b210 <__sinit+0x68>)
 810b1c4:	4a13      	ldr	r2, [pc, #76]	; (810b214 <__sinit+0x6c>)
 810b1c6:	681b      	ldr	r3, [r3, #0]
 810b1c8:	62a2      	str	r2, [r4, #40]	; 0x28
 810b1ca:	42a3      	cmp	r3, r4
 810b1cc:	bf04      	itt	eq
 810b1ce:	2301      	moveq	r3, #1
 810b1d0:	61a3      	streq	r3, [r4, #24]
 810b1d2:	4620      	mov	r0, r4
 810b1d4:	f000 f820 	bl	810b218 <__sfp>
 810b1d8:	6060      	str	r0, [r4, #4]
 810b1da:	4620      	mov	r0, r4
 810b1dc:	f000 f81c 	bl	810b218 <__sfp>
 810b1e0:	60a0      	str	r0, [r4, #8]
 810b1e2:	4620      	mov	r0, r4
 810b1e4:	f000 f818 	bl	810b218 <__sfp>
 810b1e8:	2200      	movs	r2, #0
 810b1ea:	60e0      	str	r0, [r4, #12]
 810b1ec:	2104      	movs	r1, #4
 810b1ee:	6860      	ldr	r0, [r4, #4]
 810b1f0:	f7ff ff82 	bl	810b0f8 <std>
 810b1f4:	68a0      	ldr	r0, [r4, #8]
 810b1f6:	2201      	movs	r2, #1
 810b1f8:	2109      	movs	r1, #9
 810b1fa:	f7ff ff7d 	bl	810b0f8 <std>
 810b1fe:	68e0      	ldr	r0, [r4, #12]
 810b200:	2202      	movs	r2, #2
 810b202:	2112      	movs	r1, #18
 810b204:	f7ff ff78 	bl	810b0f8 <std>
 810b208:	2301      	movs	r3, #1
 810b20a:	61a3      	str	r3, [r4, #24]
 810b20c:	e7d2      	b.n	810b1b4 <__sinit+0xc>
 810b20e:	bf00      	nop
 810b210:	0810cfa0 	.word	0x0810cfa0
 810b214:	0810b141 	.word	0x0810b141

0810b218 <__sfp>:
 810b218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b21a:	4607      	mov	r7, r0
 810b21c:	f7ff ffac 	bl	810b178 <__sfp_lock_acquire>
 810b220:	4b1e      	ldr	r3, [pc, #120]	; (810b29c <__sfp+0x84>)
 810b222:	681e      	ldr	r6, [r3, #0]
 810b224:	69b3      	ldr	r3, [r6, #24]
 810b226:	b913      	cbnz	r3, 810b22e <__sfp+0x16>
 810b228:	4630      	mov	r0, r6
 810b22a:	f7ff ffbd 	bl	810b1a8 <__sinit>
 810b22e:	3648      	adds	r6, #72	; 0x48
 810b230:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 810b234:	3b01      	subs	r3, #1
 810b236:	d503      	bpl.n	810b240 <__sfp+0x28>
 810b238:	6833      	ldr	r3, [r6, #0]
 810b23a:	b30b      	cbz	r3, 810b280 <__sfp+0x68>
 810b23c:	6836      	ldr	r6, [r6, #0]
 810b23e:	e7f7      	b.n	810b230 <__sfp+0x18>
 810b240:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 810b244:	b9d5      	cbnz	r5, 810b27c <__sfp+0x64>
 810b246:	4b16      	ldr	r3, [pc, #88]	; (810b2a0 <__sfp+0x88>)
 810b248:	60e3      	str	r3, [r4, #12]
 810b24a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 810b24e:	6665      	str	r5, [r4, #100]	; 0x64
 810b250:	f000 fbba 	bl	810b9c8 <__retarget_lock_init_recursive>
 810b254:	f7ff ff96 	bl	810b184 <__sfp_lock_release>
 810b258:	e9c4 5501 	strd	r5, r5, [r4, #4]
 810b25c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 810b260:	6025      	str	r5, [r4, #0]
 810b262:	61a5      	str	r5, [r4, #24]
 810b264:	2208      	movs	r2, #8
 810b266:	4629      	mov	r1, r5
 810b268:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 810b26c:	f7fd f966 	bl	810853c <memset>
 810b270:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 810b274:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 810b278:	4620      	mov	r0, r4
 810b27a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810b27c:	3468      	adds	r4, #104	; 0x68
 810b27e:	e7d9      	b.n	810b234 <__sfp+0x1c>
 810b280:	2104      	movs	r1, #4
 810b282:	4638      	mov	r0, r7
 810b284:	f7ff ff62 	bl	810b14c <__sfmoreglue>
 810b288:	4604      	mov	r4, r0
 810b28a:	6030      	str	r0, [r6, #0]
 810b28c:	2800      	cmp	r0, #0
 810b28e:	d1d5      	bne.n	810b23c <__sfp+0x24>
 810b290:	f7ff ff78 	bl	810b184 <__sfp_lock_release>
 810b294:	230c      	movs	r3, #12
 810b296:	603b      	str	r3, [r7, #0]
 810b298:	e7ee      	b.n	810b278 <__sfp+0x60>
 810b29a:	bf00      	nop
 810b29c:	0810cfa0 	.word	0x0810cfa0
 810b2a0:	ffff0001 	.word	0xffff0001

0810b2a4 <_fwalk_reent>:
 810b2a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810b2a8:	4606      	mov	r6, r0
 810b2aa:	4688      	mov	r8, r1
 810b2ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 810b2b0:	2700      	movs	r7, #0
 810b2b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 810b2b6:	f1b9 0901 	subs.w	r9, r9, #1
 810b2ba:	d505      	bpl.n	810b2c8 <_fwalk_reent+0x24>
 810b2bc:	6824      	ldr	r4, [r4, #0]
 810b2be:	2c00      	cmp	r4, #0
 810b2c0:	d1f7      	bne.n	810b2b2 <_fwalk_reent+0xe>
 810b2c2:	4638      	mov	r0, r7
 810b2c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810b2c8:	89ab      	ldrh	r3, [r5, #12]
 810b2ca:	2b01      	cmp	r3, #1
 810b2cc:	d907      	bls.n	810b2de <_fwalk_reent+0x3a>
 810b2ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 810b2d2:	3301      	adds	r3, #1
 810b2d4:	d003      	beq.n	810b2de <_fwalk_reent+0x3a>
 810b2d6:	4629      	mov	r1, r5
 810b2d8:	4630      	mov	r0, r6
 810b2da:	47c0      	blx	r8
 810b2dc:	4307      	orrs	r7, r0
 810b2de:	3568      	adds	r5, #104	; 0x68
 810b2e0:	e7e9      	b.n	810b2b6 <_fwalk_reent+0x12>

0810b2e2 <rshift>:
 810b2e2:	6903      	ldr	r3, [r0, #16]
 810b2e4:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 810b2e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810b2ec:	ea4f 1261 	mov.w	r2, r1, asr #5
 810b2f0:	f100 0414 	add.w	r4, r0, #20
 810b2f4:	dd45      	ble.n	810b382 <rshift+0xa0>
 810b2f6:	f011 011f 	ands.w	r1, r1, #31
 810b2fa:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 810b2fe:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 810b302:	d10c      	bne.n	810b31e <rshift+0x3c>
 810b304:	f100 0710 	add.w	r7, r0, #16
 810b308:	4629      	mov	r1, r5
 810b30a:	42b1      	cmp	r1, r6
 810b30c:	d334      	bcc.n	810b378 <rshift+0x96>
 810b30e:	1a9b      	subs	r3, r3, r2
 810b310:	009b      	lsls	r3, r3, #2
 810b312:	1eea      	subs	r2, r5, #3
 810b314:	4296      	cmp	r6, r2
 810b316:	bf38      	it	cc
 810b318:	2300      	movcc	r3, #0
 810b31a:	4423      	add	r3, r4
 810b31c:	e015      	b.n	810b34a <rshift+0x68>
 810b31e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 810b322:	f1c1 0820 	rsb	r8, r1, #32
 810b326:	40cf      	lsrs	r7, r1
 810b328:	f105 0e04 	add.w	lr, r5, #4
 810b32c:	46a1      	mov	r9, r4
 810b32e:	4576      	cmp	r6, lr
 810b330:	46f4      	mov	ip, lr
 810b332:	d815      	bhi.n	810b360 <rshift+0x7e>
 810b334:	1a9a      	subs	r2, r3, r2
 810b336:	0092      	lsls	r2, r2, #2
 810b338:	3a04      	subs	r2, #4
 810b33a:	3501      	adds	r5, #1
 810b33c:	42ae      	cmp	r6, r5
 810b33e:	bf38      	it	cc
 810b340:	2200      	movcc	r2, #0
 810b342:	18a3      	adds	r3, r4, r2
 810b344:	50a7      	str	r7, [r4, r2]
 810b346:	b107      	cbz	r7, 810b34a <rshift+0x68>
 810b348:	3304      	adds	r3, #4
 810b34a:	1b1a      	subs	r2, r3, r4
 810b34c:	42a3      	cmp	r3, r4
 810b34e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 810b352:	bf08      	it	eq
 810b354:	2300      	moveq	r3, #0
 810b356:	6102      	str	r2, [r0, #16]
 810b358:	bf08      	it	eq
 810b35a:	6143      	streq	r3, [r0, #20]
 810b35c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810b360:	f8dc c000 	ldr.w	ip, [ip]
 810b364:	fa0c fc08 	lsl.w	ip, ip, r8
 810b368:	ea4c 0707 	orr.w	r7, ip, r7
 810b36c:	f849 7b04 	str.w	r7, [r9], #4
 810b370:	f85e 7b04 	ldr.w	r7, [lr], #4
 810b374:	40cf      	lsrs	r7, r1
 810b376:	e7da      	b.n	810b32e <rshift+0x4c>
 810b378:	f851 cb04 	ldr.w	ip, [r1], #4
 810b37c:	f847 cf04 	str.w	ip, [r7, #4]!
 810b380:	e7c3      	b.n	810b30a <rshift+0x28>
 810b382:	4623      	mov	r3, r4
 810b384:	e7e1      	b.n	810b34a <rshift+0x68>

0810b386 <__hexdig_fun>:
 810b386:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 810b38a:	2b09      	cmp	r3, #9
 810b38c:	d802      	bhi.n	810b394 <__hexdig_fun+0xe>
 810b38e:	3820      	subs	r0, #32
 810b390:	b2c0      	uxtb	r0, r0
 810b392:	4770      	bx	lr
 810b394:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 810b398:	2b05      	cmp	r3, #5
 810b39a:	d801      	bhi.n	810b3a0 <__hexdig_fun+0x1a>
 810b39c:	3847      	subs	r0, #71	; 0x47
 810b39e:	e7f7      	b.n	810b390 <__hexdig_fun+0xa>
 810b3a0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 810b3a4:	2b05      	cmp	r3, #5
 810b3a6:	d801      	bhi.n	810b3ac <__hexdig_fun+0x26>
 810b3a8:	3827      	subs	r0, #39	; 0x27
 810b3aa:	e7f1      	b.n	810b390 <__hexdig_fun+0xa>
 810b3ac:	2000      	movs	r0, #0
 810b3ae:	4770      	bx	lr

0810b3b0 <__gethex>:
 810b3b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b3b4:	ed2d 8b02 	vpush	{d8}
 810b3b8:	b089      	sub	sp, #36	; 0x24
 810b3ba:	ee08 0a10 	vmov	s16, r0
 810b3be:	9304      	str	r3, [sp, #16]
 810b3c0:	4bb4      	ldr	r3, [pc, #720]	; (810b694 <__gethex+0x2e4>)
 810b3c2:	681b      	ldr	r3, [r3, #0]
 810b3c4:	9301      	str	r3, [sp, #4]
 810b3c6:	4618      	mov	r0, r3
 810b3c8:	468b      	mov	fp, r1
 810b3ca:	4690      	mov	r8, r2
 810b3cc:	f7f4 ff88 	bl	81002e0 <strlen>
 810b3d0:	9b01      	ldr	r3, [sp, #4]
 810b3d2:	f8db 2000 	ldr.w	r2, [fp]
 810b3d6:	4403      	add	r3, r0
 810b3d8:	4682      	mov	sl, r0
 810b3da:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 810b3de:	9305      	str	r3, [sp, #20]
 810b3e0:	1c93      	adds	r3, r2, #2
 810b3e2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 810b3e6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 810b3ea:	32fe      	adds	r2, #254	; 0xfe
 810b3ec:	18d1      	adds	r1, r2, r3
 810b3ee:	461f      	mov	r7, r3
 810b3f0:	f813 0b01 	ldrb.w	r0, [r3], #1
 810b3f4:	9100      	str	r1, [sp, #0]
 810b3f6:	2830      	cmp	r0, #48	; 0x30
 810b3f8:	d0f8      	beq.n	810b3ec <__gethex+0x3c>
 810b3fa:	f7ff ffc4 	bl	810b386 <__hexdig_fun>
 810b3fe:	4604      	mov	r4, r0
 810b400:	2800      	cmp	r0, #0
 810b402:	d13a      	bne.n	810b47a <__gethex+0xca>
 810b404:	9901      	ldr	r1, [sp, #4]
 810b406:	4652      	mov	r2, sl
 810b408:	4638      	mov	r0, r7
 810b40a:	f001 fc38 	bl	810cc7e <strncmp>
 810b40e:	4605      	mov	r5, r0
 810b410:	2800      	cmp	r0, #0
 810b412:	d168      	bne.n	810b4e6 <__gethex+0x136>
 810b414:	f817 000a 	ldrb.w	r0, [r7, sl]
 810b418:	eb07 060a 	add.w	r6, r7, sl
 810b41c:	f7ff ffb3 	bl	810b386 <__hexdig_fun>
 810b420:	2800      	cmp	r0, #0
 810b422:	d062      	beq.n	810b4ea <__gethex+0x13a>
 810b424:	4633      	mov	r3, r6
 810b426:	7818      	ldrb	r0, [r3, #0]
 810b428:	2830      	cmp	r0, #48	; 0x30
 810b42a:	461f      	mov	r7, r3
 810b42c:	f103 0301 	add.w	r3, r3, #1
 810b430:	d0f9      	beq.n	810b426 <__gethex+0x76>
 810b432:	f7ff ffa8 	bl	810b386 <__hexdig_fun>
 810b436:	2301      	movs	r3, #1
 810b438:	fab0 f480 	clz	r4, r0
 810b43c:	0964      	lsrs	r4, r4, #5
 810b43e:	4635      	mov	r5, r6
 810b440:	9300      	str	r3, [sp, #0]
 810b442:	463a      	mov	r2, r7
 810b444:	4616      	mov	r6, r2
 810b446:	3201      	adds	r2, #1
 810b448:	7830      	ldrb	r0, [r6, #0]
 810b44a:	f7ff ff9c 	bl	810b386 <__hexdig_fun>
 810b44e:	2800      	cmp	r0, #0
 810b450:	d1f8      	bne.n	810b444 <__gethex+0x94>
 810b452:	9901      	ldr	r1, [sp, #4]
 810b454:	4652      	mov	r2, sl
 810b456:	4630      	mov	r0, r6
 810b458:	f001 fc11 	bl	810cc7e <strncmp>
 810b45c:	b980      	cbnz	r0, 810b480 <__gethex+0xd0>
 810b45e:	b94d      	cbnz	r5, 810b474 <__gethex+0xc4>
 810b460:	eb06 050a 	add.w	r5, r6, sl
 810b464:	462a      	mov	r2, r5
 810b466:	4616      	mov	r6, r2
 810b468:	3201      	adds	r2, #1
 810b46a:	7830      	ldrb	r0, [r6, #0]
 810b46c:	f7ff ff8b 	bl	810b386 <__hexdig_fun>
 810b470:	2800      	cmp	r0, #0
 810b472:	d1f8      	bne.n	810b466 <__gethex+0xb6>
 810b474:	1bad      	subs	r5, r5, r6
 810b476:	00ad      	lsls	r5, r5, #2
 810b478:	e004      	b.n	810b484 <__gethex+0xd4>
 810b47a:	2400      	movs	r4, #0
 810b47c:	4625      	mov	r5, r4
 810b47e:	e7e0      	b.n	810b442 <__gethex+0x92>
 810b480:	2d00      	cmp	r5, #0
 810b482:	d1f7      	bne.n	810b474 <__gethex+0xc4>
 810b484:	7833      	ldrb	r3, [r6, #0]
 810b486:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 810b48a:	2b50      	cmp	r3, #80	; 0x50
 810b48c:	d13b      	bne.n	810b506 <__gethex+0x156>
 810b48e:	7873      	ldrb	r3, [r6, #1]
 810b490:	2b2b      	cmp	r3, #43	; 0x2b
 810b492:	d02c      	beq.n	810b4ee <__gethex+0x13e>
 810b494:	2b2d      	cmp	r3, #45	; 0x2d
 810b496:	d02e      	beq.n	810b4f6 <__gethex+0x146>
 810b498:	1c71      	adds	r1, r6, #1
 810b49a:	f04f 0900 	mov.w	r9, #0
 810b49e:	7808      	ldrb	r0, [r1, #0]
 810b4a0:	f7ff ff71 	bl	810b386 <__hexdig_fun>
 810b4a4:	1e43      	subs	r3, r0, #1
 810b4a6:	b2db      	uxtb	r3, r3
 810b4a8:	2b18      	cmp	r3, #24
 810b4aa:	d82c      	bhi.n	810b506 <__gethex+0x156>
 810b4ac:	f1a0 0210 	sub.w	r2, r0, #16
 810b4b0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 810b4b4:	f7ff ff67 	bl	810b386 <__hexdig_fun>
 810b4b8:	1e43      	subs	r3, r0, #1
 810b4ba:	b2db      	uxtb	r3, r3
 810b4bc:	2b18      	cmp	r3, #24
 810b4be:	d91d      	bls.n	810b4fc <__gethex+0x14c>
 810b4c0:	f1b9 0f00 	cmp.w	r9, #0
 810b4c4:	d000      	beq.n	810b4c8 <__gethex+0x118>
 810b4c6:	4252      	negs	r2, r2
 810b4c8:	4415      	add	r5, r2
 810b4ca:	f8cb 1000 	str.w	r1, [fp]
 810b4ce:	b1e4      	cbz	r4, 810b50a <__gethex+0x15a>
 810b4d0:	9b00      	ldr	r3, [sp, #0]
 810b4d2:	2b00      	cmp	r3, #0
 810b4d4:	bf14      	ite	ne
 810b4d6:	2700      	movne	r7, #0
 810b4d8:	2706      	moveq	r7, #6
 810b4da:	4638      	mov	r0, r7
 810b4dc:	b009      	add	sp, #36	; 0x24
 810b4de:	ecbd 8b02 	vpop	{d8}
 810b4e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b4e6:	463e      	mov	r6, r7
 810b4e8:	4625      	mov	r5, r4
 810b4ea:	2401      	movs	r4, #1
 810b4ec:	e7ca      	b.n	810b484 <__gethex+0xd4>
 810b4ee:	f04f 0900 	mov.w	r9, #0
 810b4f2:	1cb1      	adds	r1, r6, #2
 810b4f4:	e7d3      	b.n	810b49e <__gethex+0xee>
 810b4f6:	f04f 0901 	mov.w	r9, #1
 810b4fa:	e7fa      	b.n	810b4f2 <__gethex+0x142>
 810b4fc:	230a      	movs	r3, #10
 810b4fe:	fb03 0202 	mla	r2, r3, r2, r0
 810b502:	3a10      	subs	r2, #16
 810b504:	e7d4      	b.n	810b4b0 <__gethex+0x100>
 810b506:	4631      	mov	r1, r6
 810b508:	e7df      	b.n	810b4ca <__gethex+0x11a>
 810b50a:	1bf3      	subs	r3, r6, r7
 810b50c:	3b01      	subs	r3, #1
 810b50e:	4621      	mov	r1, r4
 810b510:	2b07      	cmp	r3, #7
 810b512:	dc0b      	bgt.n	810b52c <__gethex+0x17c>
 810b514:	ee18 0a10 	vmov	r0, s16
 810b518:	f000 fae6 	bl	810bae8 <_Balloc>
 810b51c:	4604      	mov	r4, r0
 810b51e:	b940      	cbnz	r0, 810b532 <__gethex+0x182>
 810b520:	4b5d      	ldr	r3, [pc, #372]	; (810b698 <__gethex+0x2e8>)
 810b522:	4602      	mov	r2, r0
 810b524:	21de      	movs	r1, #222	; 0xde
 810b526:	485d      	ldr	r0, [pc, #372]	; (810b69c <__gethex+0x2ec>)
 810b528:	f001 fbdc 	bl	810cce4 <__assert_func>
 810b52c:	3101      	adds	r1, #1
 810b52e:	105b      	asrs	r3, r3, #1
 810b530:	e7ee      	b.n	810b510 <__gethex+0x160>
 810b532:	f100 0914 	add.w	r9, r0, #20
 810b536:	f04f 0b00 	mov.w	fp, #0
 810b53a:	f1ca 0301 	rsb	r3, sl, #1
 810b53e:	f8cd 9008 	str.w	r9, [sp, #8]
 810b542:	f8cd b000 	str.w	fp, [sp]
 810b546:	9306      	str	r3, [sp, #24]
 810b548:	42b7      	cmp	r7, r6
 810b54a:	d340      	bcc.n	810b5ce <__gethex+0x21e>
 810b54c:	9802      	ldr	r0, [sp, #8]
 810b54e:	9b00      	ldr	r3, [sp, #0]
 810b550:	f840 3b04 	str.w	r3, [r0], #4
 810b554:	eba0 0009 	sub.w	r0, r0, r9
 810b558:	1080      	asrs	r0, r0, #2
 810b55a:	0146      	lsls	r6, r0, #5
 810b55c:	6120      	str	r0, [r4, #16]
 810b55e:	4618      	mov	r0, r3
 810b560:	f000 fbb4 	bl	810bccc <__hi0bits>
 810b564:	1a30      	subs	r0, r6, r0
 810b566:	f8d8 6000 	ldr.w	r6, [r8]
 810b56a:	42b0      	cmp	r0, r6
 810b56c:	dd63      	ble.n	810b636 <__gethex+0x286>
 810b56e:	1b87      	subs	r7, r0, r6
 810b570:	4639      	mov	r1, r7
 810b572:	4620      	mov	r0, r4
 810b574:	f000 ff58 	bl	810c428 <__any_on>
 810b578:	4682      	mov	sl, r0
 810b57a:	b1a8      	cbz	r0, 810b5a8 <__gethex+0x1f8>
 810b57c:	1e7b      	subs	r3, r7, #1
 810b57e:	1159      	asrs	r1, r3, #5
 810b580:	f003 021f 	and.w	r2, r3, #31
 810b584:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 810b588:	f04f 0a01 	mov.w	sl, #1
 810b58c:	fa0a f202 	lsl.w	r2, sl, r2
 810b590:	420a      	tst	r2, r1
 810b592:	d009      	beq.n	810b5a8 <__gethex+0x1f8>
 810b594:	4553      	cmp	r3, sl
 810b596:	dd05      	ble.n	810b5a4 <__gethex+0x1f4>
 810b598:	1eb9      	subs	r1, r7, #2
 810b59a:	4620      	mov	r0, r4
 810b59c:	f000 ff44 	bl	810c428 <__any_on>
 810b5a0:	2800      	cmp	r0, #0
 810b5a2:	d145      	bne.n	810b630 <__gethex+0x280>
 810b5a4:	f04f 0a02 	mov.w	sl, #2
 810b5a8:	4639      	mov	r1, r7
 810b5aa:	4620      	mov	r0, r4
 810b5ac:	f7ff fe99 	bl	810b2e2 <rshift>
 810b5b0:	443d      	add	r5, r7
 810b5b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810b5b6:	42ab      	cmp	r3, r5
 810b5b8:	da4c      	bge.n	810b654 <__gethex+0x2a4>
 810b5ba:	ee18 0a10 	vmov	r0, s16
 810b5be:	4621      	mov	r1, r4
 810b5c0:	f000 fad2 	bl	810bb68 <_Bfree>
 810b5c4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 810b5c6:	2300      	movs	r3, #0
 810b5c8:	6013      	str	r3, [r2, #0]
 810b5ca:	27a3      	movs	r7, #163	; 0xa3
 810b5cc:	e785      	b.n	810b4da <__gethex+0x12a>
 810b5ce:	1e73      	subs	r3, r6, #1
 810b5d0:	9a05      	ldr	r2, [sp, #20]
 810b5d2:	9303      	str	r3, [sp, #12]
 810b5d4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 810b5d8:	4293      	cmp	r3, r2
 810b5da:	d019      	beq.n	810b610 <__gethex+0x260>
 810b5dc:	f1bb 0f20 	cmp.w	fp, #32
 810b5e0:	d107      	bne.n	810b5f2 <__gethex+0x242>
 810b5e2:	9b02      	ldr	r3, [sp, #8]
 810b5e4:	9a00      	ldr	r2, [sp, #0]
 810b5e6:	f843 2b04 	str.w	r2, [r3], #4
 810b5ea:	9302      	str	r3, [sp, #8]
 810b5ec:	2300      	movs	r3, #0
 810b5ee:	9300      	str	r3, [sp, #0]
 810b5f0:	469b      	mov	fp, r3
 810b5f2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 810b5f6:	f7ff fec6 	bl	810b386 <__hexdig_fun>
 810b5fa:	9b00      	ldr	r3, [sp, #0]
 810b5fc:	f000 000f 	and.w	r0, r0, #15
 810b600:	fa00 f00b 	lsl.w	r0, r0, fp
 810b604:	4303      	orrs	r3, r0
 810b606:	9300      	str	r3, [sp, #0]
 810b608:	f10b 0b04 	add.w	fp, fp, #4
 810b60c:	9b03      	ldr	r3, [sp, #12]
 810b60e:	e00d      	b.n	810b62c <__gethex+0x27c>
 810b610:	9b03      	ldr	r3, [sp, #12]
 810b612:	9a06      	ldr	r2, [sp, #24]
 810b614:	4413      	add	r3, r2
 810b616:	42bb      	cmp	r3, r7
 810b618:	d3e0      	bcc.n	810b5dc <__gethex+0x22c>
 810b61a:	4618      	mov	r0, r3
 810b61c:	9901      	ldr	r1, [sp, #4]
 810b61e:	9307      	str	r3, [sp, #28]
 810b620:	4652      	mov	r2, sl
 810b622:	f001 fb2c 	bl	810cc7e <strncmp>
 810b626:	9b07      	ldr	r3, [sp, #28]
 810b628:	2800      	cmp	r0, #0
 810b62a:	d1d7      	bne.n	810b5dc <__gethex+0x22c>
 810b62c:	461e      	mov	r6, r3
 810b62e:	e78b      	b.n	810b548 <__gethex+0x198>
 810b630:	f04f 0a03 	mov.w	sl, #3
 810b634:	e7b8      	b.n	810b5a8 <__gethex+0x1f8>
 810b636:	da0a      	bge.n	810b64e <__gethex+0x29e>
 810b638:	1a37      	subs	r7, r6, r0
 810b63a:	4621      	mov	r1, r4
 810b63c:	ee18 0a10 	vmov	r0, s16
 810b640:	463a      	mov	r2, r7
 810b642:	f000 fcad 	bl	810bfa0 <__lshift>
 810b646:	1bed      	subs	r5, r5, r7
 810b648:	4604      	mov	r4, r0
 810b64a:	f100 0914 	add.w	r9, r0, #20
 810b64e:	f04f 0a00 	mov.w	sl, #0
 810b652:	e7ae      	b.n	810b5b2 <__gethex+0x202>
 810b654:	f8d8 0004 	ldr.w	r0, [r8, #4]
 810b658:	42a8      	cmp	r0, r5
 810b65a:	dd72      	ble.n	810b742 <__gethex+0x392>
 810b65c:	1b45      	subs	r5, r0, r5
 810b65e:	42ae      	cmp	r6, r5
 810b660:	dc36      	bgt.n	810b6d0 <__gethex+0x320>
 810b662:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810b666:	2b02      	cmp	r3, #2
 810b668:	d02a      	beq.n	810b6c0 <__gethex+0x310>
 810b66a:	2b03      	cmp	r3, #3
 810b66c:	d02c      	beq.n	810b6c8 <__gethex+0x318>
 810b66e:	2b01      	cmp	r3, #1
 810b670:	d11c      	bne.n	810b6ac <__gethex+0x2fc>
 810b672:	42ae      	cmp	r6, r5
 810b674:	d11a      	bne.n	810b6ac <__gethex+0x2fc>
 810b676:	2e01      	cmp	r6, #1
 810b678:	d112      	bne.n	810b6a0 <__gethex+0x2f0>
 810b67a:	9a04      	ldr	r2, [sp, #16]
 810b67c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 810b680:	6013      	str	r3, [r2, #0]
 810b682:	2301      	movs	r3, #1
 810b684:	6123      	str	r3, [r4, #16]
 810b686:	f8c9 3000 	str.w	r3, [r9]
 810b68a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810b68c:	2762      	movs	r7, #98	; 0x62
 810b68e:	601c      	str	r4, [r3, #0]
 810b690:	e723      	b.n	810b4da <__gethex+0x12a>
 810b692:	bf00      	nop
 810b694:	0810d28c 	.word	0x0810d28c
 810b698:	0810d1b0 	.word	0x0810d1b0
 810b69c:	0810d224 	.word	0x0810d224
 810b6a0:	1e71      	subs	r1, r6, #1
 810b6a2:	4620      	mov	r0, r4
 810b6a4:	f000 fec0 	bl	810c428 <__any_on>
 810b6a8:	2800      	cmp	r0, #0
 810b6aa:	d1e6      	bne.n	810b67a <__gethex+0x2ca>
 810b6ac:	ee18 0a10 	vmov	r0, s16
 810b6b0:	4621      	mov	r1, r4
 810b6b2:	f000 fa59 	bl	810bb68 <_Bfree>
 810b6b6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 810b6b8:	2300      	movs	r3, #0
 810b6ba:	6013      	str	r3, [r2, #0]
 810b6bc:	2750      	movs	r7, #80	; 0x50
 810b6be:	e70c      	b.n	810b4da <__gethex+0x12a>
 810b6c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810b6c2:	2b00      	cmp	r3, #0
 810b6c4:	d1f2      	bne.n	810b6ac <__gethex+0x2fc>
 810b6c6:	e7d8      	b.n	810b67a <__gethex+0x2ca>
 810b6c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810b6ca:	2b00      	cmp	r3, #0
 810b6cc:	d1d5      	bne.n	810b67a <__gethex+0x2ca>
 810b6ce:	e7ed      	b.n	810b6ac <__gethex+0x2fc>
 810b6d0:	1e6f      	subs	r7, r5, #1
 810b6d2:	f1ba 0f00 	cmp.w	sl, #0
 810b6d6:	d131      	bne.n	810b73c <__gethex+0x38c>
 810b6d8:	b127      	cbz	r7, 810b6e4 <__gethex+0x334>
 810b6da:	4639      	mov	r1, r7
 810b6dc:	4620      	mov	r0, r4
 810b6de:	f000 fea3 	bl	810c428 <__any_on>
 810b6e2:	4682      	mov	sl, r0
 810b6e4:	117b      	asrs	r3, r7, #5
 810b6e6:	2101      	movs	r1, #1
 810b6e8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 810b6ec:	f007 071f 	and.w	r7, r7, #31
 810b6f0:	fa01 f707 	lsl.w	r7, r1, r7
 810b6f4:	421f      	tst	r7, r3
 810b6f6:	4629      	mov	r1, r5
 810b6f8:	4620      	mov	r0, r4
 810b6fa:	bf18      	it	ne
 810b6fc:	f04a 0a02 	orrne.w	sl, sl, #2
 810b700:	1b76      	subs	r6, r6, r5
 810b702:	f7ff fdee 	bl	810b2e2 <rshift>
 810b706:	f8d8 5004 	ldr.w	r5, [r8, #4]
 810b70a:	2702      	movs	r7, #2
 810b70c:	f1ba 0f00 	cmp.w	sl, #0
 810b710:	d048      	beq.n	810b7a4 <__gethex+0x3f4>
 810b712:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810b716:	2b02      	cmp	r3, #2
 810b718:	d015      	beq.n	810b746 <__gethex+0x396>
 810b71a:	2b03      	cmp	r3, #3
 810b71c:	d017      	beq.n	810b74e <__gethex+0x39e>
 810b71e:	2b01      	cmp	r3, #1
 810b720:	d109      	bne.n	810b736 <__gethex+0x386>
 810b722:	f01a 0f02 	tst.w	sl, #2
 810b726:	d006      	beq.n	810b736 <__gethex+0x386>
 810b728:	f8d9 0000 	ldr.w	r0, [r9]
 810b72c:	ea4a 0a00 	orr.w	sl, sl, r0
 810b730:	f01a 0f01 	tst.w	sl, #1
 810b734:	d10e      	bne.n	810b754 <__gethex+0x3a4>
 810b736:	f047 0710 	orr.w	r7, r7, #16
 810b73a:	e033      	b.n	810b7a4 <__gethex+0x3f4>
 810b73c:	f04f 0a01 	mov.w	sl, #1
 810b740:	e7d0      	b.n	810b6e4 <__gethex+0x334>
 810b742:	2701      	movs	r7, #1
 810b744:	e7e2      	b.n	810b70c <__gethex+0x35c>
 810b746:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810b748:	f1c3 0301 	rsb	r3, r3, #1
 810b74c:	9315      	str	r3, [sp, #84]	; 0x54
 810b74e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810b750:	2b00      	cmp	r3, #0
 810b752:	d0f0      	beq.n	810b736 <__gethex+0x386>
 810b754:	f8d4 b010 	ldr.w	fp, [r4, #16]
 810b758:	f104 0314 	add.w	r3, r4, #20
 810b75c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 810b760:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 810b764:	f04f 0c00 	mov.w	ip, #0
 810b768:	4618      	mov	r0, r3
 810b76a:	f853 2b04 	ldr.w	r2, [r3], #4
 810b76e:	f1b2 3fff 	cmp.w	r2, #4294967295
 810b772:	d01c      	beq.n	810b7ae <__gethex+0x3fe>
 810b774:	3201      	adds	r2, #1
 810b776:	6002      	str	r2, [r0, #0]
 810b778:	2f02      	cmp	r7, #2
 810b77a:	f104 0314 	add.w	r3, r4, #20
 810b77e:	d13f      	bne.n	810b800 <__gethex+0x450>
 810b780:	f8d8 2000 	ldr.w	r2, [r8]
 810b784:	3a01      	subs	r2, #1
 810b786:	42b2      	cmp	r2, r6
 810b788:	d10a      	bne.n	810b7a0 <__gethex+0x3f0>
 810b78a:	1171      	asrs	r1, r6, #5
 810b78c:	2201      	movs	r2, #1
 810b78e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 810b792:	f006 061f 	and.w	r6, r6, #31
 810b796:	fa02 f606 	lsl.w	r6, r2, r6
 810b79a:	421e      	tst	r6, r3
 810b79c:	bf18      	it	ne
 810b79e:	4617      	movne	r7, r2
 810b7a0:	f047 0720 	orr.w	r7, r7, #32
 810b7a4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810b7a6:	601c      	str	r4, [r3, #0]
 810b7a8:	9b04      	ldr	r3, [sp, #16]
 810b7aa:	601d      	str	r5, [r3, #0]
 810b7ac:	e695      	b.n	810b4da <__gethex+0x12a>
 810b7ae:	4299      	cmp	r1, r3
 810b7b0:	f843 cc04 	str.w	ip, [r3, #-4]
 810b7b4:	d8d8      	bhi.n	810b768 <__gethex+0x3b8>
 810b7b6:	68a3      	ldr	r3, [r4, #8]
 810b7b8:	459b      	cmp	fp, r3
 810b7ba:	db19      	blt.n	810b7f0 <__gethex+0x440>
 810b7bc:	6861      	ldr	r1, [r4, #4]
 810b7be:	ee18 0a10 	vmov	r0, s16
 810b7c2:	3101      	adds	r1, #1
 810b7c4:	f000 f990 	bl	810bae8 <_Balloc>
 810b7c8:	4681      	mov	r9, r0
 810b7ca:	b918      	cbnz	r0, 810b7d4 <__gethex+0x424>
 810b7cc:	4b1a      	ldr	r3, [pc, #104]	; (810b838 <__gethex+0x488>)
 810b7ce:	4602      	mov	r2, r0
 810b7d0:	2184      	movs	r1, #132	; 0x84
 810b7d2:	e6a8      	b.n	810b526 <__gethex+0x176>
 810b7d4:	6922      	ldr	r2, [r4, #16]
 810b7d6:	3202      	adds	r2, #2
 810b7d8:	f104 010c 	add.w	r1, r4, #12
 810b7dc:	0092      	lsls	r2, r2, #2
 810b7de:	300c      	adds	r0, #12
 810b7e0:	f000 f974 	bl	810bacc <memcpy>
 810b7e4:	4621      	mov	r1, r4
 810b7e6:	ee18 0a10 	vmov	r0, s16
 810b7ea:	f000 f9bd 	bl	810bb68 <_Bfree>
 810b7ee:	464c      	mov	r4, r9
 810b7f0:	6923      	ldr	r3, [r4, #16]
 810b7f2:	1c5a      	adds	r2, r3, #1
 810b7f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810b7f8:	6122      	str	r2, [r4, #16]
 810b7fa:	2201      	movs	r2, #1
 810b7fc:	615a      	str	r2, [r3, #20]
 810b7fe:	e7bb      	b.n	810b778 <__gethex+0x3c8>
 810b800:	6922      	ldr	r2, [r4, #16]
 810b802:	455a      	cmp	r2, fp
 810b804:	dd0b      	ble.n	810b81e <__gethex+0x46e>
 810b806:	2101      	movs	r1, #1
 810b808:	4620      	mov	r0, r4
 810b80a:	f7ff fd6a 	bl	810b2e2 <rshift>
 810b80e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810b812:	3501      	adds	r5, #1
 810b814:	42ab      	cmp	r3, r5
 810b816:	f6ff aed0 	blt.w	810b5ba <__gethex+0x20a>
 810b81a:	2701      	movs	r7, #1
 810b81c:	e7c0      	b.n	810b7a0 <__gethex+0x3f0>
 810b81e:	f016 061f 	ands.w	r6, r6, #31
 810b822:	d0fa      	beq.n	810b81a <__gethex+0x46a>
 810b824:	4453      	add	r3, sl
 810b826:	f1c6 0620 	rsb	r6, r6, #32
 810b82a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 810b82e:	f000 fa4d 	bl	810bccc <__hi0bits>
 810b832:	42b0      	cmp	r0, r6
 810b834:	dbe7      	blt.n	810b806 <__gethex+0x456>
 810b836:	e7f0      	b.n	810b81a <__gethex+0x46a>
 810b838:	0810d1b0 	.word	0x0810d1b0

0810b83c <L_shift>:
 810b83c:	f1c2 0208 	rsb	r2, r2, #8
 810b840:	0092      	lsls	r2, r2, #2
 810b842:	b570      	push	{r4, r5, r6, lr}
 810b844:	f1c2 0620 	rsb	r6, r2, #32
 810b848:	6843      	ldr	r3, [r0, #4]
 810b84a:	6804      	ldr	r4, [r0, #0]
 810b84c:	fa03 f506 	lsl.w	r5, r3, r6
 810b850:	432c      	orrs	r4, r5
 810b852:	40d3      	lsrs	r3, r2
 810b854:	6004      	str	r4, [r0, #0]
 810b856:	f840 3f04 	str.w	r3, [r0, #4]!
 810b85a:	4288      	cmp	r0, r1
 810b85c:	d3f4      	bcc.n	810b848 <L_shift+0xc>
 810b85e:	bd70      	pop	{r4, r5, r6, pc}

0810b860 <__match>:
 810b860:	b530      	push	{r4, r5, lr}
 810b862:	6803      	ldr	r3, [r0, #0]
 810b864:	3301      	adds	r3, #1
 810b866:	f811 4b01 	ldrb.w	r4, [r1], #1
 810b86a:	b914      	cbnz	r4, 810b872 <__match+0x12>
 810b86c:	6003      	str	r3, [r0, #0]
 810b86e:	2001      	movs	r0, #1
 810b870:	bd30      	pop	{r4, r5, pc}
 810b872:	f813 2b01 	ldrb.w	r2, [r3], #1
 810b876:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 810b87a:	2d19      	cmp	r5, #25
 810b87c:	bf98      	it	ls
 810b87e:	3220      	addls	r2, #32
 810b880:	42a2      	cmp	r2, r4
 810b882:	d0f0      	beq.n	810b866 <__match+0x6>
 810b884:	2000      	movs	r0, #0
 810b886:	e7f3      	b.n	810b870 <__match+0x10>

0810b888 <__hexnan>:
 810b888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b88c:	680b      	ldr	r3, [r1, #0]
 810b88e:	115e      	asrs	r6, r3, #5
 810b890:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 810b894:	f013 031f 	ands.w	r3, r3, #31
 810b898:	b087      	sub	sp, #28
 810b89a:	bf18      	it	ne
 810b89c:	3604      	addne	r6, #4
 810b89e:	2500      	movs	r5, #0
 810b8a0:	1f37      	subs	r7, r6, #4
 810b8a2:	4690      	mov	r8, r2
 810b8a4:	6802      	ldr	r2, [r0, #0]
 810b8a6:	9301      	str	r3, [sp, #4]
 810b8a8:	4682      	mov	sl, r0
 810b8aa:	f846 5c04 	str.w	r5, [r6, #-4]
 810b8ae:	46b9      	mov	r9, r7
 810b8b0:	463c      	mov	r4, r7
 810b8b2:	9502      	str	r5, [sp, #8]
 810b8b4:	46ab      	mov	fp, r5
 810b8b6:	7851      	ldrb	r1, [r2, #1]
 810b8b8:	1c53      	adds	r3, r2, #1
 810b8ba:	9303      	str	r3, [sp, #12]
 810b8bc:	b341      	cbz	r1, 810b910 <__hexnan+0x88>
 810b8be:	4608      	mov	r0, r1
 810b8c0:	9205      	str	r2, [sp, #20]
 810b8c2:	9104      	str	r1, [sp, #16]
 810b8c4:	f7ff fd5f 	bl	810b386 <__hexdig_fun>
 810b8c8:	2800      	cmp	r0, #0
 810b8ca:	d14f      	bne.n	810b96c <__hexnan+0xe4>
 810b8cc:	9904      	ldr	r1, [sp, #16]
 810b8ce:	9a05      	ldr	r2, [sp, #20]
 810b8d0:	2920      	cmp	r1, #32
 810b8d2:	d818      	bhi.n	810b906 <__hexnan+0x7e>
 810b8d4:	9b02      	ldr	r3, [sp, #8]
 810b8d6:	459b      	cmp	fp, r3
 810b8d8:	dd13      	ble.n	810b902 <__hexnan+0x7a>
 810b8da:	454c      	cmp	r4, r9
 810b8dc:	d206      	bcs.n	810b8ec <__hexnan+0x64>
 810b8de:	2d07      	cmp	r5, #7
 810b8e0:	dc04      	bgt.n	810b8ec <__hexnan+0x64>
 810b8e2:	462a      	mov	r2, r5
 810b8e4:	4649      	mov	r1, r9
 810b8e6:	4620      	mov	r0, r4
 810b8e8:	f7ff ffa8 	bl	810b83c <L_shift>
 810b8ec:	4544      	cmp	r4, r8
 810b8ee:	d950      	bls.n	810b992 <__hexnan+0x10a>
 810b8f0:	2300      	movs	r3, #0
 810b8f2:	f1a4 0904 	sub.w	r9, r4, #4
 810b8f6:	f844 3c04 	str.w	r3, [r4, #-4]
 810b8fa:	f8cd b008 	str.w	fp, [sp, #8]
 810b8fe:	464c      	mov	r4, r9
 810b900:	461d      	mov	r5, r3
 810b902:	9a03      	ldr	r2, [sp, #12]
 810b904:	e7d7      	b.n	810b8b6 <__hexnan+0x2e>
 810b906:	2929      	cmp	r1, #41	; 0x29
 810b908:	d156      	bne.n	810b9b8 <__hexnan+0x130>
 810b90a:	3202      	adds	r2, #2
 810b90c:	f8ca 2000 	str.w	r2, [sl]
 810b910:	f1bb 0f00 	cmp.w	fp, #0
 810b914:	d050      	beq.n	810b9b8 <__hexnan+0x130>
 810b916:	454c      	cmp	r4, r9
 810b918:	d206      	bcs.n	810b928 <__hexnan+0xa0>
 810b91a:	2d07      	cmp	r5, #7
 810b91c:	dc04      	bgt.n	810b928 <__hexnan+0xa0>
 810b91e:	462a      	mov	r2, r5
 810b920:	4649      	mov	r1, r9
 810b922:	4620      	mov	r0, r4
 810b924:	f7ff ff8a 	bl	810b83c <L_shift>
 810b928:	4544      	cmp	r4, r8
 810b92a:	d934      	bls.n	810b996 <__hexnan+0x10e>
 810b92c:	f1a8 0204 	sub.w	r2, r8, #4
 810b930:	4623      	mov	r3, r4
 810b932:	f853 1b04 	ldr.w	r1, [r3], #4
 810b936:	f842 1f04 	str.w	r1, [r2, #4]!
 810b93a:	429f      	cmp	r7, r3
 810b93c:	d2f9      	bcs.n	810b932 <__hexnan+0xaa>
 810b93e:	1b3b      	subs	r3, r7, r4
 810b940:	f023 0303 	bic.w	r3, r3, #3
 810b944:	3304      	adds	r3, #4
 810b946:	3401      	adds	r4, #1
 810b948:	3e03      	subs	r6, #3
 810b94a:	42b4      	cmp	r4, r6
 810b94c:	bf88      	it	hi
 810b94e:	2304      	movhi	r3, #4
 810b950:	4443      	add	r3, r8
 810b952:	2200      	movs	r2, #0
 810b954:	f843 2b04 	str.w	r2, [r3], #4
 810b958:	429f      	cmp	r7, r3
 810b95a:	d2fb      	bcs.n	810b954 <__hexnan+0xcc>
 810b95c:	683b      	ldr	r3, [r7, #0]
 810b95e:	b91b      	cbnz	r3, 810b968 <__hexnan+0xe0>
 810b960:	4547      	cmp	r7, r8
 810b962:	d127      	bne.n	810b9b4 <__hexnan+0x12c>
 810b964:	2301      	movs	r3, #1
 810b966:	603b      	str	r3, [r7, #0]
 810b968:	2005      	movs	r0, #5
 810b96a:	e026      	b.n	810b9ba <__hexnan+0x132>
 810b96c:	3501      	adds	r5, #1
 810b96e:	2d08      	cmp	r5, #8
 810b970:	f10b 0b01 	add.w	fp, fp, #1
 810b974:	dd06      	ble.n	810b984 <__hexnan+0xfc>
 810b976:	4544      	cmp	r4, r8
 810b978:	d9c3      	bls.n	810b902 <__hexnan+0x7a>
 810b97a:	2300      	movs	r3, #0
 810b97c:	f844 3c04 	str.w	r3, [r4, #-4]
 810b980:	2501      	movs	r5, #1
 810b982:	3c04      	subs	r4, #4
 810b984:	6822      	ldr	r2, [r4, #0]
 810b986:	f000 000f 	and.w	r0, r0, #15
 810b98a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 810b98e:	6022      	str	r2, [r4, #0]
 810b990:	e7b7      	b.n	810b902 <__hexnan+0x7a>
 810b992:	2508      	movs	r5, #8
 810b994:	e7b5      	b.n	810b902 <__hexnan+0x7a>
 810b996:	9b01      	ldr	r3, [sp, #4]
 810b998:	2b00      	cmp	r3, #0
 810b99a:	d0df      	beq.n	810b95c <__hexnan+0xd4>
 810b99c:	f04f 32ff 	mov.w	r2, #4294967295
 810b9a0:	f1c3 0320 	rsb	r3, r3, #32
 810b9a4:	fa22 f303 	lsr.w	r3, r2, r3
 810b9a8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 810b9ac:	401a      	ands	r2, r3
 810b9ae:	f846 2c04 	str.w	r2, [r6, #-4]
 810b9b2:	e7d3      	b.n	810b95c <__hexnan+0xd4>
 810b9b4:	3f04      	subs	r7, #4
 810b9b6:	e7d1      	b.n	810b95c <__hexnan+0xd4>
 810b9b8:	2004      	movs	r0, #4
 810b9ba:	b007      	add	sp, #28
 810b9bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810b9c0 <_localeconv_r>:
 810b9c0:	4800      	ldr	r0, [pc, #0]	; (810b9c4 <_localeconv_r+0x4>)
 810b9c2:	4770      	bx	lr
 810b9c4:	1000016c 	.word	0x1000016c

0810b9c8 <__retarget_lock_init_recursive>:
 810b9c8:	4770      	bx	lr

0810b9ca <__retarget_lock_acquire_recursive>:
 810b9ca:	4770      	bx	lr

0810b9cc <__retarget_lock_release_recursive>:
 810b9cc:	4770      	bx	lr

0810b9ce <__swhatbuf_r>:
 810b9ce:	b570      	push	{r4, r5, r6, lr}
 810b9d0:	460e      	mov	r6, r1
 810b9d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b9d6:	2900      	cmp	r1, #0
 810b9d8:	b096      	sub	sp, #88	; 0x58
 810b9da:	4614      	mov	r4, r2
 810b9dc:	461d      	mov	r5, r3
 810b9de:	da08      	bge.n	810b9f2 <__swhatbuf_r+0x24>
 810b9e0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 810b9e4:	2200      	movs	r2, #0
 810b9e6:	602a      	str	r2, [r5, #0]
 810b9e8:	061a      	lsls	r2, r3, #24
 810b9ea:	d410      	bmi.n	810ba0e <__swhatbuf_r+0x40>
 810b9ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810b9f0:	e00e      	b.n	810ba10 <__swhatbuf_r+0x42>
 810b9f2:	466a      	mov	r2, sp
 810b9f4:	f001 f9b6 	bl	810cd64 <_fstat_r>
 810b9f8:	2800      	cmp	r0, #0
 810b9fa:	dbf1      	blt.n	810b9e0 <__swhatbuf_r+0x12>
 810b9fc:	9a01      	ldr	r2, [sp, #4]
 810b9fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 810ba02:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 810ba06:	425a      	negs	r2, r3
 810ba08:	415a      	adcs	r2, r3
 810ba0a:	602a      	str	r2, [r5, #0]
 810ba0c:	e7ee      	b.n	810b9ec <__swhatbuf_r+0x1e>
 810ba0e:	2340      	movs	r3, #64	; 0x40
 810ba10:	2000      	movs	r0, #0
 810ba12:	6023      	str	r3, [r4, #0]
 810ba14:	b016      	add	sp, #88	; 0x58
 810ba16:	bd70      	pop	{r4, r5, r6, pc}

0810ba18 <__smakebuf_r>:
 810ba18:	898b      	ldrh	r3, [r1, #12]
 810ba1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 810ba1c:	079d      	lsls	r5, r3, #30
 810ba1e:	4606      	mov	r6, r0
 810ba20:	460c      	mov	r4, r1
 810ba22:	d507      	bpl.n	810ba34 <__smakebuf_r+0x1c>
 810ba24:	f104 0347 	add.w	r3, r4, #71	; 0x47
 810ba28:	6023      	str	r3, [r4, #0]
 810ba2a:	6123      	str	r3, [r4, #16]
 810ba2c:	2301      	movs	r3, #1
 810ba2e:	6163      	str	r3, [r4, #20]
 810ba30:	b002      	add	sp, #8
 810ba32:	bd70      	pop	{r4, r5, r6, pc}
 810ba34:	ab01      	add	r3, sp, #4
 810ba36:	466a      	mov	r2, sp
 810ba38:	f7ff ffc9 	bl	810b9ce <__swhatbuf_r>
 810ba3c:	9900      	ldr	r1, [sp, #0]
 810ba3e:	4605      	mov	r5, r0
 810ba40:	4630      	mov	r0, r6
 810ba42:	f000 fd95 	bl	810c570 <_malloc_r>
 810ba46:	b948      	cbnz	r0, 810ba5c <__smakebuf_r+0x44>
 810ba48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810ba4c:	059a      	lsls	r2, r3, #22
 810ba4e:	d4ef      	bmi.n	810ba30 <__smakebuf_r+0x18>
 810ba50:	f023 0303 	bic.w	r3, r3, #3
 810ba54:	f043 0302 	orr.w	r3, r3, #2
 810ba58:	81a3      	strh	r3, [r4, #12]
 810ba5a:	e7e3      	b.n	810ba24 <__smakebuf_r+0xc>
 810ba5c:	4b0d      	ldr	r3, [pc, #52]	; (810ba94 <__smakebuf_r+0x7c>)
 810ba5e:	62b3      	str	r3, [r6, #40]	; 0x28
 810ba60:	89a3      	ldrh	r3, [r4, #12]
 810ba62:	6020      	str	r0, [r4, #0]
 810ba64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810ba68:	81a3      	strh	r3, [r4, #12]
 810ba6a:	9b00      	ldr	r3, [sp, #0]
 810ba6c:	6163      	str	r3, [r4, #20]
 810ba6e:	9b01      	ldr	r3, [sp, #4]
 810ba70:	6120      	str	r0, [r4, #16]
 810ba72:	b15b      	cbz	r3, 810ba8c <__smakebuf_r+0x74>
 810ba74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810ba78:	4630      	mov	r0, r6
 810ba7a:	f001 f985 	bl	810cd88 <_isatty_r>
 810ba7e:	b128      	cbz	r0, 810ba8c <__smakebuf_r+0x74>
 810ba80:	89a3      	ldrh	r3, [r4, #12]
 810ba82:	f023 0303 	bic.w	r3, r3, #3
 810ba86:	f043 0301 	orr.w	r3, r3, #1
 810ba8a:	81a3      	strh	r3, [r4, #12]
 810ba8c:	89a0      	ldrh	r0, [r4, #12]
 810ba8e:	4305      	orrs	r5, r0
 810ba90:	81a5      	strh	r5, [r4, #12]
 810ba92:	e7cd      	b.n	810ba30 <__smakebuf_r+0x18>
 810ba94:	0810b141 	.word	0x0810b141

0810ba98 <malloc>:
 810ba98:	4b02      	ldr	r3, [pc, #8]	; (810baa4 <malloc+0xc>)
 810ba9a:	4601      	mov	r1, r0
 810ba9c:	6818      	ldr	r0, [r3, #0]
 810ba9e:	f000 bd67 	b.w	810c570 <_malloc_r>
 810baa2:	bf00      	nop
 810baa4:	10000014 	.word	0x10000014

0810baa8 <__ascii_mbtowc>:
 810baa8:	b082      	sub	sp, #8
 810baaa:	b901      	cbnz	r1, 810baae <__ascii_mbtowc+0x6>
 810baac:	a901      	add	r1, sp, #4
 810baae:	b142      	cbz	r2, 810bac2 <__ascii_mbtowc+0x1a>
 810bab0:	b14b      	cbz	r3, 810bac6 <__ascii_mbtowc+0x1e>
 810bab2:	7813      	ldrb	r3, [r2, #0]
 810bab4:	600b      	str	r3, [r1, #0]
 810bab6:	7812      	ldrb	r2, [r2, #0]
 810bab8:	1e10      	subs	r0, r2, #0
 810baba:	bf18      	it	ne
 810babc:	2001      	movne	r0, #1
 810babe:	b002      	add	sp, #8
 810bac0:	4770      	bx	lr
 810bac2:	4610      	mov	r0, r2
 810bac4:	e7fb      	b.n	810babe <__ascii_mbtowc+0x16>
 810bac6:	f06f 0001 	mvn.w	r0, #1
 810baca:	e7f8      	b.n	810babe <__ascii_mbtowc+0x16>

0810bacc <memcpy>:
 810bacc:	440a      	add	r2, r1
 810bace:	4291      	cmp	r1, r2
 810bad0:	f100 33ff 	add.w	r3, r0, #4294967295
 810bad4:	d100      	bne.n	810bad8 <memcpy+0xc>
 810bad6:	4770      	bx	lr
 810bad8:	b510      	push	{r4, lr}
 810bada:	f811 4b01 	ldrb.w	r4, [r1], #1
 810bade:	f803 4f01 	strb.w	r4, [r3, #1]!
 810bae2:	4291      	cmp	r1, r2
 810bae4:	d1f9      	bne.n	810bada <memcpy+0xe>
 810bae6:	bd10      	pop	{r4, pc}

0810bae8 <_Balloc>:
 810bae8:	b570      	push	{r4, r5, r6, lr}
 810baea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 810baec:	4604      	mov	r4, r0
 810baee:	460d      	mov	r5, r1
 810baf0:	b976      	cbnz	r6, 810bb10 <_Balloc+0x28>
 810baf2:	2010      	movs	r0, #16
 810baf4:	f7ff ffd0 	bl	810ba98 <malloc>
 810baf8:	4602      	mov	r2, r0
 810bafa:	6260      	str	r0, [r4, #36]	; 0x24
 810bafc:	b920      	cbnz	r0, 810bb08 <_Balloc+0x20>
 810bafe:	4b18      	ldr	r3, [pc, #96]	; (810bb60 <_Balloc+0x78>)
 810bb00:	4818      	ldr	r0, [pc, #96]	; (810bb64 <_Balloc+0x7c>)
 810bb02:	2166      	movs	r1, #102	; 0x66
 810bb04:	f001 f8ee 	bl	810cce4 <__assert_func>
 810bb08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810bb0c:	6006      	str	r6, [r0, #0]
 810bb0e:	60c6      	str	r6, [r0, #12]
 810bb10:	6a66      	ldr	r6, [r4, #36]	; 0x24
 810bb12:	68f3      	ldr	r3, [r6, #12]
 810bb14:	b183      	cbz	r3, 810bb38 <_Balloc+0x50>
 810bb16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810bb18:	68db      	ldr	r3, [r3, #12]
 810bb1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 810bb1e:	b9b8      	cbnz	r0, 810bb50 <_Balloc+0x68>
 810bb20:	2101      	movs	r1, #1
 810bb22:	fa01 f605 	lsl.w	r6, r1, r5
 810bb26:	1d72      	adds	r2, r6, #5
 810bb28:	0092      	lsls	r2, r2, #2
 810bb2a:	4620      	mov	r0, r4
 810bb2c:	f000 fc9d 	bl	810c46a <_calloc_r>
 810bb30:	b160      	cbz	r0, 810bb4c <_Balloc+0x64>
 810bb32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 810bb36:	e00e      	b.n	810bb56 <_Balloc+0x6e>
 810bb38:	2221      	movs	r2, #33	; 0x21
 810bb3a:	2104      	movs	r1, #4
 810bb3c:	4620      	mov	r0, r4
 810bb3e:	f000 fc94 	bl	810c46a <_calloc_r>
 810bb42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810bb44:	60f0      	str	r0, [r6, #12]
 810bb46:	68db      	ldr	r3, [r3, #12]
 810bb48:	2b00      	cmp	r3, #0
 810bb4a:	d1e4      	bne.n	810bb16 <_Balloc+0x2e>
 810bb4c:	2000      	movs	r0, #0
 810bb4e:	bd70      	pop	{r4, r5, r6, pc}
 810bb50:	6802      	ldr	r2, [r0, #0]
 810bb52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 810bb56:	2300      	movs	r3, #0
 810bb58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 810bb5c:	e7f7      	b.n	810bb4e <_Balloc+0x66>
 810bb5e:	bf00      	nop
 810bb60:	0810d13e 	.word	0x0810d13e
 810bb64:	0810d2a0 	.word	0x0810d2a0

0810bb68 <_Bfree>:
 810bb68:	b570      	push	{r4, r5, r6, lr}
 810bb6a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 810bb6c:	4605      	mov	r5, r0
 810bb6e:	460c      	mov	r4, r1
 810bb70:	b976      	cbnz	r6, 810bb90 <_Bfree+0x28>
 810bb72:	2010      	movs	r0, #16
 810bb74:	f7ff ff90 	bl	810ba98 <malloc>
 810bb78:	4602      	mov	r2, r0
 810bb7a:	6268      	str	r0, [r5, #36]	; 0x24
 810bb7c:	b920      	cbnz	r0, 810bb88 <_Bfree+0x20>
 810bb7e:	4b09      	ldr	r3, [pc, #36]	; (810bba4 <_Bfree+0x3c>)
 810bb80:	4809      	ldr	r0, [pc, #36]	; (810bba8 <_Bfree+0x40>)
 810bb82:	218a      	movs	r1, #138	; 0x8a
 810bb84:	f001 f8ae 	bl	810cce4 <__assert_func>
 810bb88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810bb8c:	6006      	str	r6, [r0, #0]
 810bb8e:	60c6      	str	r6, [r0, #12]
 810bb90:	b13c      	cbz	r4, 810bba2 <_Bfree+0x3a>
 810bb92:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 810bb94:	6862      	ldr	r2, [r4, #4]
 810bb96:	68db      	ldr	r3, [r3, #12]
 810bb98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 810bb9c:	6021      	str	r1, [r4, #0]
 810bb9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 810bba2:	bd70      	pop	{r4, r5, r6, pc}
 810bba4:	0810d13e 	.word	0x0810d13e
 810bba8:	0810d2a0 	.word	0x0810d2a0

0810bbac <__multadd>:
 810bbac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810bbb0:	690d      	ldr	r5, [r1, #16]
 810bbb2:	4607      	mov	r7, r0
 810bbb4:	460c      	mov	r4, r1
 810bbb6:	461e      	mov	r6, r3
 810bbb8:	f101 0c14 	add.w	ip, r1, #20
 810bbbc:	2000      	movs	r0, #0
 810bbbe:	f8dc 3000 	ldr.w	r3, [ip]
 810bbc2:	b299      	uxth	r1, r3
 810bbc4:	fb02 6101 	mla	r1, r2, r1, r6
 810bbc8:	0c1e      	lsrs	r6, r3, #16
 810bbca:	0c0b      	lsrs	r3, r1, #16
 810bbcc:	fb02 3306 	mla	r3, r2, r6, r3
 810bbd0:	b289      	uxth	r1, r1
 810bbd2:	3001      	adds	r0, #1
 810bbd4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 810bbd8:	4285      	cmp	r5, r0
 810bbda:	f84c 1b04 	str.w	r1, [ip], #4
 810bbde:	ea4f 4613 	mov.w	r6, r3, lsr #16
 810bbe2:	dcec      	bgt.n	810bbbe <__multadd+0x12>
 810bbe4:	b30e      	cbz	r6, 810bc2a <__multadd+0x7e>
 810bbe6:	68a3      	ldr	r3, [r4, #8]
 810bbe8:	42ab      	cmp	r3, r5
 810bbea:	dc19      	bgt.n	810bc20 <__multadd+0x74>
 810bbec:	6861      	ldr	r1, [r4, #4]
 810bbee:	4638      	mov	r0, r7
 810bbf0:	3101      	adds	r1, #1
 810bbf2:	f7ff ff79 	bl	810bae8 <_Balloc>
 810bbf6:	4680      	mov	r8, r0
 810bbf8:	b928      	cbnz	r0, 810bc06 <__multadd+0x5a>
 810bbfa:	4602      	mov	r2, r0
 810bbfc:	4b0c      	ldr	r3, [pc, #48]	; (810bc30 <__multadd+0x84>)
 810bbfe:	480d      	ldr	r0, [pc, #52]	; (810bc34 <__multadd+0x88>)
 810bc00:	21b5      	movs	r1, #181	; 0xb5
 810bc02:	f001 f86f 	bl	810cce4 <__assert_func>
 810bc06:	6922      	ldr	r2, [r4, #16]
 810bc08:	3202      	adds	r2, #2
 810bc0a:	f104 010c 	add.w	r1, r4, #12
 810bc0e:	0092      	lsls	r2, r2, #2
 810bc10:	300c      	adds	r0, #12
 810bc12:	f7ff ff5b 	bl	810bacc <memcpy>
 810bc16:	4621      	mov	r1, r4
 810bc18:	4638      	mov	r0, r7
 810bc1a:	f7ff ffa5 	bl	810bb68 <_Bfree>
 810bc1e:	4644      	mov	r4, r8
 810bc20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 810bc24:	3501      	adds	r5, #1
 810bc26:	615e      	str	r6, [r3, #20]
 810bc28:	6125      	str	r5, [r4, #16]
 810bc2a:	4620      	mov	r0, r4
 810bc2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810bc30:	0810d1b0 	.word	0x0810d1b0
 810bc34:	0810d2a0 	.word	0x0810d2a0

0810bc38 <__s2b>:
 810bc38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810bc3c:	460c      	mov	r4, r1
 810bc3e:	4615      	mov	r5, r2
 810bc40:	461f      	mov	r7, r3
 810bc42:	2209      	movs	r2, #9
 810bc44:	3308      	adds	r3, #8
 810bc46:	4606      	mov	r6, r0
 810bc48:	fb93 f3f2 	sdiv	r3, r3, r2
 810bc4c:	2100      	movs	r1, #0
 810bc4e:	2201      	movs	r2, #1
 810bc50:	429a      	cmp	r2, r3
 810bc52:	db09      	blt.n	810bc68 <__s2b+0x30>
 810bc54:	4630      	mov	r0, r6
 810bc56:	f7ff ff47 	bl	810bae8 <_Balloc>
 810bc5a:	b940      	cbnz	r0, 810bc6e <__s2b+0x36>
 810bc5c:	4602      	mov	r2, r0
 810bc5e:	4b19      	ldr	r3, [pc, #100]	; (810bcc4 <__s2b+0x8c>)
 810bc60:	4819      	ldr	r0, [pc, #100]	; (810bcc8 <__s2b+0x90>)
 810bc62:	21ce      	movs	r1, #206	; 0xce
 810bc64:	f001 f83e 	bl	810cce4 <__assert_func>
 810bc68:	0052      	lsls	r2, r2, #1
 810bc6a:	3101      	adds	r1, #1
 810bc6c:	e7f0      	b.n	810bc50 <__s2b+0x18>
 810bc6e:	9b08      	ldr	r3, [sp, #32]
 810bc70:	6143      	str	r3, [r0, #20]
 810bc72:	2d09      	cmp	r5, #9
 810bc74:	f04f 0301 	mov.w	r3, #1
 810bc78:	6103      	str	r3, [r0, #16]
 810bc7a:	dd16      	ble.n	810bcaa <__s2b+0x72>
 810bc7c:	f104 0909 	add.w	r9, r4, #9
 810bc80:	46c8      	mov	r8, r9
 810bc82:	442c      	add	r4, r5
 810bc84:	f818 3b01 	ldrb.w	r3, [r8], #1
 810bc88:	4601      	mov	r1, r0
 810bc8a:	3b30      	subs	r3, #48	; 0x30
 810bc8c:	220a      	movs	r2, #10
 810bc8e:	4630      	mov	r0, r6
 810bc90:	f7ff ff8c 	bl	810bbac <__multadd>
 810bc94:	45a0      	cmp	r8, r4
 810bc96:	d1f5      	bne.n	810bc84 <__s2b+0x4c>
 810bc98:	f1a5 0408 	sub.w	r4, r5, #8
 810bc9c:	444c      	add	r4, r9
 810bc9e:	1b2d      	subs	r5, r5, r4
 810bca0:	1963      	adds	r3, r4, r5
 810bca2:	42bb      	cmp	r3, r7
 810bca4:	db04      	blt.n	810bcb0 <__s2b+0x78>
 810bca6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810bcaa:	340a      	adds	r4, #10
 810bcac:	2509      	movs	r5, #9
 810bcae:	e7f6      	b.n	810bc9e <__s2b+0x66>
 810bcb0:	f814 3b01 	ldrb.w	r3, [r4], #1
 810bcb4:	4601      	mov	r1, r0
 810bcb6:	3b30      	subs	r3, #48	; 0x30
 810bcb8:	220a      	movs	r2, #10
 810bcba:	4630      	mov	r0, r6
 810bcbc:	f7ff ff76 	bl	810bbac <__multadd>
 810bcc0:	e7ee      	b.n	810bca0 <__s2b+0x68>
 810bcc2:	bf00      	nop
 810bcc4:	0810d1b0 	.word	0x0810d1b0
 810bcc8:	0810d2a0 	.word	0x0810d2a0

0810bccc <__hi0bits>:
 810bccc:	0c03      	lsrs	r3, r0, #16
 810bcce:	041b      	lsls	r3, r3, #16
 810bcd0:	b9d3      	cbnz	r3, 810bd08 <__hi0bits+0x3c>
 810bcd2:	0400      	lsls	r0, r0, #16
 810bcd4:	2310      	movs	r3, #16
 810bcd6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 810bcda:	bf04      	itt	eq
 810bcdc:	0200      	lsleq	r0, r0, #8
 810bcde:	3308      	addeq	r3, #8
 810bce0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 810bce4:	bf04      	itt	eq
 810bce6:	0100      	lsleq	r0, r0, #4
 810bce8:	3304      	addeq	r3, #4
 810bcea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 810bcee:	bf04      	itt	eq
 810bcf0:	0080      	lsleq	r0, r0, #2
 810bcf2:	3302      	addeq	r3, #2
 810bcf4:	2800      	cmp	r0, #0
 810bcf6:	db05      	blt.n	810bd04 <__hi0bits+0x38>
 810bcf8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 810bcfc:	f103 0301 	add.w	r3, r3, #1
 810bd00:	bf08      	it	eq
 810bd02:	2320      	moveq	r3, #32
 810bd04:	4618      	mov	r0, r3
 810bd06:	4770      	bx	lr
 810bd08:	2300      	movs	r3, #0
 810bd0a:	e7e4      	b.n	810bcd6 <__hi0bits+0xa>

0810bd0c <__lo0bits>:
 810bd0c:	6803      	ldr	r3, [r0, #0]
 810bd0e:	f013 0207 	ands.w	r2, r3, #7
 810bd12:	4601      	mov	r1, r0
 810bd14:	d00b      	beq.n	810bd2e <__lo0bits+0x22>
 810bd16:	07da      	lsls	r2, r3, #31
 810bd18:	d423      	bmi.n	810bd62 <__lo0bits+0x56>
 810bd1a:	0798      	lsls	r0, r3, #30
 810bd1c:	bf49      	itett	mi
 810bd1e:	085b      	lsrmi	r3, r3, #1
 810bd20:	089b      	lsrpl	r3, r3, #2
 810bd22:	2001      	movmi	r0, #1
 810bd24:	600b      	strmi	r3, [r1, #0]
 810bd26:	bf5c      	itt	pl
 810bd28:	600b      	strpl	r3, [r1, #0]
 810bd2a:	2002      	movpl	r0, #2
 810bd2c:	4770      	bx	lr
 810bd2e:	b298      	uxth	r0, r3
 810bd30:	b9a8      	cbnz	r0, 810bd5e <__lo0bits+0x52>
 810bd32:	0c1b      	lsrs	r3, r3, #16
 810bd34:	2010      	movs	r0, #16
 810bd36:	b2da      	uxtb	r2, r3
 810bd38:	b90a      	cbnz	r2, 810bd3e <__lo0bits+0x32>
 810bd3a:	3008      	adds	r0, #8
 810bd3c:	0a1b      	lsrs	r3, r3, #8
 810bd3e:	071a      	lsls	r2, r3, #28
 810bd40:	bf04      	itt	eq
 810bd42:	091b      	lsreq	r3, r3, #4
 810bd44:	3004      	addeq	r0, #4
 810bd46:	079a      	lsls	r2, r3, #30
 810bd48:	bf04      	itt	eq
 810bd4a:	089b      	lsreq	r3, r3, #2
 810bd4c:	3002      	addeq	r0, #2
 810bd4e:	07da      	lsls	r2, r3, #31
 810bd50:	d403      	bmi.n	810bd5a <__lo0bits+0x4e>
 810bd52:	085b      	lsrs	r3, r3, #1
 810bd54:	f100 0001 	add.w	r0, r0, #1
 810bd58:	d005      	beq.n	810bd66 <__lo0bits+0x5a>
 810bd5a:	600b      	str	r3, [r1, #0]
 810bd5c:	4770      	bx	lr
 810bd5e:	4610      	mov	r0, r2
 810bd60:	e7e9      	b.n	810bd36 <__lo0bits+0x2a>
 810bd62:	2000      	movs	r0, #0
 810bd64:	4770      	bx	lr
 810bd66:	2020      	movs	r0, #32
 810bd68:	4770      	bx	lr
	...

0810bd6c <__i2b>:
 810bd6c:	b510      	push	{r4, lr}
 810bd6e:	460c      	mov	r4, r1
 810bd70:	2101      	movs	r1, #1
 810bd72:	f7ff feb9 	bl	810bae8 <_Balloc>
 810bd76:	4602      	mov	r2, r0
 810bd78:	b928      	cbnz	r0, 810bd86 <__i2b+0x1a>
 810bd7a:	4b05      	ldr	r3, [pc, #20]	; (810bd90 <__i2b+0x24>)
 810bd7c:	4805      	ldr	r0, [pc, #20]	; (810bd94 <__i2b+0x28>)
 810bd7e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 810bd82:	f000 ffaf 	bl	810cce4 <__assert_func>
 810bd86:	2301      	movs	r3, #1
 810bd88:	6144      	str	r4, [r0, #20]
 810bd8a:	6103      	str	r3, [r0, #16]
 810bd8c:	bd10      	pop	{r4, pc}
 810bd8e:	bf00      	nop
 810bd90:	0810d1b0 	.word	0x0810d1b0
 810bd94:	0810d2a0 	.word	0x0810d2a0

0810bd98 <__multiply>:
 810bd98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810bd9c:	4691      	mov	r9, r2
 810bd9e:	690a      	ldr	r2, [r1, #16]
 810bda0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810bda4:	429a      	cmp	r2, r3
 810bda6:	bfb8      	it	lt
 810bda8:	460b      	movlt	r3, r1
 810bdaa:	460c      	mov	r4, r1
 810bdac:	bfbc      	itt	lt
 810bdae:	464c      	movlt	r4, r9
 810bdb0:	4699      	movlt	r9, r3
 810bdb2:	6927      	ldr	r7, [r4, #16]
 810bdb4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 810bdb8:	68a3      	ldr	r3, [r4, #8]
 810bdba:	6861      	ldr	r1, [r4, #4]
 810bdbc:	eb07 060a 	add.w	r6, r7, sl
 810bdc0:	42b3      	cmp	r3, r6
 810bdc2:	b085      	sub	sp, #20
 810bdc4:	bfb8      	it	lt
 810bdc6:	3101      	addlt	r1, #1
 810bdc8:	f7ff fe8e 	bl	810bae8 <_Balloc>
 810bdcc:	b930      	cbnz	r0, 810bddc <__multiply+0x44>
 810bdce:	4602      	mov	r2, r0
 810bdd0:	4b44      	ldr	r3, [pc, #272]	; (810bee4 <__multiply+0x14c>)
 810bdd2:	4845      	ldr	r0, [pc, #276]	; (810bee8 <__multiply+0x150>)
 810bdd4:	f240 115d 	movw	r1, #349	; 0x15d
 810bdd8:	f000 ff84 	bl	810cce4 <__assert_func>
 810bddc:	f100 0514 	add.w	r5, r0, #20
 810bde0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 810bde4:	462b      	mov	r3, r5
 810bde6:	2200      	movs	r2, #0
 810bde8:	4543      	cmp	r3, r8
 810bdea:	d321      	bcc.n	810be30 <__multiply+0x98>
 810bdec:	f104 0314 	add.w	r3, r4, #20
 810bdf0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 810bdf4:	f109 0314 	add.w	r3, r9, #20
 810bdf8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 810bdfc:	9202      	str	r2, [sp, #8]
 810bdfe:	1b3a      	subs	r2, r7, r4
 810be00:	3a15      	subs	r2, #21
 810be02:	f022 0203 	bic.w	r2, r2, #3
 810be06:	3204      	adds	r2, #4
 810be08:	f104 0115 	add.w	r1, r4, #21
 810be0c:	428f      	cmp	r7, r1
 810be0e:	bf38      	it	cc
 810be10:	2204      	movcc	r2, #4
 810be12:	9201      	str	r2, [sp, #4]
 810be14:	9a02      	ldr	r2, [sp, #8]
 810be16:	9303      	str	r3, [sp, #12]
 810be18:	429a      	cmp	r2, r3
 810be1a:	d80c      	bhi.n	810be36 <__multiply+0x9e>
 810be1c:	2e00      	cmp	r6, #0
 810be1e:	dd03      	ble.n	810be28 <__multiply+0x90>
 810be20:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 810be24:	2b00      	cmp	r3, #0
 810be26:	d05a      	beq.n	810bede <__multiply+0x146>
 810be28:	6106      	str	r6, [r0, #16]
 810be2a:	b005      	add	sp, #20
 810be2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810be30:	f843 2b04 	str.w	r2, [r3], #4
 810be34:	e7d8      	b.n	810bde8 <__multiply+0x50>
 810be36:	f8b3 a000 	ldrh.w	sl, [r3]
 810be3a:	f1ba 0f00 	cmp.w	sl, #0
 810be3e:	d024      	beq.n	810be8a <__multiply+0xf2>
 810be40:	f104 0e14 	add.w	lr, r4, #20
 810be44:	46a9      	mov	r9, r5
 810be46:	f04f 0c00 	mov.w	ip, #0
 810be4a:	f85e 2b04 	ldr.w	r2, [lr], #4
 810be4e:	f8d9 1000 	ldr.w	r1, [r9]
 810be52:	fa1f fb82 	uxth.w	fp, r2
 810be56:	b289      	uxth	r1, r1
 810be58:	fb0a 110b 	mla	r1, sl, fp, r1
 810be5c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 810be60:	f8d9 2000 	ldr.w	r2, [r9]
 810be64:	4461      	add	r1, ip
 810be66:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 810be6a:	fb0a c20b 	mla	r2, sl, fp, ip
 810be6e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 810be72:	b289      	uxth	r1, r1
 810be74:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 810be78:	4577      	cmp	r7, lr
 810be7a:	f849 1b04 	str.w	r1, [r9], #4
 810be7e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 810be82:	d8e2      	bhi.n	810be4a <__multiply+0xb2>
 810be84:	9a01      	ldr	r2, [sp, #4]
 810be86:	f845 c002 	str.w	ip, [r5, r2]
 810be8a:	9a03      	ldr	r2, [sp, #12]
 810be8c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 810be90:	3304      	adds	r3, #4
 810be92:	f1b9 0f00 	cmp.w	r9, #0
 810be96:	d020      	beq.n	810beda <__multiply+0x142>
 810be98:	6829      	ldr	r1, [r5, #0]
 810be9a:	f104 0c14 	add.w	ip, r4, #20
 810be9e:	46ae      	mov	lr, r5
 810bea0:	f04f 0a00 	mov.w	sl, #0
 810bea4:	f8bc b000 	ldrh.w	fp, [ip]
 810bea8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 810beac:	fb09 220b 	mla	r2, r9, fp, r2
 810beb0:	4492      	add	sl, r2
 810beb2:	b289      	uxth	r1, r1
 810beb4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 810beb8:	f84e 1b04 	str.w	r1, [lr], #4
 810bebc:	f85c 2b04 	ldr.w	r2, [ip], #4
 810bec0:	f8be 1000 	ldrh.w	r1, [lr]
 810bec4:	0c12      	lsrs	r2, r2, #16
 810bec6:	fb09 1102 	mla	r1, r9, r2, r1
 810beca:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 810bece:	4567      	cmp	r7, ip
 810bed0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 810bed4:	d8e6      	bhi.n	810bea4 <__multiply+0x10c>
 810bed6:	9a01      	ldr	r2, [sp, #4]
 810bed8:	50a9      	str	r1, [r5, r2]
 810beda:	3504      	adds	r5, #4
 810bedc:	e79a      	b.n	810be14 <__multiply+0x7c>
 810bede:	3e01      	subs	r6, #1
 810bee0:	e79c      	b.n	810be1c <__multiply+0x84>
 810bee2:	bf00      	nop
 810bee4:	0810d1b0 	.word	0x0810d1b0
 810bee8:	0810d2a0 	.word	0x0810d2a0

0810beec <__pow5mult>:
 810beec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810bef0:	4615      	mov	r5, r2
 810bef2:	f012 0203 	ands.w	r2, r2, #3
 810bef6:	4606      	mov	r6, r0
 810bef8:	460f      	mov	r7, r1
 810befa:	d007      	beq.n	810bf0c <__pow5mult+0x20>
 810befc:	4c25      	ldr	r4, [pc, #148]	; (810bf94 <__pow5mult+0xa8>)
 810befe:	3a01      	subs	r2, #1
 810bf00:	2300      	movs	r3, #0
 810bf02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 810bf06:	f7ff fe51 	bl	810bbac <__multadd>
 810bf0a:	4607      	mov	r7, r0
 810bf0c:	10ad      	asrs	r5, r5, #2
 810bf0e:	d03d      	beq.n	810bf8c <__pow5mult+0xa0>
 810bf10:	6a74      	ldr	r4, [r6, #36]	; 0x24
 810bf12:	b97c      	cbnz	r4, 810bf34 <__pow5mult+0x48>
 810bf14:	2010      	movs	r0, #16
 810bf16:	f7ff fdbf 	bl	810ba98 <malloc>
 810bf1a:	4602      	mov	r2, r0
 810bf1c:	6270      	str	r0, [r6, #36]	; 0x24
 810bf1e:	b928      	cbnz	r0, 810bf2c <__pow5mult+0x40>
 810bf20:	4b1d      	ldr	r3, [pc, #116]	; (810bf98 <__pow5mult+0xac>)
 810bf22:	481e      	ldr	r0, [pc, #120]	; (810bf9c <__pow5mult+0xb0>)
 810bf24:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 810bf28:	f000 fedc 	bl	810cce4 <__assert_func>
 810bf2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810bf30:	6004      	str	r4, [r0, #0]
 810bf32:	60c4      	str	r4, [r0, #12]
 810bf34:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 810bf38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 810bf3c:	b94c      	cbnz	r4, 810bf52 <__pow5mult+0x66>
 810bf3e:	f240 2171 	movw	r1, #625	; 0x271
 810bf42:	4630      	mov	r0, r6
 810bf44:	f7ff ff12 	bl	810bd6c <__i2b>
 810bf48:	2300      	movs	r3, #0
 810bf4a:	f8c8 0008 	str.w	r0, [r8, #8]
 810bf4e:	4604      	mov	r4, r0
 810bf50:	6003      	str	r3, [r0, #0]
 810bf52:	f04f 0900 	mov.w	r9, #0
 810bf56:	07eb      	lsls	r3, r5, #31
 810bf58:	d50a      	bpl.n	810bf70 <__pow5mult+0x84>
 810bf5a:	4639      	mov	r1, r7
 810bf5c:	4622      	mov	r2, r4
 810bf5e:	4630      	mov	r0, r6
 810bf60:	f7ff ff1a 	bl	810bd98 <__multiply>
 810bf64:	4639      	mov	r1, r7
 810bf66:	4680      	mov	r8, r0
 810bf68:	4630      	mov	r0, r6
 810bf6a:	f7ff fdfd 	bl	810bb68 <_Bfree>
 810bf6e:	4647      	mov	r7, r8
 810bf70:	106d      	asrs	r5, r5, #1
 810bf72:	d00b      	beq.n	810bf8c <__pow5mult+0xa0>
 810bf74:	6820      	ldr	r0, [r4, #0]
 810bf76:	b938      	cbnz	r0, 810bf88 <__pow5mult+0x9c>
 810bf78:	4622      	mov	r2, r4
 810bf7a:	4621      	mov	r1, r4
 810bf7c:	4630      	mov	r0, r6
 810bf7e:	f7ff ff0b 	bl	810bd98 <__multiply>
 810bf82:	6020      	str	r0, [r4, #0]
 810bf84:	f8c0 9000 	str.w	r9, [r0]
 810bf88:	4604      	mov	r4, r0
 810bf8a:	e7e4      	b.n	810bf56 <__pow5mult+0x6a>
 810bf8c:	4638      	mov	r0, r7
 810bf8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810bf92:	bf00      	nop
 810bf94:	0810d3f0 	.word	0x0810d3f0
 810bf98:	0810d13e 	.word	0x0810d13e
 810bf9c:	0810d2a0 	.word	0x0810d2a0

0810bfa0 <__lshift>:
 810bfa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810bfa4:	460c      	mov	r4, r1
 810bfa6:	6849      	ldr	r1, [r1, #4]
 810bfa8:	6923      	ldr	r3, [r4, #16]
 810bfaa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 810bfae:	68a3      	ldr	r3, [r4, #8]
 810bfb0:	4607      	mov	r7, r0
 810bfb2:	4691      	mov	r9, r2
 810bfb4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 810bfb8:	f108 0601 	add.w	r6, r8, #1
 810bfbc:	42b3      	cmp	r3, r6
 810bfbe:	db0b      	blt.n	810bfd8 <__lshift+0x38>
 810bfc0:	4638      	mov	r0, r7
 810bfc2:	f7ff fd91 	bl	810bae8 <_Balloc>
 810bfc6:	4605      	mov	r5, r0
 810bfc8:	b948      	cbnz	r0, 810bfde <__lshift+0x3e>
 810bfca:	4602      	mov	r2, r0
 810bfcc:	4b2a      	ldr	r3, [pc, #168]	; (810c078 <__lshift+0xd8>)
 810bfce:	482b      	ldr	r0, [pc, #172]	; (810c07c <__lshift+0xdc>)
 810bfd0:	f240 11d9 	movw	r1, #473	; 0x1d9
 810bfd4:	f000 fe86 	bl	810cce4 <__assert_func>
 810bfd8:	3101      	adds	r1, #1
 810bfda:	005b      	lsls	r3, r3, #1
 810bfdc:	e7ee      	b.n	810bfbc <__lshift+0x1c>
 810bfde:	2300      	movs	r3, #0
 810bfe0:	f100 0114 	add.w	r1, r0, #20
 810bfe4:	f100 0210 	add.w	r2, r0, #16
 810bfe8:	4618      	mov	r0, r3
 810bfea:	4553      	cmp	r3, sl
 810bfec:	db37      	blt.n	810c05e <__lshift+0xbe>
 810bfee:	6920      	ldr	r0, [r4, #16]
 810bff0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810bff4:	f104 0314 	add.w	r3, r4, #20
 810bff8:	f019 091f 	ands.w	r9, r9, #31
 810bffc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810c000:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 810c004:	d02f      	beq.n	810c066 <__lshift+0xc6>
 810c006:	f1c9 0e20 	rsb	lr, r9, #32
 810c00a:	468a      	mov	sl, r1
 810c00c:	f04f 0c00 	mov.w	ip, #0
 810c010:	681a      	ldr	r2, [r3, #0]
 810c012:	fa02 f209 	lsl.w	r2, r2, r9
 810c016:	ea42 020c 	orr.w	r2, r2, ip
 810c01a:	f84a 2b04 	str.w	r2, [sl], #4
 810c01e:	f853 2b04 	ldr.w	r2, [r3], #4
 810c022:	4298      	cmp	r0, r3
 810c024:	fa22 fc0e 	lsr.w	ip, r2, lr
 810c028:	d8f2      	bhi.n	810c010 <__lshift+0x70>
 810c02a:	1b03      	subs	r3, r0, r4
 810c02c:	3b15      	subs	r3, #21
 810c02e:	f023 0303 	bic.w	r3, r3, #3
 810c032:	3304      	adds	r3, #4
 810c034:	f104 0215 	add.w	r2, r4, #21
 810c038:	4290      	cmp	r0, r2
 810c03a:	bf38      	it	cc
 810c03c:	2304      	movcc	r3, #4
 810c03e:	f841 c003 	str.w	ip, [r1, r3]
 810c042:	f1bc 0f00 	cmp.w	ip, #0
 810c046:	d001      	beq.n	810c04c <__lshift+0xac>
 810c048:	f108 0602 	add.w	r6, r8, #2
 810c04c:	3e01      	subs	r6, #1
 810c04e:	4638      	mov	r0, r7
 810c050:	612e      	str	r6, [r5, #16]
 810c052:	4621      	mov	r1, r4
 810c054:	f7ff fd88 	bl	810bb68 <_Bfree>
 810c058:	4628      	mov	r0, r5
 810c05a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810c05e:	f842 0f04 	str.w	r0, [r2, #4]!
 810c062:	3301      	adds	r3, #1
 810c064:	e7c1      	b.n	810bfea <__lshift+0x4a>
 810c066:	3904      	subs	r1, #4
 810c068:	f853 2b04 	ldr.w	r2, [r3], #4
 810c06c:	f841 2f04 	str.w	r2, [r1, #4]!
 810c070:	4298      	cmp	r0, r3
 810c072:	d8f9      	bhi.n	810c068 <__lshift+0xc8>
 810c074:	e7ea      	b.n	810c04c <__lshift+0xac>
 810c076:	bf00      	nop
 810c078:	0810d1b0 	.word	0x0810d1b0
 810c07c:	0810d2a0 	.word	0x0810d2a0

0810c080 <__mcmp>:
 810c080:	b530      	push	{r4, r5, lr}
 810c082:	6902      	ldr	r2, [r0, #16]
 810c084:	690c      	ldr	r4, [r1, #16]
 810c086:	1b12      	subs	r2, r2, r4
 810c088:	d10e      	bne.n	810c0a8 <__mcmp+0x28>
 810c08a:	f100 0314 	add.w	r3, r0, #20
 810c08e:	3114      	adds	r1, #20
 810c090:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 810c094:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 810c098:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 810c09c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 810c0a0:	42a5      	cmp	r5, r4
 810c0a2:	d003      	beq.n	810c0ac <__mcmp+0x2c>
 810c0a4:	d305      	bcc.n	810c0b2 <__mcmp+0x32>
 810c0a6:	2201      	movs	r2, #1
 810c0a8:	4610      	mov	r0, r2
 810c0aa:	bd30      	pop	{r4, r5, pc}
 810c0ac:	4283      	cmp	r3, r0
 810c0ae:	d3f3      	bcc.n	810c098 <__mcmp+0x18>
 810c0b0:	e7fa      	b.n	810c0a8 <__mcmp+0x28>
 810c0b2:	f04f 32ff 	mov.w	r2, #4294967295
 810c0b6:	e7f7      	b.n	810c0a8 <__mcmp+0x28>

0810c0b8 <__mdiff>:
 810c0b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c0bc:	460c      	mov	r4, r1
 810c0be:	4606      	mov	r6, r0
 810c0c0:	4611      	mov	r1, r2
 810c0c2:	4620      	mov	r0, r4
 810c0c4:	4690      	mov	r8, r2
 810c0c6:	f7ff ffdb 	bl	810c080 <__mcmp>
 810c0ca:	1e05      	subs	r5, r0, #0
 810c0cc:	d110      	bne.n	810c0f0 <__mdiff+0x38>
 810c0ce:	4629      	mov	r1, r5
 810c0d0:	4630      	mov	r0, r6
 810c0d2:	f7ff fd09 	bl	810bae8 <_Balloc>
 810c0d6:	b930      	cbnz	r0, 810c0e6 <__mdiff+0x2e>
 810c0d8:	4b3a      	ldr	r3, [pc, #232]	; (810c1c4 <__mdiff+0x10c>)
 810c0da:	4602      	mov	r2, r0
 810c0dc:	f240 2132 	movw	r1, #562	; 0x232
 810c0e0:	4839      	ldr	r0, [pc, #228]	; (810c1c8 <__mdiff+0x110>)
 810c0e2:	f000 fdff 	bl	810cce4 <__assert_func>
 810c0e6:	2301      	movs	r3, #1
 810c0e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 810c0ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c0f0:	bfa4      	itt	ge
 810c0f2:	4643      	movge	r3, r8
 810c0f4:	46a0      	movge	r8, r4
 810c0f6:	4630      	mov	r0, r6
 810c0f8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 810c0fc:	bfa6      	itte	ge
 810c0fe:	461c      	movge	r4, r3
 810c100:	2500      	movge	r5, #0
 810c102:	2501      	movlt	r5, #1
 810c104:	f7ff fcf0 	bl	810bae8 <_Balloc>
 810c108:	b920      	cbnz	r0, 810c114 <__mdiff+0x5c>
 810c10a:	4b2e      	ldr	r3, [pc, #184]	; (810c1c4 <__mdiff+0x10c>)
 810c10c:	4602      	mov	r2, r0
 810c10e:	f44f 7110 	mov.w	r1, #576	; 0x240
 810c112:	e7e5      	b.n	810c0e0 <__mdiff+0x28>
 810c114:	f8d8 7010 	ldr.w	r7, [r8, #16]
 810c118:	6926      	ldr	r6, [r4, #16]
 810c11a:	60c5      	str	r5, [r0, #12]
 810c11c:	f104 0914 	add.w	r9, r4, #20
 810c120:	f108 0514 	add.w	r5, r8, #20
 810c124:	f100 0e14 	add.w	lr, r0, #20
 810c128:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 810c12c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 810c130:	f108 0210 	add.w	r2, r8, #16
 810c134:	46f2      	mov	sl, lr
 810c136:	2100      	movs	r1, #0
 810c138:	f859 3b04 	ldr.w	r3, [r9], #4
 810c13c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 810c140:	fa1f f883 	uxth.w	r8, r3
 810c144:	fa11 f18b 	uxtah	r1, r1, fp
 810c148:	0c1b      	lsrs	r3, r3, #16
 810c14a:	eba1 0808 	sub.w	r8, r1, r8
 810c14e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 810c152:	eb03 4328 	add.w	r3, r3, r8, asr #16
 810c156:	fa1f f888 	uxth.w	r8, r8
 810c15a:	1419      	asrs	r1, r3, #16
 810c15c:	454e      	cmp	r6, r9
 810c15e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 810c162:	f84a 3b04 	str.w	r3, [sl], #4
 810c166:	d8e7      	bhi.n	810c138 <__mdiff+0x80>
 810c168:	1b33      	subs	r3, r6, r4
 810c16a:	3b15      	subs	r3, #21
 810c16c:	f023 0303 	bic.w	r3, r3, #3
 810c170:	3304      	adds	r3, #4
 810c172:	3415      	adds	r4, #21
 810c174:	42a6      	cmp	r6, r4
 810c176:	bf38      	it	cc
 810c178:	2304      	movcc	r3, #4
 810c17a:	441d      	add	r5, r3
 810c17c:	4473      	add	r3, lr
 810c17e:	469e      	mov	lr, r3
 810c180:	462e      	mov	r6, r5
 810c182:	4566      	cmp	r6, ip
 810c184:	d30e      	bcc.n	810c1a4 <__mdiff+0xec>
 810c186:	f10c 0203 	add.w	r2, ip, #3
 810c18a:	1b52      	subs	r2, r2, r5
 810c18c:	f022 0203 	bic.w	r2, r2, #3
 810c190:	3d03      	subs	r5, #3
 810c192:	45ac      	cmp	ip, r5
 810c194:	bf38      	it	cc
 810c196:	2200      	movcc	r2, #0
 810c198:	441a      	add	r2, r3
 810c19a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 810c19e:	b17b      	cbz	r3, 810c1c0 <__mdiff+0x108>
 810c1a0:	6107      	str	r7, [r0, #16]
 810c1a2:	e7a3      	b.n	810c0ec <__mdiff+0x34>
 810c1a4:	f856 8b04 	ldr.w	r8, [r6], #4
 810c1a8:	fa11 f288 	uxtah	r2, r1, r8
 810c1ac:	1414      	asrs	r4, r2, #16
 810c1ae:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 810c1b2:	b292      	uxth	r2, r2
 810c1b4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 810c1b8:	f84e 2b04 	str.w	r2, [lr], #4
 810c1bc:	1421      	asrs	r1, r4, #16
 810c1be:	e7e0      	b.n	810c182 <__mdiff+0xca>
 810c1c0:	3f01      	subs	r7, #1
 810c1c2:	e7ea      	b.n	810c19a <__mdiff+0xe2>
 810c1c4:	0810d1b0 	.word	0x0810d1b0
 810c1c8:	0810d2a0 	.word	0x0810d2a0

0810c1cc <__ulp>:
 810c1cc:	b082      	sub	sp, #8
 810c1ce:	ed8d 0b00 	vstr	d0, [sp]
 810c1d2:	9b01      	ldr	r3, [sp, #4]
 810c1d4:	4912      	ldr	r1, [pc, #72]	; (810c220 <__ulp+0x54>)
 810c1d6:	4019      	ands	r1, r3
 810c1d8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 810c1dc:	2900      	cmp	r1, #0
 810c1de:	dd05      	ble.n	810c1ec <__ulp+0x20>
 810c1e0:	2200      	movs	r2, #0
 810c1e2:	460b      	mov	r3, r1
 810c1e4:	ec43 2b10 	vmov	d0, r2, r3
 810c1e8:	b002      	add	sp, #8
 810c1ea:	4770      	bx	lr
 810c1ec:	4249      	negs	r1, r1
 810c1ee:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 810c1f2:	ea4f 5021 	mov.w	r0, r1, asr #20
 810c1f6:	f04f 0200 	mov.w	r2, #0
 810c1fa:	f04f 0300 	mov.w	r3, #0
 810c1fe:	da04      	bge.n	810c20a <__ulp+0x3e>
 810c200:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 810c204:	fa41 f300 	asr.w	r3, r1, r0
 810c208:	e7ec      	b.n	810c1e4 <__ulp+0x18>
 810c20a:	f1a0 0114 	sub.w	r1, r0, #20
 810c20e:	291e      	cmp	r1, #30
 810c210:	bfda      	itte	le
 810c212:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 810c216:	fa20 f101 	lsrle.w	r1, r0, r1
 810c21a:	2101      	movgt	r1, #1
 810c21c:	460a      	mov	r2, r1
 810c21e:	e7e1      	b.n	810c1e4 <__ulp+0x18>
 810c220:	7ff00000 	.word	0x7ff00000

0810c224 <__b2d>:
 810c224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810c226:	6905      	ldr	r5, [r0, #16]
 810c228:	f100 0714 	add.w	r7, r0, #20
 810c22c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 810c230:	1f2e      	subs	r6, r5, #4
 810c232:	f855 4c04 	ldr.w	r4, [r5, #-4]
 810c236:	4620      	mov	r0, r4
 810c238:	f7ff fd48 	bl	810bccc <__hi0bits>
 810c23c:	f1c0 0320 	rsb	r3, r0, #32
 810c240:	280a      	cmp	r0, #10
 810c242:	f8df c07c 	ldr.w	ip, [pc, #124]	; 810c2c0 <__b2d+0x9c>
 810c246:	600b      	str	r3, [r1, #0]
 810c248:	dc14      	bgt.n	810c274 <__b2d+0x50>
 810c24a:	f1c0 0e0b 	rsb	lr, r0, #11
 810c24e:	fa24 f10e 	lsr.w	r1, r4, lr
 810c252:	42b7      	cmp	r7, r6
 810c254:	ea41 030c 	orr.w	r3, r1, ip
 810c258:	bf34      	ite	cc
 810c25a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 810c25e:	2100      	movcs	r1, #0
 810c260:	3015      	adds	r0, #21
 810c262:	fa04 f000 	lsl.w	r0, r4, r0
 810c266:	fa21 f10e 	lsr.w	r1, r1, lr
 810c26a:	ea40 0201 	orr.w	r2, r0, r1
 810c26e:	ec43 2b10 	vmov	d0, r2, r3
 810c272:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810c274:	42b7      	cmp	r7, r6
 810c276:	bf3a      	itte	cc
 810c278:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 810c27c:	f1a5 0608 	subcc.w	r6, r5, #8
 810c280:	2100      	movcs	r1, #0
 810c282:	380b      	subs	r0, #11
 810c284:	d017      	beq.n	810c2b6 <__b2d+0x92>
 810c286:	f1c0 0c20 	rsb	ip, r0, #32
 810c28a:	fa04 f500 	lsl.w	r5, r4, r0
 810c28e:	42be      	cmp	r6, r7
 810c290:	fa21 f40c 	lsr.w	r4, r1, ip
 810c294:	ea45 0504 	orr.w	r5, r5, r4
 810c298:	bf8c      	ite	hi
 810c29a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 810c29e:	2400      	movls	r4, #0
 810c2a0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 810c2a4:	fa01 f000 	lsl.w	r0, r1, r0
 810c2a8:	fa24 f40c 	lsr.w	r4, r4, ip
 810c2ac:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 810c2b0:	ea40 0204 	orr.w	r2, r0, r4
 810c2b4:	e7db      	b.n	810c26e <__b2d+0x4a>
 810c2b6:	ea44 030c 	orr.w	r3, r4, ip
 810c2ba:	460a      	mov	r2, r1
 810c2bc:	e7d7      	b.n	810c26e <__b2d+0x4a>
 810c2be:	bf00      	nop
 810c2c0:	3ff00000 	.word	0x3ff00000

0810c2c4 <__d2b>:
 810c2c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810c2c8:	4689      	mov	r9, r1
 810c2ca:	2101      	movs	r1, #1
 810c2cc:	ec57 6b10 	vmov	r6, r7, d0
 810c2d0:	4690      	mov	r8, r2
 810c2d2:	f7ff fc09 	bl	810bae8 <_Balloc>
 810c2d6:	4604      	mov	r4, r0
 810c2d8:	b930      	cbnz	r0, 810c2e8 <__d2b+0x24>
 810c2da:	4602      	mov	r2, r0
 810c2dc:	4b25      	ldr	r3, [pc, #148]	; (810c374 <__d2b+0xb0>)
 810c2de:	4826      	ldr	r0, [pc, #152]	; (810c378 <__d2b+0xb4>)
 810c2e0:	f240 310a 	movw	r1, #778	; 0x30a
 810c2e4:	f000 fcfe 	bl	810cce4 <__assert_func>
 810c2e8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 810c2ec:	f3c7 0313 	ubfx	r3, r7, #0, #20
 810c2f0:	bb35      	cbnz	r5, 810c340 <__d2b+0x7c>
 810c2f2:	2e00      	cmp	r6, #0
 810c2f4:	9301      	str	r3, [sp, #4]
 810c2f6:	d028      	beq.n	810c34a <__d2b+0x86>
 810c2f8:	4668      	mov	r0, sp
 810c2fa:	9600      	str	r6, [sp, #0]
 810c2fc:	f7ff fd06 	bl	810bd0c <__lo0bits>
 810c300:	9900      	ldr	r1, [sp, #0]
 810c302:	b300      	cbz	r0, 810c346 <__d2b+0x82>
 810c304:	9a01      	ldr	r2, [sp, #4]
 810c306:	f1c0 0320 	rsb	r3, r0, #32
 810c30a:	fa02 f303 	lsl.w	r3, r2, r3
 810c30e:	430b      	orrs	r3, r1
 810c310:	40c2      	lsrs	r2, r0
 810c312:	6163      	str	r3, [r4, #20]
 810c314:	9201      	str	r2, [sp, #4]
 810c316:	9b01      	ldr	r3, [sp, #4]
 810c318:	61a3      	str	r3, [r4, #24]
 810c31a:	2b00      	cmp	r3, #0
 810c31c:	bf14      	ite	ne
 810c31e:	2202      	movne	r2, #2
 810c320:	2201      	moveq	r2, #1
 810c322:	6122      	str	r2, [r4, #16]
 810c324:	b1d5      	cbz	r5, 810c35c <__d2b+0x98>
 810c326:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 810c32a:	4405      	add	r5, r0
 810c32c:	f8c9 5000 	str.w	r5, [r9]
 810c330:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 810c334:	f8c8 0000 	str.w	r0, [r8]
 810c338:	4620      	mov	r0, r4
 810c33a:	b003      	add	sp, #12
 810c33c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810c340:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810c344:	e7d5      	b.n	810c2f2 <__d2b+0x2e>
 810c346:	6161      	str	r1, [r4, #20]
 810c348:	e7e5      	b.n	810c316 <__d2b+0x52>
 810c34a:	a801      	add	r0, sp, #4
 810c34c:	f7ff fcde 	bl	810bd0c <__lo0bits>
 810c350:	9b01      	ldr	r3, [sp, #4]
 810c352:	6163      	str	r3, [r4, #20]
 810c354:	2201      	movs	r2, #1
 810c356:	6122      	str	r2, [r4, #16]
 810c358:	3020      	adds	r0, #32
 810c35a:	e7e3      	b.n	810c324 <__d2b+0x60>
 810c35c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 810c360:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 810c364:	f8c9 0000 	str.w	r0, [r9]
 810c368:	6918      	ldr	r0, [r3, #16]
 810c36a:	f7ff fcaf 	bl	810bccc <__hi0bits>
 810c36e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 810c372:	e7df      	b.n	810c334 <__d2b+0x70>
 810c374:	0810d1b0 	.word	0x0810d1b0
 810c378:	0810d2a0 	.word	0x0810d2a0

0810c37c <__ratio>:
 810c37c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c380:	4688      	mov	r8, r1
 810c382:	4669      	mov	r1, sp
 810c384:	4681      	mov	r9, r0
 810c386:	f7ff ff4d 	bl	810c224 <__b2d>
 810c38a:	a901      	add	r1, sp, #4
 810c38c:	4640      	mov	r0, r8
 810c38e:	ec55 4b10 	vmov	r4, r5, d0
 810c392:	f7ff ff47 	bl	810c224 <__b2d>
 810c396:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810c39a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 810c39e:	eba3 0c02 	sub.w	ip, r3, r2
 810c3a2:	e9dd 3200 	ldrd	r3, r2, [sp]
 810c3a6:	1a9b      	subs	r3, r3, r2
 810c3a8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 810c3ac:	ec51 0b10 	vmov	r0, r1, d0
 810c3b0:	2b00      	cmp	r3, #0
 810c3b2:	bfd6      	itet	le
 810c3b4:	460a      	movle	r2, r1
 810c3b6:	462a      	movgt	r2, r5
 810c3b8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 810c3bc:	468b      	mov	fp, r1
 810c3be:	462f      	mov	r7, r5
 810c3c0:	bfd4      	ite	le
 810c3c2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 810c3c6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 810c3ca:	4620      	mov	r0, r4
 810c3cc:	ee10 2a10 	vmov	r2, s0
 810c3d0:	465b      	mov	r3, fp
 810c3d2:	4639      	mov	r1, r7
 810c3d4:	f7f4 fac2 	bl	810095c <__aeabi_ddiv>
 810c3d8:	ec41 0b10 	vmov	d0, r0, r1
 810c3dc:	b003      	add	sp, #12
 810c3de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810c3e2 <__copybits>:
 810c3e2:	3901      	subs	r1, #1
 810c3e4:	b570      	push	{r4, r5, r6, lr}
 810c3e6:	1149      	asrs	r1, r1, #5
 810c3e8:	6914      	ldr	r4, [r2, #16]
 810c3ea:	3101      	adds	r1, #1
 810c3ec:	f102 0314 	add.w	r3, r2, #20
 810c3f0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 810c3f4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 810c3f8:	1f05      	subs	r5, r0, #4
 810c3fa:	42a3      	cmp	r3, r4
 810c3fc:	d30c      	bcc.n	810c418 <__copybits+0x36>
 810c3fe:	1aa3      	subs	r3, r4, r2
 810c400:	3b11      	subs	r3, #17
 810c402:	f023 0303 	bic.w	r3, r3, #3
 810c406:	3211      	adds	r2, #17
 810c408:	42a2      	cmp	r2, r4
 810c40a:	bf88      	it	hi
 810c40c:	2300      	movhi	r3, #0
 810c40e:	4418      	add	r0, r3
 810c410:	2300      	movs	r3, #0
 810c412:	4288      	cmp	r0, r1
 810c414:	d305      	bcc.n	810c422 <__copybits+0x40>
 810c416:	bd70      	pop	{r4, r5, r6, pc}
 810c418:	f853 6b04 	ldr.w	r6, [r3], #4
 810c41c:	f845 6f04 	str.w	r6, [r5, #4]!
 810c420:	e7eb      	b.n	810c3fa <__copybits+0x18>
 810c422:	f840 3b04 	str.w	r3, [r0], #4
 810c426:	e7f4      	b.n	810c412 <__copybits+0x30>

0810c428 <__any_on>:
 810c428:	f100 0214 	add.w	r2, r0, #20
 810c42c:	6900      	ldr	r0, [r0, #16]
 810c42e:	114b      	asrs	r3, r1, #5
 810c430:	4298      	cmp	r0, r3
 810c432:	b510      	push	{r4, lr}
 810c434:	db11      	blt.n	810c45a <__any_on+0x32>
 810c436:	dd0a      	ble.n	810c44e <__any_on+0x26>
 810c438:	f011 011f 	ands.w	r1, r1, #31
 810c43c:	d007      	beq.n	810c44e <__any_on+0x26>
 810c43e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 810c442:	fa24 f001 	lsr.w	r0, r4, r1
 810c446:	fa00 f101 	lsl.w	r1, r0, r1
 810c44a:	428c      	cmp	r4, r1
 810c44c:	d10b      	bne.n	810c466 <__any_on+0x3e>
 810c44e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 810c452:	4293      	cmp	r3, r2
 810c454:	d803      	bhi.n	810c45e <__any_on+0x36>
 810c456:	2000      	movs	r0, #0
 810c458:	bd10      	pop	{r4, pc}
 810c45a:	4603      	mov	r3, r0
 810c45c:	e7f7      	b.n	810c44e <__any_on+0x26>
 810c45e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810c462:	2900      	cmp	r1, #0
 810c464:	d0f5      	beq.n	810c452 <__any_on+0x2a>
 810c466:	2001      	movs	r0, #1
 810c468:	e7f6      	b.n	810c458 <__any_on+0x30>

0810c46a <_calloc_r>:
 810c46a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810c46c:	fba1 2402 	umull	r2, r4, r1, r2
 810c470:	b94c      	cbnz	r4, 810c486 <_calloc_r+0x1c>
 810c472:	4611      	mov	r1, r2
 810c474:	9201      	str	r2, [sp, #4]
 810c476:	f000 f87b 	bl	810c570 <_malloc_r>
 810c47a:	9a01      	ldr	r2, [sp, #4]
 810c47c:	4605      	mov	r5, r0
 810c47e:	b930      	cbnz	r0, 810c48e <_calloc_r+0x24>
 810c480:	4628      	mov	r0, r5
 810c482:	b003      	add	sp, #12
 810c484:	bd30      	pop	{r4, r5, pc}
 810c486:	220c      	movs	r2, #12
 810c488:	6002      	str	r2, [r0, #0]
 810c48a:	2500      	movs	r5, #0
 810c48c:	e7f8      	b.n	810c480 <_calloc_r+0x16>
 810c48e:	4621      	mov	r1, r4
 810c490:	f7fc f854 	bl	810853c <memset>
 810c494:	e7f4      	b.n	810c480 <_calloc_r+0x16>
	...

0810c498 <_free_r>:
 810c498:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810c49a:	2900      	cmp	r1, #0
 810c49c:	d044      	beq.n	810c528 <_free_r+0x90>
 810c49e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810c4a2:	9001      	str	r0, [sp, #4]
 810c4a4:	2b00      	cmp	r3, #0
 810c4a6:	f1a1 0404 	sub.w	r4, r1, #4
 810c4aa:	bfb8      	it	lt
 810c4ac:	18e4      	addlt	r4, r4, r3
 810c4ae:	f000 fca7 	bl	810ce00 <__malloc_lock>
 810c4b2:	4a1e      	ldr	r2, [pc, #120]	; (810c52c <_free_r+0x94>)
 810c4b4:	9801      	ldr	r0, [sp, #4]
 810c4b6:	6813      	ldr	r3, [r2, #0]
 810c4b8:	b933      	cbnz	r3, 810c4c8 <_free_r+0x30>
 810c4ba:	6063      	str	r3, [r4, #4]
 810c4bc:	6014      	str	r4, [r2, #0]
 810c4be:	b003      	add	sp, #12
 810c4c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 810c4c4:	f000 bca2 	b.w	810ce0c <__malloc_unlock>
 810c4c8:	42a3      	cmp	r3, r4
 810c4ca:	d908      	bls.n	810c4de <_free_r+0x46>
 810c4cc:	6825      	ldr	r5, [r4, #0]
 810c4ce:	1961      	adds	r1, r4, r5
 810c4d0:	428b      	cmp	r3, r1
 810c4d2:	bf01      	itttt	eq
 810c4d4:	6819      	ldreq	r1, [r3, #0]
 810c4d6:	685b      	ldreq	r3, [r3, #4]
 810c4d8:	1949      	addeq	r1, r1, r5
 810c4da:	6021      	streq	r1, [r4, #0]
 810c4dc:	e7ed      	b.n	810c4ba <_free_r+0x22>
 810c4de:	461a      	mov	r2, r3
 810c4e0:	685b      	ldr	r3, [r3, #4]
 810c4e2:	b10b      	cbz	r3, 810c4e8 <_free_r+0x50>
 810c4e4:	42a3      	cmp	r3, r4
 810c4e6:	d9fa      	bls.n	810c4de <_free_r+0x46>
 810c4e8:	6811      	ldr	r1, [r2, #0]
 810c4ea:	1855      	adds	r5, r2, r1
 810c4ec:	42a5      	cmp	r5, r4
 810c4ee:	d10b      	bne.n	810c508 <_free_r+0x70>
 810c4f0:	6824      	ldr	r4, [r4, #0]
 810c4f2:	4421      	add	r1, r4
 810c4f4:	1854      	adds	r4, r2, r1
 810c4f6:	42a3      	cmp	r3, r4
 810c4f8:	6011      	str	r1, [r2, #0]
 810c4fa:	d1e0      	bne.n	810c4be <_free_r+0x26>
 810c4fc:	681c      	ldr	r4, [r3, #0]
 810c4fe:	685b      	ldr	r3, [r3, #4]
 810c500:	6053      	str	r3, [r2, #4]
 810c502:	4421      	add	r1, r4
 810c504:	6011      	str	r1, [r2, #0]
 810c506:	e7da      	b.n	810c4be <_free_r+0x26>
 810c508:	d902      	bls.n	810c510 <_free_r+0x78>
 810c50a:	230c      	movs	r3, #12
 810c50c:	6003      	str	r3, [r0, #0]
 810c50e:	e7d6      	b.n	810c4be <_free_r+0x26>
 810c510:	6825      	ldr	r5, [r4, #0]
 810c512:	1961      	adds	r1, r4, r5
 810c514:	428b      	cmp	r3, r1
 810c516:	bf04      	itt	eq
 810c518:	6819      	ldreq	r1, [r3, #0]
 810c51a:	685b      	ldreq	r3, [r3, #4]
 810c51c:	6063      	str	r3, [r4, #4]
 810c51e:	bf04      	itt	eq
 810c520:	1949      	addeq	r1, r1, r5
 810c522:	6021      	streq	r1, [r4, #0]
 810c524:	6054      	str	r4, [r2, #4]
 810c526:	e7ca      	b.n	810c4be <_free_r+0x26>
 810c528:	b003      	add	sp, #12
 810c52a:	bd30      	pop	{r4, r5, pc}
 810c52c:	1000035c 	.word	0x1000035c

0810c530 <sbrk_aligned>:
 810c530:	b570      	push	{r4, r5, r6, lr}
 810c532:	4e0e      	ldr	r6, [pc, #56]	; (810c56c <sbrk_aligned+0x3c>)
 810c534:	460c      	mov	r4, r1
 810c536:	6831      	ldr	r1, [r6, #0]
 810c538:	4605      	mov	r5, r0
 810c53a:	b911      	cbnz	r1, 810c542 <sbrk_aligned+0x12>
 810c53c:	f000 fb4c 	bl	810cbd8 <_sbrk_r>
 810c540:	6030      	str	r0, [r6, #0]
 810c542:	4621      	mov	r1, r4
 810c544:	4628      	mov	r0, r5
 810c546:	f000 fb47 	bl	810cbd8 <_sbrk_r>
 810c54a:	1c43      	adds	r3, r0, #1
 810c54c:	d00a      	beq.n	810c564 <sbrk_aligned+0x34>
 810c54e:	1cc4      	adds	r4, r0, #3
 810c550:	f024 0403 	bic.w	r4, r4, #3
 810c554:	42a0      	cmp	r0, r4
 810c556:	d007      	beq.n	810c568 <sbrk_aligned+0x38>
 810c558:	1a21      	subs	r1, r4, r0
 810c55a:	4628      	mov	r0, r5
 810c55c:	f000 fb3c 	bl	810cbd8 <_sbrk_r>
 810c560:	3001      	adds	r0, #1
 810c562:	d101      	bne.n	810c568 <sbrk_aligned+0x38>
 810c564:	f04f 34ff 	mov.w	r4, #4294967295
 810c568:	4620      	mov	r0, r4
 810c56a:	bd70      	pop	{r4, r5, r6, pc}
 810c56c:	10000360 	.word	0x10000360

0810c570 <_malloc_r>:
 810c570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810c574:	1ccd      	adds	r5, r1, #3
 810c576:	f025 0503 	bic.w	r5, r5, #3
 810c57a:	3508      	adds	r5, #8
 810c57c:	2d0c      	cmp	r5, #12
 810c57e:	bf38      	it	cc
 810c580:	250c      	movcc	r5, #12
 810c582:	2d00      	cmp	r5, #0
 810c584:	4607      	mov	r7, r0
 810c586:	db01      	blt.n	810c58c <_malloc_r+0x1c>
 810c588:	42a9      	cmp	r1, r5
 810c58a:	d905      	bls.n	810c598 <_malloc_r+0x28>
 810c58c:	230c      	movs	r3, #12
 810c58e:	603b      	str	r3, [r7, #0]
 810c590:	2600      	movs	r6, #0
 810c592:	4630      	mov	r0, r6
 810c594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810c598:	4e2e      	ldr	r6, [pc, #184]	; (810c654 <_malloc_r+0xe4>)
 810c59a:	f000 fc31 	bl	810ce00 <__malloc_lock>
 810c59e:	6833      	ldr	r3, [r6, #0]
 810c5a0:	461c      	mov	r4, r3
 810c5a2:	bb34      	cbnz	r4, 810c5f2 <_malloc_r+0x82>
 810c5a4:	4629      	mov	r1, r5
 810c5a6:	4638      	mov	r0, r7
 810c5a8:	f7ff ffc2 	bl	810c530 <sbrk_aligned>
 810c5ac:	1c43      	adds	r3, r0, #1
 810c5ae:	4604      	mov	r4, r0
 810c5b0:	d14d      	bne.n	810c64e <_malloc_r+0xde>
 810c5b2:	6834      	ldr	r4, [r6, #0]
 810c5b4:	4626      	mov	r6, r4
 810c5b6:	2e00      	cmp	r6, #0
 810c5b8:	d140      	bne.n	810c63c <_malloc_r+0xcc>
 810c5ba:	6823      	ldr	r3, [r4, #0]
 810c5bc:	4631      	mov	r1, r6
 810c5be:	4638      	mov	r0, r7
 810c5c0:	eb04 0803 	add.w	r8, r4, r3
 810c5c4:	f000 fb08 	bl	810cbd8 <_sbrk_r>
 810c5c8:	4580      	cmp	r8, r0
 810c5ca:	d13a      	bne.n	810c642 <_malloc_r+0xd2>
 810c5cc:	6821      	ldr	r1, [r4, #0]
 810c5ce:	3503      	adds	r5, #3
 810c5d0:	1a6d      	subs	r5, r5, r1
 810c5d2:	f025 0503 	bic.w	r5, r5, #3
 810c5d6:	3508      	adds	r5, #8
 810c5d8:	2d0c      	cmp	r5, #12
 810c5da:	bf38      	it	cc
 810c5dc:	250c      	movcc	r5, #12
 810c5de:	4629      	mov	r1, r5
 810c5e0:	4638      	mov	r0, r7
 810c5e2:	f7ff ffa5 	bl	810c530 <sbrk_aligned>
 810c5e6:	3001      	adds	r0, #1
 810c5e8:	d02b      	beq.n	810c642 <_malloc_r+0xd2>
 810c5ea:	6823      	ldr	r3, [r4, #0]
 810c5ec:	442b      	add	r3, r5
 810c5ee:	6023      	str	r3, [r4, #0]
 810c5f0:	e00e      	b.n	810c610 <_malloc_r+0xa0>
 810c5f2:	6822      	ldr	r2, [r4, #0]
 810c5f4:	1b52      	subs	r2, r2, r5
 810c5f6:	d41e      	bmi.n	810c636 <_malloc_r+0xc6>
 810c5f8:	2a0b      	cmp	r2, #11
 810c5fa:	d916      	bls.n	810c62a <_malloc_r+0xba>
 810c5fc:	1961      	adds	r1, r4, r5
 810c5fe:	42a3      	cmp	r3, r4
 810c600:	6025      	str	r5, [r4, #0]
 810c602:	bf18      	it	ne
 810c604:	6059      	strne	r1, [r3, #4]
 810c606:	6863      	ldr	r3, [r4, #4]
 810c608:	bf08      	it	eq
 810c60a:	6031      	streq	r1, [r6, #0]
 810c60c:	5162      	str	r2, [r4, r5]
 810c60e:	604b      	str	r3, [r1, #4]
 810c610:	4638      	mov	r0, r7
 810c612:	f104 060b 	add.w	r6, r4, #11
 810c616:	f000 fbf9 	bl	810ce0c <__malloc_unlock>
 810c61a:	f026 0607 	bic.w	r6, r6, #7
 810c61e:	1d23      	adds	r3, r4, #4
 810c620:	1af2      	subs	r2, r6, r3
 810c622:	d0b6      	beq.n	810c592 <_malloc_r+0x22>
 810c624:	1b9b      	subs	r3, r3, r6
 810c626:	50a3      	str	r3, [r4, r2]
 810c628:	e7b3      	b.n	810c592 <_malloc_r+0x22>
 810c62a:	6862      	ldr	r2, [r4, #4]
 810c62c:	42a3      	cmp	r3, r4
 810c62e:	bf0c      	ite	eq
 810c630:	6032      	streq	r2, [r6, #0]
 810c632:	605a      	strne	r2, [r3, #4]
 810c634:	e7ec      	b.n	810c610 <_malloc_r+0xa0>
 810c636:	4623      	mov	r3, r4
 810c638:	6864      	ldr	r4, [r4, #4]
 810c63a:	e7b2      	b.n	810c5a2 <_malloc_r+0x32>
 810c63c:	4634      	mov	r4, r6
 810c63e:	6876      	ldr	r6, [r6, #4]
 810c640:	e7b9      	b.n	810c5b6 <_malloc_r+0x46>
 810c642:	230c      	movs	r3, #12
 810c644:	603b      	str	r3, [r7, #0]
 810c646:	4638      	mov	r0, r7
 810c648:	f000 fbe0 	bl	810ce0c <__malloc_unlock>
 810c64c:	e7a1      	b.n	810c592 <_malloc_r+0x22>
 810c64e:	6025      	str	r5, [r4, #0]
 810c650:	e7de      	b.n	810c610 <_malloc_r+0xa0>
 810c652:	bf00      	nop
 810c654:	1000035c 	.word	0x1000035c

0810c658 <__ssputs_r>:
 810c658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810c65c:	688e      	ldr	r6, [r1, #8]
 810c65e:	429e      	cmp	r6, r3
 810c660:	4682      	mov	sl, r0
 810c662:	460c      	mov	r4, r1
 810c664:	4690      	mov	r8, r2
 810c666:	461f      	mov	r7, r3
 810c668:	d838      	bhi.n	810c6dc <__ssputs_r+0x84>
 810c66a:	898a      	ldrh	r2, [r1, #12]
 810c66c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 810c670:	d032      	beq.n	810c6d8 <__ssputs_r+0x80>
 810c672:	6825      	ldr	r5, [r4, #0]
 810c674:	6909      	ldr	r1, [r1, #16]
 810c676:	eba5 0901 	sub.w	r9, r5, r1
 810c67a:	6965      	ldr	r5, [r4, #20]
 810c67c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 810c680:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 810c684:	3301      	adds	r3, #1
 810c686:	444b      	add	r3, r9
 810c688:	106d      	asrs	r5, r5, #1
 810c68a:	429d      	cmp	r5, r3
 810c68c:	bf38      	it	cc
 810c68e:	461d      	movcc	r5, r3
 810c690:	0553      	lsls	r3, r2, #21
 810c692:	d531      	bpl.n	810c6f8 <__ssputs_r+0xa0>
 810c694:	4629      	mov	r1, r5
 810c696:	f7ff ff6b 	bl	810c570 <_malloc_r>
 810c69a:	4606      	mov	r6, r0
 810c69c:	b950      	cbnz	r0, 810c6b4 <__ssputs_r+0x5c>
 810c69e:	230c      	movs	r3, #12
 810c6a0:	f8ca 3000 	str.w	r3, [sl]
 810c6a4:	89a3      	ldrh	r3, [r4, #12]
 810c6a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810c6aa:	81a3      	strh	r3, [r4, #12]
 810c6ac:	f04f 30ff 	mov.w	r0, #4294967295
 810c6b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810c6b4:	6921      	ldr	r1, [r4, #16]
 810c6b6:	464a      	mov	r2, r9
 810c6b8:	f7ff fa08 	bl	810bacc <memcpy>
 810c6bc:	89a3      	ldrh	r3, [r4, #12]
 810c6be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 810c6c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810c6c6:	81a3      	strh	r3, [r4, #12]
 810c6c8:	6126      	str	r6, [r4, #16]
 810c6ca:	6165      	str	r5, [r4, #20]
 810c6cc:	444e      	add	r6, r9
 810c6ce:	eba5 0509 	sub.w	r5, r5, r9
 810c6d2:	6026      	str	r6, [r4, #0]
 810c6d4:	60a5      	str	r5, [r4, #8]
 810c6d6:	463e      	mov	r6, r7
 810c6d8:	42be      	cmp	r6, r7
 810c6da:	d900      	bls.n	810c6de <__ssputs_r+0x86>
 810c6dc:	463e      	mov	r6, r7
 810c6de:	6820      	ldr	r0, [r4, #0]
 810c6e0:	4632      	mov	r2, r6
 810c6e2:	4641      	mov	r1, r8
 810c6e4:	f000 fb72 	bl	810cdcc <memmove>
 810c6e8:	68a3      	ldr	r3, [r4, #8]
 810c6ea:	1b9b      	subs	r3, r3, r6
 810c6ec:	60a3      	str	r3, [r4, #8]
 810c6ee:	6823      	ldr	r3, [r4, #0]
 810c6f0:	4433      	add	r3, r6
 810c6f2:	6023      	str	r3, [r4, #0]
 810c6f4:	2000      	movs	r0, #0
 810c6f6:	e7db      	b.n	810c6b0 <__ssputs_r+0x58>
 810c6f8:	462a      	mov	r2, r5
 810c6fa:	f000 fb8d 	bl	810ce18 <_realloc_r>
 810c6fe:	4606      	mov	r6, r0
 810c700:	2800      	cmp	r0, #0
 810c702:	d1e1      	bne.n	810c6c8 <__ssputs_r+0x70>
 810c704:	6921      	ldr	r1, [r4, #16]
 810c706:	4650      	mov	r0, sl
 810c708:	f7ff fec6 	bl	810c498 <_free_r>
 810c70c:	e7c7      	b.n	810c69e <__ssputs_r+0x46>
	...

0810c710 <_svfiprintf_r>:
 810c710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c714:	4698      	mov	r8, r3
 810c716:	898b      	ldrh	r3, [r1, #12]
 810c718:	061b      	lsls	r3, r3, #24
 810c71a:	b09d      	sub	sp, #116	; 0x74
 810c71c:	4607      	mov	r7, r0
 810c71e:	460d      	mov	r5, r1
 810c720:	4614      	mov	r4, r2
 810c722:	d50e      	bpl.n	810c742 <_svfiprintf_r+0x32>
 810c724:	690b      	ldr	r3, [r1, #16]
 810c726:	b963      	cbnz	r3, 810c742 <_svfiprintf_r+0x32>
 810c728:	2140      	movs	r1, #64	; 0x40
 810c72a:	f7ff ff21 	bl	810c570 <_malloc_r>
 810c72e:	6028      	str	r0, [r5, #0]
 810c730:	6128      	str	r0, [r5, #16]
 810c732:	b920      	cbnz	r0, 810c73e <_svfiprintf_r+0x2e>
 810c734:	230c      	movs	r3, #12
 810c736:	603b      	str	r3, [r7, #0]
 810c738:	f04f 30ff 	mov.w	r0, #4294967295
 810c73c:	e0d1      	b.n	810c8e2 <_svfiprintf_r+0x1d2>
 810c73e:	2340      	movs	r3, #64	; 0x40
 810c740:	616b      	str	r3, [r5, #20]
 810c742:	2300      	movs	r3, #0
 810c744:	9309      	str	r3, [sp, #36]	; 0x24
 810c746:	2320      	movs	r3, #32
 810c748:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810c74c:	f8cd 800c 	str.w	r8, [sp, #12]
 810c750:	2330      	movs	r3, #48	; 0x30
 810c752:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 810c8fc <_svfiprintf_r+0x1ec>
 810c756:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810c75a:	f04f 0901 	mov.w	r9, #1
 810c75e:	4623      	mov	r3, r4
 810c760:	469a      	mov	sl, r3
 810c762:	f813 2b01 	ldrb.w	r2, [r3], #1
 810c766:	b10a      	cbz	r2, 810c76c <_svfiprintf_r+0x5c>
 810c768:	2a25      	cmp	r2, #37	; 0x25
 810c76a:	d1f9      	bne.n	810c760 <_svfiprintf_r+0x50>
 810c76c:	ebba 0b04 	subs.w	fp, sl, r4
 810c770:	d00b      	beq.n	810c78a <_svfiprintf_r+0x7a>
 810c772:	465b      	mov	r3, fp
 810c774:	4622      	mov	r2, r4
 810c776:	4629      	mov	r1, r5
 810c778:	4638      	mov	r0, r7
 810c77a:	f7ff ff6d 	bl	810c658 <__ssputs_r>
 810c77e:	3001      	adds	r0, #1
 810c780:	f000 80aa 	beq.w	810c8d8 <_svfiprintf_r+0x1c8>
 810c784:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810c786:	445a      	add	r2, fp
 810c788:	9209      	str	r2, [sp, #36]	; 0x24
 810c78a:	f89a 3000 	ldrb.w	r3, [sl]
 810c78e:	2b00      	cmp	r3, #0
 810c790:	f000 80a2 	beq.w	810c8d8 <_svfiprintf_r+0x1c8>
 810c794:	2300      	movs	r3, #0
 810c796:	f04f 32ff 	mov.w	r2, #4294967295
 810c79a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810c79e:	f10a 0a01 	add.w	sl, sl, #1
 810c7a2:	9304      	str	r3, [sp, #16]
 810c7a4:	9307      	str	r3, [sp, #28]
 810c7a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810c7aa:	931a      	str	r3, [sp, #104]	; 0x68
 810c7ac:	4654      	mov	r4, sl
 810c7ae:	2205      	movs	r2, #5
 810c7b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 810c7b4:	4851      	ldr	r0, [pc, #324]	; (810c8fc <_svfiprintf_r+0x1ec>)
 810c7b6:	f7f3 fd9b 	bl	81002f0 <memchr>
 810c7ba:	9a04      	ldr	r2, [sp, #16]
 810c7bc:	b9d8      	cbnz	r0, 810c7f6 <_svfiprintf_r+0xe6>
 810c7be:	06d0      	lsls	r0, r2, #27
 810c7c0:	bf44      	itt	mi
 810c7c2:	2320      	movmi	r3, #32
 810c7c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810c7c8:	0711      	lsls	r1, r2, #28
 810c7ca:	bf44      	itt	mi
 810c7cc:	232b      	movmi	r3, #43	; 0x2b
 810c7ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810c7d2:	f89a 3000 	ldrb.w	r3, [sl]
 810c7d6:	2b2a      	cmp	r3, #42	; 0x2a
 810c7d8:	d015      	beq.n	810c806 <_svfiprintf_r+0xf6>
 810c7da:	9a07      	ldr	r2, [sp, #28]
 810c7dc:	4654      	mov	r4, sl
 810c7de:	2000      	movs	r0, #0
 810c7e0:	f04f 0c0a 	mov.w	ip, #10
 810c7e4:	4621      	mov	r1, r4
 810c7e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 810c7ea:	3b30      	subs	r3, #48	; 0x30
 810c7ec:	2b09      	cmp	r3, #9
 810c7ee:	d94e      	bls.n	810c88e <_svfiprintf_r+0x17e>
 810c7f0:	b1b0      	cbz	r0, 810c820 <_svfiprintf_r+0x110>
 810c7f2:	9207      	str	r2, [sp, #28]
 810c7f4:	e014      	b.n	810c820 <_svfiprintf_r+0x110>
 810c7f6:	eba0 0308 	sub.w	r3, r0, r8
 810c7fa:	fa09 f303 	lsl.w	r3, r9, r3
 810c7fe:	4313      	orrs	r3, r2
 810c800:	9304      	str	r3, [sp, #16]
 810c802:	46a2      	mov	sl, r4
 810c804:	e7d2      	b.n	810c7ac <_svfiprintf_r+0x9c>
 810c806:	9b03      	ldr	r3, [sp, #12]
 810c808:	1d19      	adds	r1, r3, #4
 810c80a:	681b      	ldr	r3, [r3, #0]
 810c80c:	9103      	str	r1, [sp, #12]
 810c80e:	2b00      	cmp	r3, #0
 810c810:	bfbb      	ittet	lt
 810c812:	425b      	neglt	r3, r3
 810c814:	f042 0202 	orrlt.w	r2, r2, #2
 810c818:	9307      	strge	r3, [sp, #28]
 810c81a:	9307      	strlt	r3, [sp, #28]
 810c81c:	bfb8      	it	lt
 810c81e:	9204      	strlt	r2, [sp, #16]
 810c820:	7823      	ldrb	r3, [r4, #0]
 810c822:	2b2e      	cmp	r3, #46	; 0x2e
 810c824:	d10c      	bne.n	810c840 <_svfiprintf_r+0x130>
 810c826:	7863      	ldrb	r3, [r4, #1]
 810c828:	2b2a      	cmp	r3, #42	; 0x2a
 810c82a:	d135      	bne.n	810c898 <_svfiprintf_r+0x188>
 810c82c:	9b03      	ldr	r3, [sp, #12]
 810c82e:	1d1a      	adds	r2, r3, #4
 810c830:	681b      	ldr	r3, [r3, #0]
 810c832:	9203      	str	r2, [sp, #12]
 810c834:	2b00      	cmp	r3, #0
 810c836:	bfb8      	it	lt
 810c838:	f04f 33ff 	movlt.w	r3, #4294967295
 810c83c:	3402      	adds	r4, #2
 810c83e:	9305      	str	r3, [sp, #20]
 810c840:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 810c90c <_svfiprintf_r+0x1fc>
 810c844:	7821      	ldrb	r1, [r4, #0]
 810c846:	2203      	movs	r2, #3
 810c848:	4650      	mov	r0, sl
 810c84a:	f7f3 fd51 	bl	81002f0 <memchr>
 810c84e:	b140      	cbz	r0, 810c862 <_svfiprintf_r+0x152>
 810c850:	2340      	movs	r3, #64	; 0x40
 810c852:	eba0 000a 	sub.w	r0, r0, sl
 810c856:	fa03 f000 	lsl.w	r0, r3, r0
 810c85a:	9b04      	ldr	r3, [sp, #16]
 810c85c:	4303      	orrs	r3, r0
 810c85e:	3401      	adds	r4, #1
 810c860:	9304      	str	r3, [sp, #16]
 810c862:	f814 1b01 	ldrb.w	r1, [r4], #1
 810c866:	4826      	ldr	r0, [pc, #152]	; (810c900 <_svfiprintf_r+0x1f0>)
 810c868:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810c86c:	2206      	movs	r2, #6
 810c86e:	f7f3 fd3f 	bl	81002f0 <memchr>
 810c872:	2800      	cmp	r0, #0
 810c874:	d038      	beq.n	810c8e8 <_svfiprintf_r+0x1d8>
 810c876:	4b23      	ldr	r3, [pc, #140]	; (810c904 <_svfiprintf_r+0x1f4>)
 810c878:	bb1b      	cbnz	r3, 810c8c2 <_svfiprintf_r+0x1b2>
 810c87a:	9b03      	ldr	r3, [sp, #12]
 810c87c:	3307      	adds	r3, #7
 810c87e:	f023 0307 	bic.w	r3, r3, #7
 810c882:	3308      	adds	r3, #8
 810c884:	9303      	str	r3, [sp, #12]
 810c886:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810c888:	4433      	add	r3, r6
 810c88a:	9309      	str	r3, [sp, #36]	; 0x24
 810c88c:	e767      	b.n	810c75e <_svfiprintf_r+0x4e>
 810c88e:	fb0c 3202 	mla	r2, ip, r2, r3
 810c892:	460c      	mov	r4, r1
 810c894:	2001      	movs	r0, #1
 810c896:	e7a5      	b.n	810c7e4 <_svfiprintf_r+0xd4>
 810c898:	2300      	movs	r3, #0
 810c89a:	3401      	adds	r4, #1
 810c89c:	9305      	str	r3, [sp, #20]
 810c89e:	4619      	mov	r1, r3
 810c8a0:	f04f 0c0a 	mov.w	ip, #10
 810c8a4:	4620      	mov	r0, r4
 810c8a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 810c8aa:	3a30      	subs	r2, #48	; 0x30
 810c8ac:	2a09      	cmp	r2, #9
 810c8ae:	d903      	bls.n	810c8b8 <_svfiprintf_r+0x1a8>
 810c8b0:	2b00      	cmp	r3, #0
 810c8b2:	d0c5      	beq.n	810c840 <_svfiprintf_r+0x130>
 810c8b4:	9105      	str	r1, [sp, #20]
 810c8b6:	e7c3      	b.n	810c840 <_svfiprintf_r+0x130>
 810c8b8:	fb0c 2101 	mla	r1, ip, r1, r2
 810c8bc:	4604      	mov	r4, r0
 810c8be:	2301      	movs	r3, #1
 810c8c0:	e7f0      	b.n	810c8a4 <_svfiprintf_r+0x194>
 810c8c2:	ab03      	add	r3, sp, #12
 810c8c4:	9300      	str	r3, [sp, #0]
 810c8c6:	462a      	mov	r2, r5
 810c8c8:	4b0f      	ldr	r3, [pc, #60]	; (810c908 <_svfiprintf_r+0x1f8>)
 810c8ca:	a904      	add	r1, sp, #16
 810c8cc:	4638      	mov	r0, r7
 810c8ce:	f7fb fedd 	bl	810868c <_printf_float>
 810c8d2:	1c42      	adds	r2, r0, #1
 810c8d4:	4606      	mov	r6, r0
 810c8d6:	d1d6      	bne.n	810c886 <_svfiprintf_r+0x176>
 810c8d8:	89ab      	ldrh	r3, [r5, #12]
 810c8da:	065b      	lsls	r3, r3, #25
 810c8dc:	f53f af2c 	bmi.w	810c738 <_svfiprintf_r+0x28>
 810c8e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 810c8e2:	b01d      	add	sp, #116	; 0x74
 810c8e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c8e8:	ab03      	add	r3, sp, #12
 810c8ea:	9300      	str	r3, [sp, #0]
 810c8ec:	462a      	mov	r2, r5
 810c8ee:	4b06      	ldr	r3, [pc, #24]	; (810c908 <_svfiprintf_r+0x1f8>)
 810c8f0:	a904      	add	r1, sp, #16
 810c8f2:	4638      	mov	r0, r7
 810c8f4:	f7fc f96e 	bl	8108bd4 <_printf_i>
 810c8f8:	e7eb      	b.n	810c8d2 <_svfiprintf_r+0x1c2>
 810c8fa:	bf00      	nop
 810c8fc:	0810d3fc 	.word	0x0810d3fc
 810c900:	0810d406 	.word	0x0810d406
 810c904:	0810868d 	.word	0x0810868d
 810c908:	0810c659 	.word	0x0810c659
 810c90c:	0810d402 	.word	0x0810d402

0810c910 <__sfputc_r>:
 810c910:	6893      	ldr	r3, [r2, #8]
 810c912:	3b01      	subs	r3, #1
 810c914:	2b00      	cmp	r3, #0
 810c916:	b410      	push	{r4}
 810c918:	6093      	str	r3, [r2, #8]
 810c91a:	da08      	bge.n	810c92e <__sfputc_r+0x1e>
 810c91c:	6994      	ldr	r4, [r2, #24]
 810c91e:	42a3      	cmp	r3, r4
 810c920:	db01      	blt.n	810c926 <__sfputc_r+0x16>
 810c922:	290a      	cmp	r1, #10
 810c924:	d103      	bne.n	810c92e <__sfputc_r+0x1e>
 810c926:	f85d 4b04 	ldr.w	r4, [sp], #4
 810c92a:	f7fd bbe9 	b.w	810a100 <__swbuf_r>
 810c92e:	6813      	ldr	r3, [r2, #0]
 810c930:	1c58      	adds	r0, r3, #1
 810c932:	6010      	str	r0, [r2, #0]
 810c934:	7019      	strb	r1, [r3, #0]
 810c936:	4608      	mov	r0, r1
 810c938:	f85d 4b04 	ldr.w	r4, [sp], #4
 810c93c:	4770      	bx	lr

0810c93e <__sfputs_r>:
 810c93e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810c940:	4606      	mov	r6, r0
 810c942:	460f      	mov	r7, r1
 810c944:	4614      	mov	r4, r2
 810c946:	18d5      	adds	r5, r2, r3
 810c948:	42ac      	cmp	r4, r5
 810c94a:	d101      	bne.n	810c950 <__sfputs_r+0x12>
 810c94c:	2000      	movs	r0, #0
 810c94e:	e007      	b.n	810c960 <__sfputs_r+0x22>
 810c950:	f814 1b01 	ldrb.w	r1, [r4], #1
 810c954:	463a      	mov	r2, r7
 810c956:	4630      	mov	r0, r6
 810c958:	f7ff ffda 	bl	810c910 <__sfputc_r>
 810c95c:	1c43      	adds	r3, r0, #1
 810c95e:	d1f3      	bne.n	810c948 <__sfputs_r+0xa>
 810c960:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810c964 <_vfiprintf_r>:
 810c964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c968:	460d      	mov	r5, r1
 810c96a:	b09d      	sub	sp, #116	; 0x74
 810c96c:	4614      	mov	r4, r2
 810c96e:	4698      	mov	r8, r3
 810c970:	4606      	mov	r6, r0
 810c972:	b118      	cbz	r0, 810c97c <_vfiprintf_r+0x18>
 810c974:	6983      	ldr	r3, [r0, #24]
 810c976:	b90b      	cbnz	r3, 810c97c <_vfiprintf_r+0x18>
 810c978:	f7fe fc16 	bl	810b1a8 <__sinit>
 810c97c:	4b89      	ldr	r3, [pc, #548]	; (810cba4 <_vfiprintf_r+0x240>)
 810c97e:	429d      	cmp	r5, r3
 810c980:	d11b      	bne.n	810c9ba <_vfiprintf_r+0x56>
 810c982:	6875      	ldr	r5, [r6, #4]
 810c984:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810c986:	07d9      	lsls	r1, r3, #31
 810c988:	d405      	bmi.n	810c996 <_vfiprintf_r+0x32>
 810c98a:	89ab      	ldrh	r3, [r5, #12]
 810c98c:	059a      	lsls	r2, r3, #22
 810c98e:	d402      	bmi.n	810c996 <_vfiprintf_r+0x32>
 810c990:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810c992:	f7ff f81a 	bl	810b9ca <__retarget_lock_acquire_recursive>
 810c996:	89ab      	ldrh	r3, [r5, #12]
 810c998:	071b      	lsls	r3, r3, #28
 810c99a:	d501      	bpl.n	810c9a0 <_vfiprintf_r+0x3c>
 810c99c:	692b      	ldr	r3, [r5, #16]
 810c99e:	b9eb      	cbnz	r3, 810c9dc <_vfiprintf_r+0x78>
 810c9a0:	4629      	mov	r1, r5
 810c9a2:	4630      	mov	r0, r6
 810c9a4:	f7fd fbfe 	bl	810a1a4 <__swsetup_r>
 810c9a8:	b1c0      	cbz	r0, 810c9dc <_vfiprintf_r+0x78>
 810c9aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810c9ac:	07dc      	lsls	r4, r3, #31
 810c9ae:	d50e      	bpl.n	810c9ce <_vfiprintf_r+0x6a>
 810c9b0:	f04f 30ff 	mov.w	r0, #4294967295
 810c9b4:	b01d      	add	sp, #116	; 0x74
 810c9b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c9ba:	4b7b      	ldr	r3, [pc, #492]	; (810cba8 <_vfiprintf_r+0x244>)
 810c9bc:	429d      	cmp	r5, r3
 810c9be:	d101      	bne.n	810c9c4 <_vfiprintf_r+0x60>
 810c9c0:	68b5      	ldr	r5, [r6, #8]
 810c9c2:	e7df      	b.n	810c984 <_vfiprintf_r+0x20>
 810c9c4:	4b79      	ldr	r3, [pc, #484]	; (810cbac <_vfiprintf_r+0x248>)
 810c9c6:	429d      	cmp	r5, r3
 810c9c8:	bf08      	it	eq
 810c9ca:	68f5      	ldreq	r5, [r6, #12]
 810c9cc:	e7da      	b.n	810c984 <_vfiprintf_r+0x20>
 810c9ce:	89ab      	ldrh	r3, [r5, #12]
 810c9d0:	0598      	lsls	r0, r3, #22
 810c9d2:	d4ed      	bmi.n	810c9b0 <_vfiprintf_r+0x4c>
 810c9d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810c9d6:	f7fe fff9 	bl	810b9cc <__retarget_lock_release_recursive>
 810c9da:	e7e9      	b.n	810c9b0 <_vfiprintf_r+0x4c>
 810c9dc:	2300      	movs	r3, #0
 810c9de:	9309      	str	r3, [sp, #36]	; 0x24
 810c9e0:	2320      	movs	r3, #32
 810c9e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810c9e6:	f8cd 800c 	str.w	r8, [sp, #12]
 810c9ea:	2330      	movs	r3, #48	; 0x30
 810c9ec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 810cbb0 <_vfiprintf_r+0x24c>
 810c9f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810c9f4:	f04f 0901 	mov.w	r9, #1
 810c9f8:	4623      	mov	r3, r4
 810c9fa:	469a      	mov	sl, r3
 810c9fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 810ca00:	b10a      	cbz	r2, 810ca06 <_vfiprintf_r+0xa2>
 810ca02:	2a25      	cmp	r2, #37	; 0x25
 810ca04:	d1f9      	bne.n	810c9fa <_vfiprintf_r+0x96>
 810ca06:	ebba 0b04 	subs.w	fp, sl, r4
 810ca0a:	d00b      	beq.n	810ca24 <_vfiprintf_r+0xc0>
 810ca0c:	465b      	mov	r3, fp
 810ca0e:	4622      	mov	r2, r4
 810ca10:	4629      	mov	r1, r5
 810ca12:	4630      	mov	r0, r6
 810ca14:	f7ff ff93 	bl	810c93e <__sfputs_r>
 810ca18:	3001      	adds	r0, #1
 810ca1a:	f000 80aa 	beq.w	810cb72 <_vfiprintf_r+0x20e>
 810ca1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810ca20:	445a      	add	r2, fp
 810ca22:	9209      	str	r2, [sp, #36]	; 0x24
 810ca24:	f89a 3000 	ldrb.w	r3, [sl]
 810ca28:	2b00      	cmp	r3, #0
 810ca2a:	f000 80a2 	beq.w	810cb72 <_vfiprintf_r+0x20e>
 810ca2e:	2300      	movs	r3, #0
 810ca30:	f04f 32ff 	mov.w	r2, #4294967295
 810ca34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810ca38:	f10a 0a01 	add.w	sl, sl, #1
 810ca3c:	9304      	str	r3, [sp, #16]
 810ca3e:	9307      	str	r3, [sp, #28]
 810ca40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810ca44:	931a      	str	r3, [sp, #104]	; 0x68
 810ca46:	4654      	mov	r4, sl
 810ca48:	2205      	movs	r2, #5
 810ca4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 810ca4e:	4858      	ldr	r0, [pc, #352]	; (810cbb0 <_vfiprintf_r+0x24c>)
 810ca50:	f7f3 fc4e 	bl	81002f0 <memchr>
 810ca54:	9a04      	ldr	r2, [sp, #16]
 810ca56:	b9d8      	cbnz	r0, 810ca90 <_vfiprintf_r+0x12c>
 810ca58:	06d1      	lsls	r1, r2, #27
 810ca5a:	bf44      	itt	mi
 810ca5c:	2320      	movmi	r3, #32
 810ca5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810ca62:	0713      	lsls	r3, r2, #28
 810ca64:	bf44      	itt	mi
 810ca66:	232b      	movmi	r3, #43	; 0x2b
 810ca68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810ca6c:	f89a 3000 	ldrb.w	r3, [sl]
 810ca70:	2b2a      	cmp	r3, #42	; 0x2a
 810ca72:	d015      	beq.n	810caa0 <_vfiprintf_r+0x13c>
 810ca74:	9a07      	ldr	r2, [sp, #28]
 810ca76:	4654      	mov	r4, sl
 810ca78:	2000      	movs	r0, #0
 810ca7a:	f04f 0c0a 	mov.w	ip, #10
 810ca7e:	4621      	mov	r1, r4
 810ca80:	f811 3b01 	ldrb.w	r3, [r1], #1
 810ca84:	3b30      	subs	r3, #48	; 0x30
 810ca86:	2b09      	cmp	r3, #9
 810ca88:	d94e      	bls.n	810cb28 <_vfiprintf_r+0x1c4>
 810ca8a:	b1b0      	cbz	r0, 810caba <_vfiprintf_r+0x156>
 810ca8c:	9207      	str	r2, [sp, #28]
 810ca8e:	e014      	b.n	810caba <_vfiprintf_r+0x156>
 810ca90:	eba0 0308 	sub.w	r3, r0, r8
 810ca94:	fa09 f303 	lsl.w	r3, r9, r3
 810ca98:	4313      	orrs	r3, r2
 810ca9a:	9304      	str	r3, [sp, #16]
 810ca9c:	46a2      	mov	sl, r4
 810ca9e:	e7d2      	b.n	810ca46 <_vfiprintf_r+0xe2>
 810caa0:	9b03      	ldr	r3, [sp, #12]
 810caa2:	1d19      	adds	r1, r3, #4
 810caa4:	681b      	ldr	r3, [r3, #0]
 810caa6:	9103      	str	r1, [sp, #12]
 810caa8:	2b00      	cmp	r3, #0
 810caaa:	bfbb      	ittet	lt
 810caac:	425b      	neglt	r3, r3
 810caae:	f042 0202 	orrlt.w	r2, r2, #2
 810cab2:	9307      	strge	r3, [sp, #28]
 810cab4:	9307      	strlt	r3, [sp, #28]
 810cab6:	bfb8      	it	lt
 810cab8:	9204      	strlt	r2, [sp, #16]
 810caba:	7823      	ldrb	r3, [r4, #0]
 810cabc:	2b2e      	cmp	r3, #46	; 0x2e
 810cabe:	d10c      	bne.n	810cada <_vfiprintf_r+0x176>
 810cac0:	7863      	ldrb	r3, [r4, #1]
 810cac2:	2b2a      	cmp	r3, #42	; 0x2a
 810cac4:	d135      	bne.n	810cb32 <_vfiprintf_r+0x1ce>
 810cac6:	9b03      	ldr	r3, [sp, #12]
 810cac8:	1d1a      	adds	r2, r3, #4
 810caca:	681b      	ldr	r3, [r3, #0]
 810cacc:	9203      	str	r2, [sp, #12]
 810cace:	2b00      	cmp	r3, #0
 810cad0:	bfb8      	it	lt
 810cad2:	f04f 33ff 	movlt.w	r3, #4294967295
 810cad6:	3402      	adds	r4, #2
 810cad8:	9305      	str	r3, [sp, #20]
 810cada:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 810cbc0 <_vfiprintf_r+0x25c>
 810cade:	7821      	ldrb	r1, [r4, #0]
 810cae0:	2203      	movs	r2, #3
 810cae2:	4650      	mov	r0, sl
 810cae4:	f7f3 fc04 	bl	81002f0 <memchr>
 810cae8:	b140      	cbz	r0, 810cafc <_vfiprintf_r+0x198>
 810caea:	2340      	movs	r3, #64	; 0x40
 810caec:	eba0 000a 	sub.w	r0, r0, sl
 810caf0:	fa03 f000 	lsl.w	r0, r3, r0
 810caf4:	9b04      	ldr	r3, [sp, #16]
 810caf6:	4303      	orrs	r3, r0
 810caf8:	3401      	adds	r4, #1
 810cafa:	9304      	str	r3, [sp, #16]
 810cafc:	f814 1b01 	ldrb.w	r1, [r4], #1
 810cb00:	482c      	ldr	r0, [pc, #176]	; (810cbb4 <_vfiprintf_r+0x250>)
 810cb02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810cb06:	2206      	movs	r2, #6
 810cb08:	f7f3 fbf2 	bl	81002f0 <memchr>
 810cb0c:	2800      	cmp	r0, #0
 810cb0e:	d03f      	beq.n	810cb90 <_vfiprintf_r+0x22c>
 810cb10:	4b29      	ldr	r3, [pc, #164]	; (810cbb8 <_vfiprintf_r+0x254>)
 810cb12:	bb1b      	cbnz	r3, 810cb5c <_vfiprintf_r+0x1f8>
 810cb14:	9b03      	ldr	r3, [sp, #12]
 810cb16:	3307      	adds	r3, #7
 810cb18:	f023 0307 	bic.w	r3, r3, #7
 810cb1c:	3308      	adds	r3, #8
 810cb1e:	9303      	str	r3, [sp, #12]
 810cb20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810cb22:	443b      	add	r3, r7
 810cb24:	9309      	str	r3, [sp, #36]	; 0x24
 810cb26:	e767      	b.n	810c9f8 <_vfiprintf_r+0x94>
 810cb28:	fb0c 3202 	mla	r2, ip, r2, r3
 810cb2c:	460c      	mov	r4, r1
 810cb2e:	2001      	movs	r0, #1
 810cb30:	e7a5      	b.n	810ca7e <_vfiprintf_r+0x11a>
 810cb32:	2300      	movs	r3, #0
 810cb34:	3401      	adds	r4, #1
 810cb36:	9305      	str	r3, [sp, #20]
 810cb38:	4619      	mov	r1, r3
 810cb3a:	f04f 0c0a 	mov.w	ip, #10
 810cb3e:	4620      	mov	r0, r4
 810cb40:	f810 2b01 	ldrb.w	r2, [r0], #1
 810cb44:	3a30      	subs	r2, #48	; 0x30
 810cb46:	2a09      	cmp	r2, #9
 810cb48:	d903      	bls.n	810cb52 <_vfiprintf_r+0x1ee>
 810cb4a:	2b00      	cmp	r3, #0
 810cb4c:	d0c5      	beq.n	810cada <_vfiprintf_r+0x176>
 810cb4e:	9105      	str	r1, [sp, #20]
 810cb50:	e7c3      	b.n	810cada <_vfiprintf_r+0x176>
 810cb52:	fb0c 2101 	mla	r1, ip, r1, r2
 810cb56:	4604      	mov	r4, r0
 810cb58:	2301      	movs	r3, #1
 810cb5a:	e7f0      	b.n	810cb3e <_vfiprintf_r+0x1da>
 810cb5c:	ab03      	add	r3, sp, #12
 810cb5e:	9300      	str	r3, [sp, #0]
 810cb60:	462a      	mov	r2, r5
 810cb62:	4b16      	ldr	r3, [pc, #88]	; (810cbbc <_vfiprintf_r+0x258>)
 810cb64:	a904      	add	r1, sp, #16
 810cb66:	4630      	mov	r0, r6
 810cb68:	f7fb fd90 	bl	810868c <_printf_float>
 810cb6c:	4607      	mov	r7, r0
 810cb6e:	1c78      	adds	r0, r7, #1
 810cb70:	d1d6      	bne.n	810cb20 <_vfiprintf_r+0x1bc>
 810cb72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810cb74:	07d9      	lsls	r1, r3, #31
 810cb76:	d405      	bmi.n	810cb84 <_vfiprintf_r+0x220>
 810cb78:	89ab      	ldrh	r3, [r5, #12]
 810cb7a:	059a      	lsls	r2, r3, #22
 810cb7c:	d402      	bmi.n	810cb84 <_vfiprintf_r+0x220>
 810cb7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810cb80:	f7fe ff24 	bl	810b9cc <__retarget_lock_release_recursive>
 810cb84:	89ab      	ldrh	r3, [r5, #12]
 810cb86:	065b      	lsls	r3, r3, #25
 810cb88:	f53f af12 	bmi.w	810c9b0 <_vfiprintf_r+0x4c>
 810cb8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 810cb8e:	e711      	b.n	810c9b4 <_vfiprintf_r+0x50>
 810cb90:	ab03      	add	r3, sp, #12
 810cb92:	9300      	str	r3, [sp, #0]
 810cb94:	462a      	mov	r2, r5
 810cb96:	4b09      	ldr	r3, [pc, #36]	; (810cbbc <_vfiprintf_r+0x258>)
 810cb98:	a904      	add	r1, sp, #16
 810cb9a:	4630      	mov	r0, r6
 810cb9c:	f7fc f81a 	bl	8108bd4 <_printf_i>
 810cba0:	e7e4      	b.n	810cb6c <_vfiprintf_r+0x208>
 810cba2:	bf00      	nop
 810cba4:	0810d1e4 	.word	0x0810d1e4
 810cba8:	0810d204 	.word	0x0810d204
 810cbac:	0810d1c4 	.word	0x0810d1c4
 810cbb0:	0810d3fc 	.word	0x0810d3fc
 810cbb4:	0810d406 	.word	0x0810d406
 810cbb8:	0810868d 	.word	0x0810868d
 810cbbc:	0810c93f 	.word	0x0810c93f
 810cbc0:	0810d402 	.word	0x0810d402
 810cbc4:	00000000 	.word	0x00000000

0810cbc8 <nan>:
 810cbc8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 810cbd0 <nan+0x8>
 810cbcc:	4770      	bx	lr
 810cbce:	bf00      	nop
 810cbd0:	00000000 	.word	0x00000000
 810cbd4:	7ff80000 	.word	0x7ff80000

0810cbd8 <_sbrk_r>:
 810cbd8:	b538      	push	{r3, r4, r5, lr}
 810cbda:	4d06      	ldr	r5, [pc, #24]	; (810cbf4 <_sbrk_r+0x1c>)
 810cbdc:	2300      	movs	r3, #0
 810cbde:	4604      	mov	r4, r0
 810cbe0:	4608      	mov	r0, r1
 810cbe2:	602b      	str	r3, [r5, #0]
 810cbe4:	f7f5 f85e 	bl	8101ca4 <_sbrk>
 810cbe8:	1c43      	adds	r3, r0, #1
 810cbea:	d102      	bne.n	810cbf2 <_sbrk_r+0x1a>
 810cbec:	682b      	ldr	r3, [r5, #0]
 810cbee:	b103      	cbz	r3, 810cbf2 <_sbrk_r+0x1a>
 810cbf0:	6023      	str	r3, [r4, #0]
 810cbf2:	bd38      	pop	{r3, r4, r5, pc}
 810cbf4:	10000364 	.word	0x10000364

0810cbf8 <__sread>:
 810cbf8:	b510      	push	{r4, lr}
 810cbfa:	460c      	mov	r4, r1
 810cbfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810cc00:	f000 f93a 	bl	810ce78 <_read_r>
 810cc04:	2800      	cmp	r0, #0
 810cc06:	bfab      	itete	ge
 810cc08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 810cc0a:	89a3      	ldrhlt	r3, [r4, #12]
 810cc0c:	181b      	addge	r3, r3, r0
 810cc0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 810cc12:	bfac      	ite	ge
 810cc14:	6563      	strge	r3, [r4, #84]	; 0x54
 810cc16:	81a3      	strhlt	r3, [r4, #12]
 810cc18:	bd10      	pop	{r4, pc}

0810cc1a <__swrite>:
 810cc1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810cc1e:	461f      	mov	r7, r3
 810cc20:	898b      	ldrh	r3, [r1, #12]
 810cc22:	05db      	lsls	r3, r3, #23
 810cc24:	4605      	mov	r5, r0
 810cc26:	460c      	mov	r4, r1
 810cc28:	4616      	mov	r6, r2
 810cc2a:	d505      	bpl.n	810cc38 <__swrite+0x1e>
 810cc2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810cc30:	2302      	movs	r3, #2
 810cc32:	2200      	movs	r2, #0
 810cc34:	f000 f8b8 	bl	810cda8 <_lseek_r>
 810cc38:	89a3      	ldrh	r3, [r4, #12]
 810cc3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810cc3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 810cc42:	81a3      	strh	r3, [r4, #12]
 810cc44:	4632      	mov	r2, r6
 810cc46:	463b      	mov	r3, r7
 810cc48:	4628      	mov	r0, r5
 810cc4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810cc4e:	f000 b837 	b.w	810ccc0 <_write_r>

0810cc52 <__sseek>:
 810cc52:	b510      	push	{r4, lr}
 810cc54:	460c      	mov	r4, r1
 810cc56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810cc5a:	f000 f8a5 	bl	810cda8 <_lseek_r>
 810cc5e:	1c43      	adds	r3, r0, #1
 810cc60:	89a3      	ldrh	r3, [r4, #12]
 810cc62:	bf15      	itete	ne
 810cc64:	6560      	strne	r0, [r4, #84]	; 0x54
 810cc66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 810cc6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 810cc6e:	81a3      	strheq	r3, [r4, #12]
 810cc70:	bf18      	it	ne
 810cc72:	81a3      	strhne	r3, [r4, #12]
 810cc74:	bd10      	pop	{r4, pc}

0810cc76 <__sclose>:
 810cc76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810cc7a:	f000 b851 	b.w	810cd20 <_close_r>

0810cc7e <strncmp>:
 810cc7e:	b510      	push	{r4, lr}
 810cc80:	b17a      	cbz	r2, 810cca2 <strncmp+0x24>
 810cc82:	4603      	mov	r3, r0
 810cc84:	3901      	subs	r1, #1
 810cc86:	1884      	adds	r4, r0, r2
 810cc88:	f813 0b01 	ldrb.w	r0, [r3], #1
 810cc8c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 810cc90:	4290      	cmp	r0, r2
 810cc92:	d101      	bne.n	810cc98 <strncmp+0x1a>
 810cc94:	42a3      	cmp	r3, r4
 810cc96:	d101      	bne.n	810cc9c <strncmp+0x1e>
 810cc98:	1a80      	subs	r0, r0, r2
 810cc9a:	bd10      	pop	{r4, pc}
 810cc9c:	2800      	cmp	r0, #0
 810cc9e:	d1f3      	bne.n	810cc88 <strncmp+0xa>
 810cca0:	e7fa      	b.n	810cc98 <strncmp+0x1a>
 810cca2:	4610      	mov	r0, r2
 810cca4:	e7f9      	b.n	810cc9a <strncmp+0x1c>

0810cca6 <__ascii_wctomb>:
 810cca6:	b149      	cbz	r1, 810ccbc <__ascii_wctomb+0x16>
 810cca8:	2aff      	cmp	r2, #255	; 0xff
 810ccaa:	bf85      	ittet	hi
 810ccac:	238a      	movhi	r3, #138	; 0x8a
 810ccae:	6003      	strhi	r3, [r0, #0]
 810ccb0:	700a      	strbls	r2, [r1, #0]
 810ccb2:	f04f 30ff 	movhi.w	r0, #4294967295
 810ccb6:	bf98      	it	ls
 810ccb8:	2001      	movls	r0, #1
 810ccba:	4770      	bx	lr
 810ccbc:	4608      	mov	r0, r1
 810ccbe:	4770      	bx	lr

0810ccc0 <_write_r>:
 810ccc0:	b538      	push	{r3, r4, r5, lr}
 810ccc2:	4d07      	ldr	r5, [pc, #28]	; (810cce0 <_write_r+0x20>)
 810ccc4:	4604      	mov	r4, r0
 810ccc6:	4608      	mov	r0, r1
 810ccc8:	4611      	mov	r1, r2
 810ccca:	2200      	movs	r2, #0
 810cccc:	602a      	str	r2, [r5, #0]
 810ccce:	461a      	mov	r2, r3
 810ccd0:	f7f4 ff97 	bl	8101c02 <_write>
 810ccd4:	1c43      	adds	r3, r0, #1
 810ccd6:	d102      	bne.n	810ccde <_write_r+0x1e>
 810ccd8:	682b      	ldr	r3, [r5, #0]
 810ccda:	b103      	cbz	r3, 810ccde <_write_r+0x1e>
 810ccdc:	6023      	str	r3, [r4, #0]
 810ccde:	bd38      	pop	{r3, r4, r5, pc}
 810cce0:	10000364 	.word	0x10000364

0810cce4 <__assert_func>:
 810cce4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810cce6:	4614      	mov	r4, r2
 810cce8:	461a      	mov	r2, r3
 810ccea:	4b09      	ldr	r3, [pc, #36]	; (810cd10 <__assert_func+0x2c>)
 810ccec:	681b      	ldr	r3, [r3, #0]
 810ccee:	4605      	mov	r5, r0
 810ccf0:	68d8      	ldr	r0, [r3, #12]
 810ccf2:	b14c      	cbz	r4, 810cd08 <__assert_func+0x24>
 810ccf4:	4b07      	ldr	r3, [pc, #28]	; (810cd14 <__assert_func+0x30>)
 810ccf6:	9100      	str	r1, [sp, #0]
 810ccf8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 810ccfc:	4906      	ldr	r1, [pc, #24]	; (810cd18 <__assert_func+0x34>)
 810ccfe:	462b      	mov	r3, r5
 810cd00:	f000 f81e 	bl	810cd40 <fiprintf>
 810cd04:	f000 f8ca 	bl	810ce9c <abort>
 810cd08:	4b04      	ldr	r3, [pc, #16]	; (810cd1c <__assert_func+0x38>)
 810cd0a:	461c      	mov	r4, r3
 810cd0c:	e7f3      	b.n	810ccf6 <__assert_func+0x12>
 810cd0e:	bf00      	nop
 810cd10:	10000014 	.word	0x10000014
 810cd14:	0810d40d 	.word	0x0810d40d
 810cd18:	0810d41a 	.word	0x0810d41a
 810cd1c:	0810d448 	.word	0x0810d448

0810cd20 <_close_r>:
 810cd20:	b538      	push	{r3, r4, r5, lr}
 810cd22:	4d06      	ldr	r5, [pc, #24]	; (810cd3c <_close_r+0x1c>)
 810cd24:	2300      	movs	r3, #0
 810cd26:	4604      	mov	r4, r0
 810cd28:	4608      	mov	r0, r1
 810cd2a:	602b      	str	r3, [r5, #0]
 810cd2c:	f7f4 ff85 	bl	8101c3a <_close>
 810cd30:	1c43      	adds	r3, r0, #1
 810cd32:	d102      	bne.n	810cd3a <_close_r+0x1a>
 810cd34:	682b      	ldr	r3, [r5, #0]
 810cd36:	b103      	cbz	r3, 810cd3a <_close_r+0x1a>
 810cd38:	6023      	str	r3, [r4, #0]
 810cd3a:	bd38      	pop	{r3, r4, r5, pc}
 810cd3c:	10000364 	.word	0x10000364

0810cd40 <fiprintf>:
 810cd40:	b40e      	push	{r1, r2, r3}
 810cd42:	b503      	push	{r0, r1, lr}
 810cd44:	4601      	mov	r1, r0
 810cd46:	ab03      	add	r3, sp, #12
 810cd48:	4805      	ldr	r0, [pc, #20]	; (810cd60 <fiprintf+0x20>)
 810cd4a:	f853 2b04 	ldr.w	r2, [r3], #4
 810cd4e:	6800      	ldr	r0, [r0, #0]
 810cd50:	9301      	str	r3, [sp, #4]
 810cd52:	f7ff fe07 	bl	810c964 <_vfiprintf_r>
 810cd56:	b002      	add	sp, #8
 810cd58:	f85d eb04 	ldr.w	lr, [sp], #4
 810cd5c:	b003      	add	sp, #12
 810cd5e:	4770      	bx	lr
 810cd60:	10000014 	.word	0x10000014

0810cd64 <_fstat_r>:
 810cd64:	b538      	push	{r3, r4, r5, lr}
 810cd66:	4d07      	ldr	r5, [pc, #28]	; (810cd84 <_fstat_r+0x20>)
 810cd68:	2300      	movs	r3, #0
 810cd6a:	4604      	mov	r4, r0
 810cd6c:	4608      	mov	r0, r1
 810cd6e:	4611      	mov	r1, r2
 810cd70:	602b      	str	r3, [r5, #0]
 810cd72:	f7f4 ff6e 	bl	8101c52 <_fstat>
 810cd76:	1c43      	adds	r3, r0, #1
 810cd78:	d102      	bne.n	810cd80 <_fstat_r+0x1c>
 810cd7a:	682b      	ldr	r3, [r5, #0]
 810cd7c:	b103      	cbz	r3, 810cd80 <_fstat_r+0x1c>
 810cd7e:	6023      	str	r3, [r4, #0]
 810cd80:	bd38      	pop	{r3, r4, r5, pc}
 810cd82:	bf00      	nop
 810cd84:	10000364 	.word	0x10000364

0810cd88 <_isatty_r>:
 810cd88:	b538      	push	{r3, r4, r5, lr}
 810cd8a:	4d06      	ldr	r5, [pc, #24]	; (810cda4 <_isatty_r+0x1c>)
 810cd8c:	2300      	movs	r3, #0
 810cd8e:	4604      	mov	r4, r0
 810cd90:	4608      	mov	r0, r1
 810cd92:	602b      	str	r3, [r5, #0]
 810cd94:	f7f4 ff6d 	bl	8101c72 <_isatty>
 810cd98:	1c43      	adds	r3, r0, #1
 810cd9a:	d102      	bne.n	810cda2 <_isatty_r+0x1a>
 810cd9c:	682b      	ldr	r3, [r5, #0]
 810cd9e:	b103      	cbz	r3, 810cda2 <_isatty_r+0x1a>
 810cda0:	6023      	str	r3, [r4, #0]
 810cda2:	bd38      	pop	{r3, r4, r5, pc}
 810cda4:	10000364 	.word	0x10000364

0810cda8 <_lseek_r>:
 810cda8:	b538      	push	{r3, r4, r5, lr}
 810cdaa:	4d07      	ldr	r5, [pc, #28]	; (810cdc8 <_lseek_r+0x20>)
 810cdac:	4604      	mov	r4, r0
 810cdae:	4608      	mov	r0, r1
 810cdb0:	4611      	mov	r1, r2
 810cdb2:	2200      	movs	r2, #0
 810cdb4:	602a      	str	r2, [r5, #0]
 810cdb6:	461a      	mov	r2, r3
 810cdb8:	f7f4 ff66 	bl	8101c88 <_lseek>
 810cdbc:	1c43      	adds	r3, r0, #1
 810cdbe:	d102      	bne.n	810cdc6 <_lseek_r+0x1e>
 810cdc0:	682b      	ldr	r3, [r5, #0]
 810cdc2:	b103      	cbz	r3, 810cdc6 <_lseek_r+0x1e>
 810cdc4:	6023      	str	r3, [r4, #0]
 810cdc6:	bd38      	pop	{r3, r4, r5, pc}
 810cdc8:	10000364 	.word	0x10000364

0810cdcc <memmove>:
 810cdcc:	4288      	cmp	r0, r1
 810cdce:	b510      	push	{r4, lr}
 810cdd0:	eb01 0402 	add.w	r4, r1, r2
 810cdd4:	d902      	bls.n	810cddc <memmove+0x10>
 810cdd6:	4284      	cmp	r4, r0
 810cdd8:	4623      	mov	r3, r4
 810cdda:	d807      	bhi.n	810cdec <memmove+0x20>
 810cddc:	1e43      	subs	r3, r0, #1
 810cdde:	42a1      	cmp	r1, r4
 810cde0:	d008      	beq.n	810cdf4 <memmove+0x28>
 810cde2:	f811 2b01 	ldrb.w	r2, [r1], #1
 810cde6:	f803 2f01 	strb.w	r2, [r3, #1]!
 810cdea:	e7f8      	b.n	810cdde <memmove+0x12>
 810cdec:	4402      	add	r2, r0
 810cdee:	4601      	mov	r1, r0
 810cdf0:	428a      	cmp	r2, r1
 810cdf2:	d100      	bne.n	810cdf6 <memmove+0x2a>
 810cdf4:	bd10      	pop	{r4, pc}
 810cdf6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810cdfa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 810cdfe:	e7f7      	b.n	810cdf0 <memmove+0x24>

0810ce00 <__malloc_lock>:
 810ce00:	4801      	ldr	r0, [pc, #4]	; (810ce08 <__malloc_lock+0x8>)
 810ce02:	f7fe bde2 	b.w	810b9ca <__retarget_lock_acquire_recursive>
 810ce06:	bf00      	nop
 810ce08:	10000358 	.word	0x10000358

0810ce0c <__malloc_unlock>:
 810ce0c:	4801      	ldr	r0, [pc, #4]	; (810ce14 <__malloc_unlock+0x8>)
 810ce0e:	f7fe bddd 	b.w	810b9cc <__retarget_lock_release_recursive>
 810ce12:	bf00      	nop
 810ce14:	10000358 	.word	0x10000358

0810ce18 <_realloc_r>:
 810ce18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810ce1c:	4680      	mov	r8, r0
 810ce1e:	4614      	mov	r4, r2
 810ce20:	460e      	mov	r6, r1
 810ce22:	b921      	cbnz	r1, 810ce2e <_realloc_r+0x16>
 810ce24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810ce28:	4611      	mov	r1, r2
 810ce2a:	f7ff bba1 	b.w	810c570 <_malloc_r>
 810ce2e:	b92a      	cbnz	r2, 810ce3c <_realloc_r+0x24>
 810ce30:	f7ff fb32 	bl	810c498 <_free_r>
 810ce34:	4625      	mov	r5, r4
 810ce36:	4628      	mov	r0, r5
 810ce38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810ce3c:	f000 f835 	bl	810ceaa <_malloc_usable_size_r>
 810ce40:	4284      	cmp	r4, r0
 810ce42:	4607      	mov	r7, r0
 810ce44:	d802      	bhi.n	810ce4c <_realloc_r+0x34>
 810ce46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 810ce4a:	d812      	bhi.n	810ce72 <_realloc_r+0x5a>
 810ce4c:	4621      	mov	r1, r4
 810ce4e:	4640      	mov	r0, r8
 810ce50:	f7ff fb8e 	bl	810c570 <_malloc_r>
 810ce54:	4605      	mov	r5, r0
 810ce56:	2800      	cmp	r0, #0
 810ce58:	d0ed      	beq.n	810ce36 <_realloc_r+0x1e>
 810ce5a:	42bc      	cmp	r4, r7
 810ce5c:	4622      	mov	r2, r4
 810ce5e:	4631      	mov	r1, r6
 810ce60:	bf28      	it	cs
 810ce62:	463a      	movcs	r2, r7
 810ce64:	f7fe fe32 	bl	810bacc <memcpy>
 810ce68:	4631      	mov	r1, r6
 810ce6a:	4640      	mov	r0, r8
 810ce6c:	f7ff fb14 	bl	810c498 <_free_r>
 810ce70:	e7e1      	b.n	810ce36 <_realloc_r+0x1e>
 810ce72:	4635      	mov	r5, r6
 810ce74:	e7df      	b.n	810ce36 <_realloc_r+0x1e>
	...

0810ce78 <_read_r>:
 810ce78:	b538      	push	{r3, r4, r5, lr}
 810ce7a:	4d07      	ldr	r5, [pc, #28]	; (810ce98 <_read_r+0x20>)
 810ce7c:	4604      	mov	r4, r0
 810ce7e:	4608      	mov	r0, r1
 810ce80:	4611      	mov	r1, r2
 810ce82:	2200      	movs	r2, #0
 810ce84:	602a      	str	r2, [r5, #0]
 810ce86:	461a      	mov	r2, r3
 810ce88:	f7f4 fe9e 	bl	8101bc8 <_read>
 810ce8c:	1c43      	adds	r3, r0, #1
 810ce8e:	d102      	bne.n	810ce96 <_read_r+0x1e>
 810ce90:	682b      	ldr	r3, [r5, #0]
 810ce92:	b103      	cbz	r3, 810ce96 <_read_r+0x1e>
 810ce94:	6023      	str	r3, [r4, #0]
 810ce96:	bd38      	pop	{r3, r4, r5, pc}
 810ce98:	10000364 	.word	0x10000364

0810ce9c <abort>:
 810ce9c:	b508      	push	{r3, lr}
 810ce9e:	2006      	movs	r0, #6
 810cea0:	f000 f834 	bl	810cf0c <raise>
 810cea4:	2001      	movs	r0, #1
 810cea6:	f7f4 fe85 	bl	8101bb4 <_exit>

0810ceaa <_malloc_usable_size_r>:
 810ceaa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810ceae:	1f18      	subs	r0, r3, #4
 810ceb0:	2b00      	cmp	r3, #0
 810ceb2:	bfbc      	itt	lt
 810ceb4:	580b      	ldrlt	r3, [r1, r0]
 810ceb6:	18c0      	addlt	r0, r0, r3
 810ceb8:	4770      	bx	lr

0810ceba <_raise_r>:
 810ceba:	291f      	cmp	r1, #31
 810cebc:	b538      	push	{r3, r4, r5, lr}
 810cebe:	4604      	mov	r4, r0
 810cec0:	460d      	mov	r5, r1
 810cec2:	d904      	bls.n	810cece <_raise_r+0x14>
 810cec4:	2316      	movs	r3, #22
 810cec6:	6003      	str	r3, [r0, #0]
 810cec8:	f04f 30ff 	mov.w	r0, #4294967295
 810cecc:	bd38      	pop	{r3, r4, r5, pc}
 810cece:	6c42      	ldr	r2, [r0, #68]	; 0x44
 810ced0:	b112      	cbz	r2, 810ced8 <_raise_r+0x1e>
 810ced2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810ced6:	b94b      	cbnz	r3, 810ceec <_raise_r+0x32>
 810ced8:	4620      	mov	r0, r4
 810ceda:	f000 f831 	bl	810cf40 <_getpid_r>
 810cede:	462a      	mov	r2, r5
 810cee0:	4601      	mov	r1, r0
 810cee2:	4620      	mov	r0, r4
 810cee4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810cee8:	f000 b818 	b.w	810cf1c <_kill_r>
 810ceec:	2b01      	cmp	r3, #1
 810ceee:	d00a      	beq.n	810cf06 <_raise_r+0x4c>
 810cef0:	1c59      	adds	r1, r3, #1
 810cef2:	d103      	bne.n	810cefc <_raise_r+0x42>
 810cef4:	2316      	movs	r3, #22
 810cef6:	6003      	str	r3, [r0, #0]
 810cef8:	2001      	movs	r0, #1
 810cefa:	e7e7      	b.n	810cecc <_raise_r+0x12>
 810cefc:	2400      	movs	r4, #0
 810cefe:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 810cf02:	4628      	mov	r0, r5
 810cf04:	4798      	blx	r3
 810cf06:	2000      	movs	r0, #0
 810cf08:	e7e0      	b.n	810cecc <_raise_r+0x12>
	...

0810cf0c <raise>:
 810cf0c:	4b02      	ldr	r3, [pc, #8]	; (810cf18 <raise+0xc>)
 810cf0e:	4601      	mov	r1, r0
 810cf10:	6818      	ldr	r0, [r3, #0]
 810cf12:	f7ff bfd2 	b.w	810ceba <_raise_r>
 810cf16:	bf00      	nop
 810cf18:	10000014 	.word	0x10000014

0810cf1c <_kill_r>:
 810cf1c:	b538      	push	{r3, r4, r5, lr}
 810cf1e:	4d07      	ldr	r5, [pc, #28]	; (810cf3c <_kill_r+0x20>)
 810cf20:	2300      	movs	r3, #0
 810cf22:	4604      	mov	r4, r0
 810cf24:	4608      	mov	r0, r1
 810cf26:	4611      	mov	r1, r2
 810cf28:	602b      	str	r3, [r5, #0]
 810cf2a:	f7f4 fe33 	bl	8101b94 <_kill>
 810cf2e:	1c43      	adds	r3, r0, #1
 810cf30:	d102      	bne.n	810cf38 <_kill_r+0x1c>
 810cf32:	682b      	ldr	r3, [r5, #0]
 810cf34:	b103      	cbz	r3, 810cf38 <_kill_r+0x1c>
 810cf36:	6023      	str	r3, [r4, #0]
 810cf38:	bd38      	pop	{r3, r4, r5, pc}
 810cf3a:	bf00      	nop
 810cf3c:	10000364 	.word	0x10000364

0810cf40 <_getpid_r>:
 810cf40:	f7f4 be20 	b.w	8101b84 <_getpid>

0810cf44 <_init>:
 810cf44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810cf46:	bf00      	nop
 810cf48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810cf4a:	bc08      	pop	{r3}
 810cf4c:	469e      	mov	lr, r3
 810cf4e:	4770      	bx	lr

0810cf50 <_fini>:
 810cf50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810cf52:	bf00      	nop
 810cf54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810cf56:	bc08      	pop	{r3}
 810cf58:	469e      	mov	lr, r3
 810cf5a:	4770      	bx	lr
