{
  "module_name": "tps65910.h",
  "hash_id": "9325132e4ee91eb52f15ee0bf05514a2545b846f00ad0f8c6f785d372b2e5b2c",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/tps65910.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_TPS65910_H\n#define __LINUX_MFD_TPS65910_H\n\n#include <linux/gpio.h>\n#include <linux/regmap.h>\n\n \n#define TPS65910\t\t\t0\n#define TPS65911\t\t\t1\n\n \n#define REGULATOR_LDO\t\t\t0\n#define REGULATOR_DCDC\t\t\t1\n\n \n\n#define TPS65910_SECONDS\t\t\t\t0x0\n#define TPS65910_MINUTES\t\t\t\t0x1\n#define TPS65910_HOURS\t\t\t\t\t0x2\n#define TPS65910_DAYS\t\t\t\t\t0x3\n#define TPS65910_MONTHS\t\t\t\t\t0x4\n#define TPS65910_YEARS\t\t\t\t\t0x5\n#define TPS65910_WEEKS\t\t\t\t\t0x6\n#define TPS65910_ALARM_SECONDS\t\t\t\t0x8\n#define TPS65910_ALARM_MINUTES\t\t\t\t0x9\n#define TPS65910_ALARM_HOURS\t\t\t\t0xA\n#define TPS65910_ALARM_DAYS\t\t\t\t0xB\n#define TPS65910_ALARM_MONTHS\t\t\t\t0xC\n#define TPS65910_ALARM_YEARS\t\t\t\t0xD\n#define TPS65910_RTC_CTRL\t\t\t\t0x10\n#define TPS65910_RTC_STATUS\t\t\t\t0x11\n#define TPS65910_RTC_INTERRUPTS\t\t\t\t0x12\n#define TPS65910_RTC_COMP_LSB\t\t\t\t0x13\n#define TPS65910_RTC_COMP_MSB\t\t\t\t0x14\n#define TPS65910_RTC_RES_PROG\t\t\t\t0x15\n#define TPS65910_RTC_RESET_STATUS\t\t\t0x16\n#define TPS65910_BCK1\t\t\t\t\t0x17\n#define TPS65910_BCK2\t\t\t\t\t0x18\n#define TPS65910_BCK3\t\t\t\t\t0x19\n#define TPS65910_BCK4\t\t\t\t\t0x1A\n#define TPS65910_BCK5\t\t\t\t\t0x1B\n#define TPS65910_PUADEN\t\t\t\t\t0x1C\n#define TPS65910_REF\t\t\t\t\t0x1D\n#define TPS65910_VRTC\t\t\t\t\t0x1E\n#define TPS65910_VIO\t\t\t\t\t0x20\n#define TPS65910_VDD1\t\t\t\t\t0x21\n#define TPS65910_VDD1_OP\t\t\t\t0x22\n#define TPS65910_VDD1_SR\t\t\t\t0x23\n#define TPS65910_VDD2\t\t\t\t\t0x24\n#define TPS65910_VDD2_OP\t\t\t\t0x25\n#define TPS65910_VDD2_SR\t\t\t\t0x26\n#define TPS65910_VDD3\t\t\t\t\t0x27\n#define TPS65910_VDIG1\t\t\t\t\t0x30\n#define TPS65910_VDIG2\t\t\t\t\t0x31\n#define TPS65910_VAUX1\t\t\t\t\t0x32\n#define TPS65910_VAUX2\t\t\t\t\t0x33\n#define TPS65910_VAUX33\t\t\t\t\t0x34\n#define TPS65910_VMMC\t\t\t\t\t0x35\n#define TPS65910_VPLL\t\t\t\t\t0x36\n#define TPS65910_VDAC\t\t\t\t\t0x37\n#define TPS65910_THERM\t\t\t\t\t0x38\n#define TPS65910_BBCH\t\t\t\t\t0x39\n#define TPS65910_DCDCCTRL\t\t\t\t0x3E\n#define TPS65910_DEVCTRL\t\t\t\t0x3F\n#define TPS65910_DEVCTRL2\t\t\t\t0x40\n#define TPS65910_SLEEP_KEEP_LDO_ON\t\t\t0x41\n#define TPS65910_SLEEP_KEEP_RES_ON\t\t\t0x42\n#define TPS65910_SLEEP_SET_LDO_OFF\t\t\t0x43\n#define TPS65910_SLEEP_SET_RES_OFF\t\t\t0x44\n#define TPS65910_EN1_LDO_ASS\t\t\t\t0x45\n#define TPS65910_EN1_SMPS_ASS\t\t\t\t0x46\n#define TPS65910_EN2_LDO_ASS\t\t\t\t0x47\n#define TPS65910_EN2_SMPS_ASS\t\t\t\t0x48\n#define TPS65910_EN3_LDO_ASS\t\t\t\t0x49\n#define TPS65910_SPARE\t\t\t\t\t0x4A\n#define TPS65910_INT_STS\t\t\t\t0x50\n#define TPS65910_INT_MSK\t\t\t\t0x51\n#define TPS65910_INT_STS2\t\t\t\t0x52\n#define TPS65910_INT_MSK2\t\t\t\t0x53\n#define TPS65910_INT_STS3\t\t\t\t0x54\n#define TPS65910_INT_MSK3\t\t\t\t0x55\n#define TPS65910_GPIO0\t\t\t\t\t0x60\n#define TPS65910_GPIO1\t\t\t\t\t0x61\n#define TPS65910_GPIO2\t\t\t\t\t0x62\n#define TPS65910_GPIO3\t\t\t\t\t0x63\n#define TPS65910_GPIO4\t\t\t\t\t0x64\n#define TPS65910_GPIO5\t\t\t\t\t0x65\n#define TPS65910_GPIO6\t\t\t\t\t0x66\n#define TPS65910_GPIO7\t\t\t\t\t0x67\n#define TPS65910_GPIO8\t\t\t\t\t0x68\n#define TPS65910_JTAGVERNUM\t\t\t\t0x80\n#define TPS65910_MAX_REGISTER\t\t\t\t0x80\n\n \n#define TPS65911_VDDCTRL\t\t\t\t0x27\n#define TPS65911_VDDCTRL_OP\t\t\t\t0x28\n#define TPS65911_VDDCTRL_SR\t\t\t\t0x29\n#define TPS65911_LDO1\t\t\t\t\t0x30\n#define TPS65911_LDO2\t\t\t\t\t0x31\n#define TPS65911_LDO5\t\t\t\t\t0x32\n#define TPS65911_LDO8\t\t\t\t\t0x33\n#define TPS65911_LDO7\t\t\t\t\t0x34\n#define TPS65911_LDO6\t\t\t\t\t0x35\n#define TPS65911_LDO4\t\t\t\t\t0x36\n#define TPS65911_LDO3\t\t\t\t\t0x37\n#define TPS65911_VMBCH\t\t\t\t\t0x6A\n#define TPS65911_VMBCH2\t\t\t\t\t0x6B\n\n \n\n \n#define TPS65910_RTC_CTRL_STOP_RTC\t\t\t0x01  \n#define TPS65910_RTC_CTRL_AUTO_COMP\t\t\t0x04\n#define TPS65910_RTC_CTRL_GET_TIME\t\t\t0x40\n\n \n#define TPS65910_RTC_STATUS_ALARM               0x40\n\n \n#define TPS65910_RTC_INTERRUPTS_EVERY           0x03\n#define TPS65910_RTC_INTERRUPTS_IT_ALARM        0x08\n\n \n#define BCK1_BCKUP_MASK\t\t\t\t\t0xFF\n#define BCK1_BCKUP_SHIFT\t\t\t\t0\n\n\n \n#define BCK2_BCKUP_MASK\t\t\t\t\t0xFF\n#define BCK2_BCKUP_SHIFT\t\t\t\t0\n\n\n \n#define BCK3_BCKUP_MASK\t\t\t\t\t0xFF\n#define BCK3_BCKUP_SHIFT\t\t\t\t0\n\n\n \n#define BCK4_BCKUP_MASK\t\t\t\t\t0xFF\n#define BCK4_BCKUP_SHIFT\t\t\t\t0\n\n\n \n#define BCK5_BCKUP_MASK\t\t\t\t\t0xFF\n#define BCK5_BCKUP_SHIFT\t\t\t\t0\n\n\n \n#define PUADEN_EN3P_MASK\t\t\t\t0x80\n#define PUADEN_EN3P_SHIFT\t\t\t\t7\n#define PUADEN_I2CCTLP_MASK\t\t\t\t0x40\n#define PUADEN_I2CCTLP_SHIFT\t\t\t\t6\n#define PUADEN_I2CSRP_MASK\t\t\t\t0x20\n#define PUADEN_I2CSRP_SHIFT\t\t\t\t5\n#define PUADEN_PWRONP_MASK\t\t\t\t0x10\n#define PUADEN_PWRONP_SHIFT\t\t\t\t4\n#define PUADEN_SLEEPP_MASK\t\t\t\t0x08\n#define PUADEN_SLEEPP_SHIFT\t\t\t\t3\n#define PUADEN_PWRHOLDP_MASK\t\t\t\t0x04\n#define PUADEN_PWRHOLDP_SHIFT\t\t\t\t2\n#define PUADEN_BOOT1P_MASK\t\t\t\t0x02\n#define PUADEN_BOOT1P_SHIFT\t\t\t\t1\n#define PUADEN_BOOT0P_MASK\t\t\t\t0x01\n#define PUADEN_BOOT0P_SHIFT\t\t\t\t0\n\n\n \n#define REF_VMBCH_SEL_MASK\t\t\t\t0x0C\n#define REF_VMBCH_SEL_SHIFT\t\t\t\t2\n#define REF_ST_MASK\t\t\t\t\t0x03\n#define REF_ST_SHIFT\t\t\t\t\t0\n\n\n \n#define VRTC_VRTC_OFFMASK_MASK\t\t\t\t0x08\n#define VRTC_VRTC_OFFMASK_SHIFT\t\t\t\t3\n#define VRTC_ST_MASK\t\t\t\t\t0x03\n#define VRTC_ST_SHIFT\t\t\t\t\t0\n\n\n \n#define VIO_ILMAX_MASK\t\t\t\t\t0xC0\n#define VIO_ILMAX_SHIFT\t\t\t\t\t6\n#define VIO_SEL_MASK\t\t\t\t\t0x0C\n#define VIO_SEL_SHIFT\t\t\t\t\t2\n#define VIO_ST_MASK\t\t\t\t\t0x03\n#define VIO_ST_SHIFT\t\t\t\t\t0\n\n\n \n#define VDD1_VGAIN_SEL_MASK\t\t\t\t0xC0\n#define VDD1_VGAIN_SEL_SHIFT\t\t\t\t6\n#define VDD1_ILMAX_MASK\t\t\t\t\t0x20\n#define VDD1_ILMAX_SHIFT\t\t\t\t5\n#define VDD1_TSTEP_MASK\t\t\t\t\t0x1C\n#define VDD1_TSTEP_SHIFT\t\t\t\t2\n#define VDD1_ST_MASK\t\t\t\t\t0x03\n#define VDD1_ST_SHIFT\t\t\t\t\t0\n\n\n \n#define VDD1_OP_CMD_MASK\t\t\t\t0x80\n#define VDD1_OP_CMD_SHIFT\t\t\t\t7\n#define VDD1_OP_SEL_MASK\t\t\t\t0x7F\n#define VDD1_OP_SEL_SHIFT\t\t\t\t0\n\n\n \n#define VDD1_SR_SEL_MASK\t\t\t\t0x7F\n#define VDD1_SR_SEL_SHIFT\t\t\t\t0\n\n\n \n#define VDD2_VGAIN_SEL_MASK\t\t\t\t0xC0\n#define VDD2_VGAIN_SEL_SHIFT\t\t\t\t6\n#define VDD2_ILMAX_MASK\t\t\t\t\t0x20\n#define VDD2_ILMAX_SHIFT\t\t\t\t5\n#define VDD2_TSTEP_MASK\t\t\t\t\t0x1C\n#define VDD2_TSTEP_SHIFT\t\t\t\t2\n#define VDD2_ST_MASK\t\t\t\t\t0x03\n#define VDD2_ST_SHIFT\t\t\t\t\t0\n\n\n \n#define VDD2_OP_CMD_MASK\t\t\t\t0x80\n#define VDD2_OP_CMD_SHIFT\t\t\t\t7\n#define VDD2_OP_SEL_MASK\t\t\t\t0x7F\n#define VDD2_OP_SEL_SHIFT\t\t\t\t0\n\n \n#define VDD2_SR_SEL_MASK\t\t\t\t0x7F\n#define VDD2_SR_SEL_SHIFT\t\t\t\t0\n\n\n \n#define VDD1_2_NUM_VOLT_FINE\t\t\t\t73\n#define VDD1_2_NUM_VOLT_COARSE\t\t\t\t3\n#define VDD1_2_MIN_VOLT\t\t\t\t\t6000\n#define VDD1_2_OFFSET\t\t\t\t\t125\n\n\n \n#define VDD3_CKINEN_MASK\t\t\t\t0x04\n#define VDD3_CKINEN_SHIFT\t\t\t\t2\n#define VDD3_ST_MASK\t\t\t\t\t0x03\n#define VDD3_ST_SHIFT\t\t\t\t\t0\n#define VDDCTRL_MIN_VOLT\t\t\t\t6000\n#define VDDCTRL_OFFSET\t\t\t\t\t125\n\n \n#define LDO_SEL_MASK\t\t\t\t\t0x0C\n#define LDO_SEL_SHIFT\t\t\t\t\t2\n#define LDO_ST_MASK\t\t\t\t\t0x03\n#define LDO_ST_SHIFT\t\t\t\t\t0\n#define LDO_ST_ON_BIT\t\t\t\t\t0x01\n#define LDO_ST_MODE_BIT\t\t\t\t\t0x02\t\n\n\n \n#define LDO1_SEL_MASK\t\t\t\t\t0xFC\n#define LDO3_SEL_MASK\t\t\t\t\t0x7C\n#define LDO_MIN_VOLT\t\t\t\t\t1000\n#define LDO_MAX_VOLT\t\t\t\t\t3300\n\n\n \n#define VDIG1_SEL_MASK\t\t\t\t\t0x0C\n#define VDIG1_SEL_SHIFT\t\t\t\t\t2\n#define VDIG1_ST_MASK\t\t\t\t\t0x03\n#define VDIG1_ST_SHIFT\t\t\t\t\t0\n\n\n \n#define VDIG2_SEL_MASK\t\t\t\t\t0x0C\n#define VDIG2_SEL_SHIFT\t\t\t\t\t2\n#define VDIG2_ST_MASK\t\t\t\t\t0x03\n#define VDIG2_ST_SHIFT\t\t\t\t\t0\n\n\n \n#define VAUX1_SEL_MASK\t\t\t\t\t0x0C\n#define VAUX1_SEL_SHIFT\t\t\t\t\t2\n#define VAUX1_ST_MASK\t\t\t\t\t0x03\n#define VAUX1_ST_SHIFT\t\t\t\t\t0\n\n\n \n#define VAUX2_SEL_MASK\t\t\t\t\t0x0C\n#define VAUX2_SEL_SHIFT\t\t\t\t\t2\n#define VAUX2_ST_MASK\t\t\t\t\t0x03\n#define VAUX2_ST_SHIFT\t\t\t\t\t0\n\n\n \n#define VAUX33_SEL_MASK\t\t\t\t\t0x0C\n#define VAUX33_SEL_SHIFT\t\t\t\t2\n#define VAUX33_ST_MASK\t\t\t\t\t0x03\n#define VAUX33_ST_SHIFT\t\t\t\t\t0\n\n\n \n#define VMMC_SEL_MASK\t\t\t\t\t0x0C\n#define VMMC_SEL_SHIFT\t\t\t\t\t2\n#define VMMC_ST_MASK\t\t\t\t\t0x03\n#define VMMC_ST_SHIFT\t\t\t\t\t0\n\n\n \n#define VPLL_SEL_MASK\t\t\t\t\t0x0C\n#define VPLL_SEL_SHIFT\t\t\t\t\t2\n#define VPLL_ST_MASK\t\t\t\t\t0x03\n#define VPLL_ST_SHIFT\t\t\t\t\t0\n\n\n \n#define VDAC_SEL_MASK\t\t\t\t\t0x0C\n#define VDAC_SEL_SHIFT\t\t\t\t\t2\n#define VDAC_ST_MASK\t\t\t\t\t0x03\n#define VDAC_ST_SHIFT\t\t\t\t\t0\n\n\n \n#define THERM_THERM_HD_MASK\t\t\t\t0x20\n#define THERM_THERM_HD_SHIFT\t\t\t\t5\n#define THERM_THERM_TS_MASK\t\t\t\t0x10\n#define THERM_THERM_TS_SHIFT\t\t\t\t4\n#define THERM_THERM_HDSEL_MASK\t\t\t\t0x0C\n#define THERM_THERM_HDSEL_SHIFT\t\t\t\t2\n#define THERM_RSVD1_MASK\t\t\t\t0x02\n#define THERM_RSVD1_SHIFT\t\t\t\t1\n#define THERM_THERM_STATE_MASK\t\t\t\t0x01\n#define THERM_THERM_STATE_SHIFT\t\t\t\t0\n\n\n \n#define BBCH_BBSEL_MASK\t\t\t\t\t0x06\n#define BBCH_BBSEL_SHIFT\t\t\t\t1\n\n\n \n#define DCDCCTRL_VDD2_PSKIP_MASK\t\t\t0x20\n#define DCDCCTRL_VDD2_PSKIP_SHIFT\t\t\t5\n#define DCDCCTRL_VDD1_PSKIP_MASK\t\t\t0x10\n#define DCDCCTRL_VDD1_PSKIP_SHIFT\t\t\t4\n#define DCDCCTRL_VIO_PSKIP_MASK\t\t\t\t0x08\n#define DCDCCTRL_VIO_PSKIP_SHIFT\t\t\t3\n#define DCDCCTRL_DCDCCKEXT_MASK\t\t\t\t0x04\n#define DCDCCTRL_DCDCCKEXT_SHIFT\t\t\t2\n#define DCDCCTRL_DCDCCKSYNC_MASK\t\t\t0x03\n#define DCDCCTRL_DCDCCKSYNC_SHIFT\t\t\t0\n\n\n \n#define DEVCTRL_PWR_OFF_MASK\t\t\t\t0x80\n#define DEVCTRL_PWR_OFF_SHIFT\t\t\t\t7\n#define DEVCTRL_RTC_PWDN_MASK\t\t\t\t0x40\n#define DEVCTRL_RTC_PWDN_SHIFT\t\t\t\t6\n#define DEVCTRL_CK32K_CTRL_MASK\t\t\t\t0x20\n#define DEVCTRL_CK32K_CTRL_SHIFT\t\t\t5\n#define DEVCTRL_SR_CTL_I2C_SEL_MASK\t\t\t0x10\n#define DEVCTRL_SR_CTL_I2C_SEL_SHIFT\t\t\t4\n#define DEVCTRL_DEV_OFF_RST_MASK\t\t\t0x08\n#define DEVCTRL_DEV_OFF_RST_SHIFT\t\t\t3\n#define DEVCTRL_DEV_ON_MASK\t\t\t\t0x04\n#define DEVCTRL_DEV_ON_SHIFT\t\t\t\t2\n#define DEVCTRL_DEV_SLP_MASK\t\t\t\t0x02\n#define DEVCTRL_DEV_SLP_SHIFT\t\t\t\t1\n#define DEVCTRL_DEV_OFF_MASK\t\t\t\t0x01\n#define DEVCTRL_DEV_OFF_SHIFT\t\t\t\t0\n\n\n \n#define DEVCTRL2_TSLOT_LENGTH_MASK\t\t\t0x30\n#define DEVCTRL2_TSLOT_LENGTH_SHIFT\t\t\t4\n#define DEVCTRL2_SLEEPSIG_POL_MASK\t\t\t0x08\n#define DEVCTRL2_SLEEPSIG_POL_SHIFT\t\t\t3\n#define DEVCTRL2_PWON_LP_OFF_MASK\t\t\t0x04\n#define DEVCTRL2_PWON_LP_OFF_SHIFT\t\t\t2\n#define DEVCTRL2_PWON_LP_RST_MASK\t\t\t0x02\n#define DEVCTRL2_PWON_LP_RST_SHIFT\t\t\t1\n#define DEVCTRL2_IT_POL_MASK\t\t\t\t0x01\n#define DEVCTRL2_IT_POL_SHIFT\t\t\t\t0\n\n\n \n#define SLEEP_KEEP_LDO_ON_VDAC_KEEPON_MASK\t\t0x80\n#define SLEEP_KEEP_LDO_ON_VDAC_KEEPON_SHIFT\t\t7\n#define SLEEP_KEEP_LDO_ON_VPLL_KEEPON_MASK\t\t0x40\n#define SLEEP_KEEP_LDO_ON_VPLL_KEEPON_SHIFT\t\t6\n#define SLEEP_KEEP_LDO_ON_VAUX33_KEEPON_MASK\t\t0x20\n#define SLEEP_KEEP_LDO_ON_VAUX33_KEEPON_SHIFT\t\t5\n#define SLEEP_KEEP_LDO_ON_VAUX2_KEEPON_MASK\t\t0x10\n#define SLEEP_KEEP_LDO_ON_VAUX2_KEEPON_SHIFT\t\t4\n#define SLEEP_KEEP_LDO_ON_VAUX1_KEEPON_MASK\t\t0x08\n#define SLEEP_KEEP_LDO_ON_VAUX1_KEEPON_SHIFT\t\t3\n#define SLEEP_KEEP_LDO_ON_VDIG2_KEEPON_MASK\t\t0x04\n#define SLEEP_KEEP_LDO_ON_VDIG2_KEEPON_SHIFT\t\t2\n#define SLEEP_KEEP_LDO_ON_VDIG1_KEEPON_MASK\t\t0x02\n#define SLEEP_KEEP_LDO_ON_VDIG1_KEEPON_SHIFT\t\t1\n#define SLEEP_KEEP_LDO_ON_VMMC_KEEPON_MASK\t\t0x01\n#define SLEEP_KEEP_LDO_ON_VMMC_KEEPON_SHIFT\t\t0\n\n\n \n#define SLEEP_KEEP_RES_ON_THERM_KEEPON_MASK\t\t0x80\n#define SLEEP_KEEP_RES_ON_THERM_KEEPON_SHIFT\t\t7\n#define SLEEP_KEEP_RES_ON_CLKOUT32K_KEEPON_MASK\t\t0x40\n#define SLEEP_KEEP_RES_ON_CLKOUT32K_KEEPON_SHIFT\t6\n#define SLEEP_KEEP_RES_ON_VRTC_KEEPON_MASK\t\t0x20\n#define SLEEP_KEEP_RES_ON_VRTC_KEEPON_SHIFT\t\t5\n#define SLEEP_KEEP_RES_ON_I2CHS_KEEPON_MASK\t\t0x10\n#define SLEEP_KEEP_RES_ON_I2CHS_KEEPON_SHIFT\t\t4\n#define SLEEP_KEEP_RES_ON_VDD3_KEEPON_MASK\t\t0x08\n#define SLEEP_KEEP_RES_ON_VDD3_KEEPON_SHIFT\t\t3\n#define SLEEP_KEEP_RES_ON_VDD2_KEEPON_MASK\t\t0x04\n#define SLEEP_KEEP_RES_ON_VDD2_KEEPON_SHIFT\t\t2\n#define SLEEP_KEEP_RES_ON_VDD1_KEEPON_MASK\t\t0x02\n#define SLEEP_KEEP_RES_ON_VDD1_KEEPON_SHIFT\t\t1\n#define SLEEP_KEEP_RES_ON_VIO_KEEPON_MASK\t\t0x01\n#define SLEEP_KEEP_RES_ON_VIO_KEEPON_SHIFT\t\t0\n\n\n \n#define SLEEP_SET_LDO_OFF_VDAC_SETOFF_MASK\t\t0x80\n#define SLEEP_SET_LDO_OFF_VDAC_SETOFF_SHIFT\t\t7\n#define SLEEP_SET_LDO_OFF_VPLL_SETOFF_MASK\t\t0x40\n#define SLEEP_SET_LDO_OFF_VPLL_SETOFF_SHIFT\t\t6\n#define SLEEP_SET_LDO_OFF_VAUX33_SETOFF_MASK\t\t0x20\n#define SLEEP_SET_LDO_OFF_VAUX33_SETOFF_SHIFT\t\t5\n#define SLEEP_SET_LDO_OFF_VAUX2_SETOFF_MASK\t\t0x10\n#define SLEEP_SET_LDO_OFF_VAUX2_SETOFF_SHIFT\t\t4\n#define SLEEP_SET_LDO_OFF_VAUX1_SETOFF_MASK\t\t0x08\n#define SLEEP_SET_LDO_OFF_VAUX1_SETOFF_SHIFT\t\t3\n#define SLEEP_SET_LDO_OFF_VDIG2_SETOFF_MASK\t\t0x04\n#define SLEEP_SET_LDO_OFF_VDIG2_SETOFF_SHIFT\t\t2\n#define SLEEP_SET_LDO_OFF_VDIG1_SETOFF_MASK\t\t0x02\n#define SLEEP_SET_LDO_OFF_VDIG1_SETOFF_SHIFT\t\t1\n#define SLEEP_SET_LDO_OFF_VMMC_SETOFF_MASK\t\t0x01\n#define SLEEP_SET_LDO_OFF_VMMC_SETOFF_SHIFT\t\t0\n\n\n \n#define SLEEP_SET_RES_OFF_DEFAULT_VOLT_MASK\t\t0x80\n#define SLEEP_SET_RES_OFF_DEFAULT_VOLT_SHIFT\t\t7\n#define SLEEP_SET_RES_OFF_RSVD_MASK\t\t\t0x60\n#define SLEEP_SET_RES_OFF_RSVD_SHIFT\t\t\t5\n#define SLEEP_SET_RES_OFF_SPARE_SETOFF_MASK\t\t0x10\n#define SLEEP_SET_RES_OFF_SPARE_SETOFF_SHIFT\t\t4\n#define SLEEP_SET_RES_OFF_VDD3_SETOFF_MASK\t\t0x08\n#define SLEEP_SET_RES_OFF_VDD3_SETOFF_SHIFT\t\t3\n#define SLEEP_SET_RES_OFF_VDD2_SETOFF_MASK\t\t0x04\n#define SLEEP_SET_RES_OFF_VDD2_SETOFF_SHIFT\t\t2\n#define SLEEP_SET_RES_OFF_VDD1_SETOFF_MASK\t\t0x02\n#define SLEEP_SET_RES_OFF_VDD1_SETOFF_SHIFT\t\t1\n#define SLEEP_SET_RES_OFF_VIO_SETOFF_MASK\t\t0x01\n#define SLEEP_SET_RES_OFF_VIO_SETOFF_SHIFT\t\t0\n\n\n \n#define EN1_LDO_ASS_VDAC_EN1_MASK\t\t\t0x80\n#define EN1_LDO_ASS_VDAC_EN1_SHIFT\t\t\t7\n#define EN1_LDO_ASS_VPLL_EN1_MASK\t\t\t0x40\n#define EN1_LDO_ASS_VPLL_EN1_SHIFT\t\t\t6\n#define EN1_LDO_ASS_VAUX33_EN1_MASK\t\t\t0x20\n#define EN1_LDO_ASS_VAUX33_EN1_SHIFT\t\t\t5\n#define EN1_LDO_ASS_VAUX2_EN1_MASK\t\t\t0x10\n#define EN1_LDO_ASS_VAUX2_EN1_SHIFT\t\t\t4\n#define EN1_LDO_ASS_VAUX1_EN1_MASK\t\t\t0x08\n#define EN1_LDO_ASS_VAUX1_EN1_SHIFT\t\t\t3\n#define EN1_LDO_ASS_VDIG2_EN1_MASK\t\t\t0x04\n#define EN1_LDO_ASS_VDIG2_EN1_SHIFT\t\t\t2\n#define EN1_LDO_ASS_VDIG1_EN1_MASK\t\t\t0x02\n#define EN1_LDO_ASS_VDIG1_EN1_SHIFT\t\t\t1\n#define EN1_LDO_ASS_VMMC_EN1_MASK\t\t\t0x01\n#define EN1_LDO_ASS_VMMC_EN1_SHIFT\t\t\t0\n\n\n \n#define EN1_SMPS_ASS_RSVD_MASK\t\t\t\t0xE0\n#define EN1_SMPS_ASS_RSVD_SHIFT\t\t\t\t5\n#define EN1_SMPS_ASS_SPARE_EN1_MASK\t\t\t0x10\n#define EN1_SMPS_ASS_SPARE_EN1_SHIFT\t\t\t4\n#define EN1_SMPS_ASS_VDD3_EN1_MASK\t\t\t0x08\n#define EN1_SMPS_ASS_VDD3_EN1_SHIFT\t\t\t3\n#define EN1_SMPS_ASS_VDD2_EN1_MASK\t\t\t0x04\n#define EN1_SMPS_ASS_VDD2_EN1_SHIFT\t\t\t2\n#define EN1_SMPS_ASS_VDD1_EN1_MASK\t\t\t0x02\n#define EN1_SMPS_ASS_VDD1_EN1_SHIFT\t\t\t1\n#define EN1_SMPS_ASS_VIO_EN1_MASK\t\t\t0x01\n#define EN1_SMPS_ASS_VIO_EN1_SHIFT\t\t\t0\n\n\n \n#define EN2_LDO_ASS_VDAC_EN2_MASK\t\t\t0x80\n#define EN2_LDO_ASS_VDAC_EN2_SHIFT\t\t\t7\n#define EN2_LDO_ASS_VPLL_EN2_MASK\t\t\t0x40\n#define EN2_LDO_ASS_VPLL_EN2_SHIFT\t\t\t6\n#define EN2_LDO_ASS_VAUX33_EN2_MASK\t\t\t0x20\n#define EN2_LDO_ASS_VAUX33_EN2_SHIFT\t\t\t5\n#define EN2_LDO_ASS_VAUX2_EN2_MASK\t\t\t0x10\n#define EN2_LDO_ASS_VAUX2_EN2_SHIFT\t\t\t4\n#define EN2_LDO_ASS_VAUX1_EN2_MASK\t\t\t0x08\n#define EN2_LDO_ASS_VAUX1_EN2_SHIFT\t\t\t3\n#define EN2_LDO_ASS_VDIG2_EN2_MASK\t\t\t0x04\n#define EN2_LDO_ASS_VDIG2_EN2_SHIFT\t\t\t2\n#define EN2_LDO_ASS_VDIG1_EN2_MASK\t\t\t0x02\n#define EN2_LDO_ASS_VDIG1_EN2_SHIFT\t\t\t1\n#define EN2_LDO_ASS_VMMC_EN2_MASK\t\t\t0x01\n#define EN2_LDO_ASS_VMMC_EN2_SHIFT\t\t\t0\n\n\n \n#define EN2_SMPS_ASS_RSVD_MASK\t\t\t\t0xE0\n#define EN2_SMPS_ASS_RSVD_SHIFT\t\t\t\t5\n#define EN2_SMPS_ASS_SPARE_EN2_MASK\t\t\t0x10\n#define EN2_SMPS_ASS_SPARE_EN2_SHIFT\t\t\t4\n#define EN2_SMPS_ASS_VDD3_EN2_MASK\t\t\t0x08\n#define EN2_SMPS_ASS_VDD3_EN2_SHIFT\t\t\t3\n#define EN2_SMPS_ASS_VDD2_EN2_MASK\t\t\t0x04\n#define EN2_SMPS_ASS_VDD2_EN2_SHIFT\t\t\t2\n#define EN2_SMPS_ASS_VDD1_EN2_MASK\t\t\t0x02\n#define EN2_SMPS_ASS_VDD1_EN2_SHIFT\t\t\t1\n#define EN2_SMPS_ASS_VIO_EN2_MASK\t\t\t0x01\n#define EN2_SMPS_ASS_VIO_EN2_SHIFT\t\t\t0\n\n\n \n#define EN3_LDO_ASS_VDAC_EN3_MASK\t\t\t0x80\n#define EN3_LDO_ASS_VDAC_EN3_SHIFT\t\t\t7\n#define EN3_LDO_ASS_VPLL_EN3_MASK\t\t\t0x40\n#define EN3_LDO_ASS_VPLL_EN3_SHIFT\t\t\t6\n#define EN3_LDO_ASS_VAUX33_EN3_MASK\t\t\t0x20\n#define EN3_LDO_ASS_VAUX33_EN3_SHIFT\t\t\t5\n#define EN3_LDO_ASS_VAUX2_EN3_MASK\t\t\t0x10\n#define EN3_LDO_ASS_VAUX2_EN3_SHIFT\t\t\t4\n#define EN3_LDO_ASS_VAUX1_EN3_MASK\t\t\t0x08\n#define EN3_LDO_ASS_VAUX1_EN3_SHIFT\t\t\t3\n#define EN3_LDO_ASS_VDIG2_EN3_MASK\t\t\t0x04\n#define EN3_LDO_ASS_VDIG2_EN3_SHIFT\t\t\t2\n#define EN3_LDO_ASS_VDIG1_EN3_MASK\t\t\t0x02\n#define EN3_LDO_ASS_VDIG1_EN3_SHIFT\t\t\t1\n#define EN3_LDO_ASS_VMMC_EN3_MASK\t\t\t0x01\n#define EN3_LDO_ASS_VMMC_EN3_SHIFT\t\t\t0\n\n\n \n#define SPARE_SPARE_MASK\t\t\t\t0xFF\n#define SPARE_SPARE_SHIFT\t\t\t\t0\n\n#define TPS65910_INT_STS_RTC_PERIOD_IT_MASK\t\t\t0x80\n#define TPS65910_INT_STS_RTC_PERIOD_IT_SHIFT\t\t\t7\n#define TPS65910_INT_STS_RTC_ALARM_IT_MASK\t\t\t0x40\n#define TPS65910_INT_STS_RTC_ALARM_IT_SHIFT\t\t\t6\n#define TPS65910_INT_STS_HOTDIE_IT_MASK\t\t\t\t0x20\n#define TPS65910_INT_STS_HOTDIE_IT_SHIFT\t\t\t5\n#define TPS65910_INT_STS_PWRHOLD_F_IT_MASK\t\t\t0x10\n#define TPS65910_INT_STS_PWRHOLD_F_IT_SHIFT\t\t\t4\n#define TPS65910_INT_STS_PWRON_LP_IT_MASK\t\t\t0x08\n#define TPS65910_INT_STS_PWRON_LP_IT_SHIFT\t\t\t3\n#define TPS65910_INT_STS_PWRON_IT_MASK\t\t\t\t0x04\n#define TPS65910_INT_STS_PWRON_IT_SHIFT\t\t\t\t2\n#define TPS65910_INT_STS_VMBHI_IT_MASK\t\t\t\t0x02\n#define TPS65910_INT_STS_VMBHI_IT_SHIFT\t\t\t\t1\n#define TPS65910_INT_STS_VMBDCH_IT_MASK\t\t\t\t0x01\n#define TPS65910_INT_STS_VMBDCH_IT_SHIFT\t\t\t0\n\n#define TPS65910_INT_MSK_RTC_PERIOD_IT_MSK_MASK\t\t\t0x80\n#define TPS65910_INT_MSK_RTC_PERIOD_IT_MSK_SHIFT\t\t7\n#define TPS65910_INT_MSK_RTC_ALARM_IT_MSK_MASK\t\t\t0x40\n#define TPS65910_INT_MSK_RTC_ALARM_IT_MSK_SHIFT\t\t\t6\n#define TPS65910_INT_MSK_HOTDIE_IT_MSK_MASK\t\t\t0x20\n#define TPS65910_INT_MSK_HOTDIE_IT_MSK_SHIFT\t\t\t5\n#define TPS65910_INT_MSK_PWRHOLD_IT_MSK_MASK\t\t\t0x10\n#define TPS65910_INT_MSK_PWRHOLD_IT_MSK_SHIFT\t\t\t4\n#define TPS65910_INT_MSK_PWRON_LP_IT_MSK_MASK\t\t\t0x08\n#define TPS65910_INT_MSK_PWRON_LP_IT_MSK_SHIFT\t\t\t3\n#define TPS65910_INT_MSK_PWRON_IT_MSK_MASK\t\t\t0x04\n#define TPS65910_INT_MSK_PWRON_IT_MSK_SHIFT\t\t\t2\n#define TPS65910_INT_MSK_VMBHI_IT_MSK_MASK\t\t\t0x02\n#define TPS65910_INT_MSK_VMBHI_IT_MSK_SHIFT\t\t\t1\n#define TPS65910_INT_MSK_VMBDCH_IT_MSK_MASK\t\t\t0x01\n#define TPS65910_INT_MSK_VMBDCH_IT_MSK_SHIFT\t\t\t0\n\n#define TPS65910_INT_STS2_GPIO0_F_IT_SHIFT\t\t\t2\n#define TPS65910_INT_STS2_GPIO0_F_IT_MASK\t\t\t0x02\n#define TPS65910_INT_STS2_GPIO0_R_IT_SHIFT\t\t\t1\n#define TPS65910_INT_STS2_GPIO0_R_IT_MASK\t\t\t0x01\n\n#define TPS65910_INT_MSK2_GPIO0_F_IT_MSK_SHIFT\t\t\t2\n#define TPS65910_INT_MSK2_GPIO0_F_IT_MSK_MASK\t\t\t0x02\n#define TPS65910_INT_MSK2_GPIO0_R_IT_MSK_SHIFT\t\t\t1\n#define TPS65910_INT_MSK2_GPIO0_R_IT_MSK_MASK\t\t\t0x01\n\n \n#define INT_STS_RTC_PERIOD_IT_MASK\t\t\t0x80\n#define INT_STS_RTC_PERIOD_IT_SHIFT\t\t\t7\n#define INT_STS_RTC_ALARM_IT_MASK\t\t\t0x40\n#define INT_STS_RTC_ALARM_IT_SHIFT\t\t\t6\n#define INT_STS_HOTDIE_IT_MASK\t\t\t\t0x20\n#define INT_STS_HOTDIE_IT_SHIFT\t\t\t\t5\n#define INT_STS_PWRHOLD_R_IT_MASK\t\t\t0x10\n#define INT_STS_PWRHOLD_R_IT_SHIFT\t\t\t4\n#define INT_STS_PWRON_LP_IT_MASK\t\t\t0x08\n#define INT_STS_PWRON_LP_IT_SHIFT\t\t\t3\n#define INT_STS_PWRON_IT_MASK\t\t\t\t0x04\n#define INT_STS_PWRON_IT_SHIFT\t\t\t\t2\n#define INT_STS_VMBHI_IT_MASK\t\t\t\t0x02\n#define INT_STS_VMBHI_IT_SHIFT\t\t\t\t1\n#define INT_STS_PWRHOLD_F_IT_MASK\t\t\t0x01\n#define INT_STS_PWRHOLD_F_IT_SHIFT\t\t\t0\n\n\n \n#define INT_MSK_RTC_PERIOD_IT_MSK_MASK\t\t\t0x80\n#define INT_MSK_RTC_PERIOD_IT_MSK_SHIFT\t\t\t7\n#define INT_MSK_RTC_ALARM_IT_MSK_MASK\t\t\t0x40\n#define INT_MSK_RTC_ALARM_IT_MSK_SHIFT\t\t\t6\n#define INT_MSK_HOTDIE_IT_MSK_MASK\t\t\t0x20\n#define INT_MSK_HOTDIE_IT_MSK_SHIFT\t\t\t5\n#define INT_MSK_PWRHOLD_R_IT_MSK_MASK\t\t\t0x10\n#define INT_MSK_PWRHOLD_R_IT_MSK_SHIFT\t\t\t4\n#define INT_MSK_PWRON_LP_IT_MSK_MASK\t\t\t0x08\n#define INT_MSK_PWRON_LP_IT_MSK_SHIFT\t\t\t3\n#define INT_MSK_PWRON_IT_MSK_MASK\t\t\t0x04\n#define INT_MSK_PWRON_IT_MSK_SHIFT\t\t\t2\n#define INT_MSK_VMBHI_IT_MSK_MASK\t\t\t0x02\n#define INT_MSK_VMBHI_IT_MSK_SHIFT\t\t\t1\n#define INT_MSK_PWRHOLD_F_IT_MSK_MASK\t\t\t0x01\n#define INT_MSK_PWRHOLD_F_IT_MSK_SHIFT\t\t\t0\n\n\n \n#define INT_STS2_GPIO3_F_IT_MASK\t\t\t0x80\n#define INT_STS2_GPIO3_F_IT_SHIFT\t\t\t7\n#define INT_STS2_GPIO3_R_IT_MASK\t\t\t0x40\n#define INT_STS2_GPIO3_R_IT_SHIFT\t\t\t6\n#define INT_STS2_GPIO2_F_IT_MASK\t\t\t0x20\n#define INT_STS2_GPIO2_F_IT_SHIFT\t\t\t5\n#define INT_STS2_GPIO2_R_IT_MASK\t\t\t0x10\n#define INT_STS2_GPIO2_R_IT_SHIFT\t\t\t4\n#define INT_STS2_GPIO1_F_IT_MASK\t\t\t0x08\n#define INT_STS2_GPIO1_F_IT_SHIFT\t\t\t3\n#define INT_STS2_GPIO1_R_IT_MASK\t\t\t0x04\n#define INT_STS2_GPIO1_R_IT_SHIFT\t\t\t2\n#define INT_STS2_GPIO0_F_IT_MASK\t\t\t0x02\n#define INT_STS2_GPIO0_F_IT_SHIFT\t\t\t1\n#define INT_STS2_GPIO0_R_IT_MASK\t\t\t0x01\n#define INT_STS2_GPIO0_R_IT_SHIFT\t\t\t0\n\n\n \n#define INT_MSK2_GPIO3_F_IT_MSK_MASK\t\t\t0x80\n#define INT_MSK2_GPIO3_F_IT_MSK_SHIFT\t\t\t7\n#define INT_MSK2_GPIO3_R_IT_MSK_MASK\t\t\t0x40\n#define INT_MSK2_GPIO3_R_IT_MSK_SHIFT\t\t\t6\n#define INT_MSK2_GPIO2_F_IT_MSK_MASK\t\t\t0x20\n#define INT_MSK2_GPIO2_F_IT_MSK_SHIFT\t\t\t5\n#define INT_MSK2_GPIO2_R_IT_MSK_MASK\t\t\t0x10\n#define INT_MSK2_GPIO2_R_IT_MSK_SHIFT\t\t\t4\n#define INT_MSK2_GPIO1_F_IT_MSK_MASK\t\t\t0x08\n#define INT_MSK2_GPIO1_F_IT_MSK_SHIFT\t\t\t3\n#define INT_MSK2_GPIO1_R_IT_MSK_MASK\t\t\t0x04\n#define INT_MSK2_GPIO1_R_IT_MSK_SHIFT\t\t\t2\n#define INT_MSK2_GPIO0_F_IT_MSK_MASK\t\t\t0x02\n#define INT_MSK2_GPIO0_F_IT_MSK_SHIFT\t\t\t1\n#define INT_MSK2_GPIO0_R_IT_MSK_MASK\t\t\t0x01\n#define INT_MSK2_GPIO0_R_IT_MSK_SHIFT\t\t\t0\n\n\n \n#define INT_STS3_PWRDN_IT_MASK\t\t\t\t0x80\n#define INT_STS3_PWRDN_IT_SHIFT\t\t\t\t7\n#define INT_STS3_VMBCH2_L_IT_MASK\t\t\t0x40\n#define INT_STS3_VMBCH2_L_IT_SHIFT\t\t\t6\n#define INT_STS3_VMBCH2_H_IT_MASK\t\t\t0x20\n#define INT_STS3_VMBCH2_H_IT_SHIFT\t\t\t5\n#define INT_STS3_WTCHDG_IT_MASK\t\t\t\t0x10\n#define INT_STS3_WTCHDG_IT_SHIFT\t\t\t4\n#define INT_STS3_GPIO5_F_IT_MASK\t\t\t0x08\n#define INT_STS3_GPIO5_F_IT_SHIFT\t\t\t3\n#define INT_STS3_GPIO5_R_IT_MASK\t\t\t0x04\n#define INT_STS3_GPIO5_R_IT_SHIFT\t\t\t2\n#define INT_STS3_GPIO4_F_IT_MASK\t\t\t0x02\n#define INT_STS3_GPIO4_F_IT_SHIFT\t\t\t1\n#define INT_STS3_GPIO4_R_IT_MASK\t\t\t0x01\n#define INT_STS3_GPIO4_R_IT_SHIFT\t\t\t0\n\n\n \n#define INT_MSK3_PWRDN_IT_MSK_MASK\t\t\t0x80\n#define INT_MSK3_PWRDN_IT_MSK_SHIFT\t\t\t7\n#define INT_MSK3_VMBCH2_L_IT_MSK_MASK\t\t\t0x40\n#define INT_MSK3_VMBCH2_L_IT_MSK_SHIFT\t\t\t6\n#define INT_MSK3_VMBCH2_H_IT_MSK_MASK\t\t\t0x20\n#define INT_MSK3_VMBCH2_H_IT_MSK_SHIFT\t\t\t5\n#define INT_MSK3_WTCHDG_IT_MSK_MASK\t\t\t0x10\n#define INT_MSK3_WTCHDG_IT_MSK_SHIFT\t\t\t4\n#define INT_MSK3_GPIO5_F_IT_MSK_MASK\t\t\t0x08\n#define INT_MSK3_GPIO5_F_IT_MSK_SHIFT\t\t\t3\n#define INT_MSK3_GPIO5_R_IT_MSK_MASK\t\t\t0x04\n#define INT_MSK3_GPIO5_R_IT_MSK_SHIFT\t\t\t2\n#define INT_MSK3_GPIO4_F_IT_MSK_MASK\t\t\t0x02\n#define INT_MSK3_GPIO4_F_IT_MSK_SHIFT\t\t\t1\n#define INT_MSK3_GPIO4_R_IT_MSK_MASK\t\t\t0x01\n#define INT_MSK3_GPIO4_R_IT_MSK_SHIFT\t\t\t0\n\n\n \n#define GPIO_SLEEP_MASK                         0x80\n#define GPIO_SLEEP_SHIFT                        7\n#define GPIO_DEB_MASK                           0x10\n#define GPIO_DEB_SHIFT                          4\n#define GPIO_PUEN_MASK                          0x08\n#define GPIO_PUEN_SHIFT                         3\n#define GPIO_CFG_MASK                           0x04\n#define GPIO_CFG_SHIFT                          2\n#define GPIO_STS_MASK                           0x02\n#define GPIO_STS_SHIFT                          1\n#define GPIO_SET_MASK                           0x01\n#define GPIO_SET_SHIFT                          0\n\n\n \n#define JTAGVERNUM_VERNUM_MASK\t\t\t\t0x0F\n#define JTAGVERNUM_VERNUM_SHIFT\t\t\t\t0\n\n\n \n#define VDDCTRL_ST_MASK                                  0x03\n#define VDDCTRL_ST_SHIFT                                 0\n\n\n \n#define VDDCTRL_OP_CMD_MASK                              0x80\n#define VDDCTRL_OP_CMD_SHIFT                             7\n#define VDDCTRL_OP_SEL_MASK                              0x7F\n#define VDDCTRL_OP_SEL_SHIFT                             0\n\n\n \n#define VDDCTRL_SR_SEL_MASK                              0x7F\n#define VDDCTRL_SR_SEL_SHIFT                             0\n\n\n \n#define TPS65910_IRQ_VBAT_VMBDCH\t\t\t0\n#define TPS65910_IRQ_VBAT_VMHI\t\t\t\t1\n#define TPS65910_IRQ_PWRON\t\t\t\t2\n#define TPS65910_IRQ_PWRON_LP\t\t\t\t3\n#define TPS65910_IRQ_PWRHOLD\t\t\t\t4\n#define TPS65910_IRQ_HOTDIE\t\t\t\t5\n#define TPS65910_IRQ_RTC_ALARM\t\t\t\t6\n#define TPS65910_IRQ_RTC_PERIOD\t\t\t\t7\n#define TPS65910_IRQ_GPIO_R\t\t\t\t8\n#define TPS65910_IRQ_GPIO_F\t\t\t\t9\n#define TPS65910_NUM_IRQ\t\t\t\t10\n\n#define TPS65911_IRQ_PWRHOLD_F\t\t\t\t0\n#define TPS65911_IRQ_VBAT_VMHI\t\t\t\t1\n#define TPS65911_IRQ_PWRON\t\t\t\t2\n#define TPS65911_IRQ_PWRON_LP\t\t\t\t3\n#define TPS65911_IRQ_PWRHOLD_R\t\t\t\t4\n#define TPS65911_IRQ_HOTDIE\t\t\t\t5\n#define TPS65911_IRQ_RTC_ALARM\t\t\t\t6\n#define TPS65911_IRQ_RTC_PERIOD\t\t\t\t7\n#define TPS65911_IRQ_GPIO0_R\t\t\t\t8\n#define TPS65911_IRQ_GPIO0_F\t\t\t\t9\n#define TPS65911_IRQ_GPIO1_R\t\t\t\t10\n#define TPS65911_IRQ_GPIO1_F\t\t\t\t11\n#define TPS65911_IRQ_GPIO2_R\t\t\t\t12\n#define TPS65911_IRQ_GPIO2_F\t\t\t\t13\n#define TPS65911_IRQ_GPIO3_R\t\t\t\t14\n#define TPS65911_IRQ_GPIO3_F\t\t\t\t15\n#define TPS65911_IRQ_GPIO4_R\t\t\t\t16\n#define TPS65911_IRQ_GPIO4_F\t\t\t\t17\n#define TPS65911_IRQ_GPIO5_R\t\t\t\t18\n#define TPS65911_IRQ_GPIO5_F\t\t\t\t19\n#define TPS65911_IRQ_WTCHDG\t\t\t\t20\n#define TPS65911_IRQ_VMBCH2_H\t\t\t\t21\n#define TPS65911_IRQ_VMBCH2_L\t\t\t\t22\n#define TPS65911_IRQ_PWRDN\t\t\t\t23\n\n#define TPS65911_NUM_IRQ\t\t\t\t24\n\n \n#define TPS65910_GPIO_DEB\t\t\t\tBIT(2)\n#define TPS65910_GPIO_PUEN\t\t\t\tBIT(3)\n#define TPS65910_GPIO_CFG\t\t\t\tBIT(2)\n#define TPS65910_GPIO_STS\t\t\t\tBIT(1)\n#define TPS65910_GPIO_SET\t\t\t\tBIT(0)\n\n \n#define TPS65910_NUM_GPIO\t\t\t\t6\n#define TPS65911_NUM_GPIO\t\t\t\t9\n#define TPS6591X_MAX_NUM_GPIO\t\t\t\t9\n\n \n#define TPS65910_REG_VRTC\t\t\t\t0\n#define TPS65910_REG_VIO\t\t\t\t1\n#define TPS65910_REG_VDD1\t\t\t\t2\n#define TPS65910_REG_VDD2\t\t\t\t3\n#define TPS65910_REG_VDD3\t\t\t\t4\n#define TPS65910_REG_VDIG1\t\t\t\t5\n#define TPS65910_REG_VDIG2\t\t\t\t6\n#define TPS65910_REG_VPLL\t\t\t\t7\n#define TPS65910_REG_VDAC\t\t\t\t8\n#define TPS65910_REG_VAUX1\t\t\t\t9\n#define TPS65910_REG_VAUX2\t\t\t\t10\n#define TPS65910_REG_VAUX33\t\t\t\t11\n#define TPS65910_REG_VMMC\t\t\t\t12\n#define TPS65910_REG_VBB\t\t\t\t13\n\n#define TPS65911_REG_VDDCTRL\t\t\t\t4\n#define TPS65911_REG_LDO1\t\t\t\t5\n#define TPS65911_REG_LDO2\t\t\t\t6\n#define TPS65911_REG_LDO3\t\t\t\t7\n#define TPS65911_REG_LDO4\t\t\t\t8\n#define TPS65911_REG_LDO5\t\t\t\t9\n#define TPS65911_REG_LDO6\t\t\t\t10\n#define TPS65911_REG_LDO7\t\t\t\t11\n#define TPS65911_REG_LDO8\t\t\t\t12\n\n \n#define TPS65910_NUM_REGS\t\t\t\t14\n\n \n#define TPS65910_SLEEP_CONTROL_EXT_INPUT_EN1\t\t0x1\n#define TPS65910_SLEEP_CONTROL_EXT_INPUT_EN2\t\t0x2\n#define TPS65910_SLEEP_CONTROL_EXT_INPUT_EN3\t\t0x4\n#define TPS65911_SLEEP_CONTROL_EXT_INPUT_SLEEP\t\t0x8\n\n \nstruct tps65910_sleep_keepon_data {\n\tunsigned therm_keepon:1;\n\tunsigned clkout32k_keepon:1;\n\tunsigned i2chs_keepon:1;\n};\n\n \n\nstruct tps65910_board {\n\tint gpio_base;\n\tint irq;\n\tint irq_base;\n\tint vmbch_threshold;\n\tint vmbch2_threshold;\n\tbool en_ck32k_xtal;\n\tbool en_dev_slp;\n\tbool pm_off;\n\tstruct tps65910_sleep_keepon_data slp_keepon;\n\tbool en_gpio_sleep[TPS6591X_MAX_NUM_GPIO];\n\tunsigned long regulator_ext_sleep_control[TPS65910_NUM_REGS];\n\tstruct regulator_init_data *tps65910_pmic_init_data[TPS65910_NUM_REGS];\n};\n\n \n\nstruct tps65910 {\n\tstruct device *dev;\n\tstruct i2c_client *i2c_client;\n\tstruct regmap *regmap;\n\tunsigned long id;\n\n\t \n\tstruct tps65910_board *of_plat_data;\n\n\t \n\tint chip_irq;\n\tstruct regmap_irq_chip_data *irq_data;\n};\n\nstruct tps65910_platform_data {\n\tint irq;\n\tint irq_base;\n};\n\nstatic inline int tps65910_chip_id(struct tps65910 *tps65910)\n{\n\treturn tps65910->id;\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}