Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: Schema.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Schema.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Schema"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Schema
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/Project UKLADY/ISE/SudokuProjekt/Background.vhd" in Library work.
Entity <background> compiled.
Entity <background> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/Project UKLADY/ISE/SudokuProjekt/VideoDrv.vhd" in Library work.
Architecture behavioral of Entity videodrv is up to date.
Compiling vhdl file "F:/Project UKLADY/ISE/SudokuProjekt/Schema.vhf" in Library work.
Architecture behavioral of Entity schema is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Schema> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <background> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VideoDrv> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Schema> in library <work> (Architecture <behavioral>).
Entity <Schema> analyzed. Unit <Schema> generated.

Analyzing Entity <background> in library <work> (Architecture <behavioral>).
Entity <background> analyzed. Unit <background> generated.

Analyzing Entity <VideoDrv> in library <work> (Architecture <behavioral>).
Entity <VideoDrv> analyzed. Unit <VideoDrv> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <background>.
    Related source file is "F:/Project UKLADY/ISE/SudokuProjekt/Background.vhd".
WARNING:Xst:1780 - Signal <status> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <clk_2>.
    Found 20-bit up counter for signal <clock>.
    Found 10-bit comparator greater for signal <rgb$cmp_gt0000> created at line 97.
    Found 9-bit comparator greater for signal <rgb$cmp_gt0001> created at line 97.
    Found 10-bit comparator less for signal <rgb$cmp_lt0000> created at line 97.
    Found 9-bit comparator less for signal <rgb$cmp_lt0001> created at line 97.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <background> synthesized.


Synthesizing Unit <VideoDrv>.
    Related source file is "F:/Project UKLADY/ISE/SudokuProjekt/VideoDrv.vhd".
    Found 10-bit comparator less for signal <bout$cmp_lt0000> created at line 84.
    Found 10-bit comparator less for signal <bout$cmp_lt0001> created at line 84.
    Found 1-bit register for signal <clk_2>.
    Found 10-bit comparator greatequal for signal <hs$cmp_ge0000> created at line 79.
    Found 10-bit comparator less for signal <hs$cmp_lt0000> created at line 79.
    Found 10-bit comparator greatequal for signal <vs$cmp_ge0000> created at line 80.
    Found 10-bit comparator less for signal <vs$cmp_lt0000> created at line 80.
    Found 10-bit subtractor for signal <x$addsub0000> created at line 98.
    Found 10-bit comparator greatequal for signal <x$cmp_ge0000> created at line 97.
    Found 10-bit up counter for signal <xcounter>.
    Found 9-bit subtractor for signal <y$addsub0000> created at line 107.
    Found 10-bit comparator greatequal for signal <y$cmp_ge0000> created at line 106.
    Found 10-bit up counter for signal <ycounter>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <VideoDrv> synthesized.


Synthesizing Unit <Schema>.
    Related source file is "F:/Project UKLADY/ISE/SudokuProjekt/Schema.vhf".
Unit <Schema> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 1
 9-bit subtractor                                      : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 20-bit up counter                                     : 1
# Registers                                            : 1
 1-bit register                                        : 1
# Comparators                                          : 12
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 5
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 1
 9-bit subtractor                                      : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 12
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 5
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Schema> ...

Optimizing unit <VideoDrv> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Schema, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Schema.ngr
Top Level Output File Name         : Schema
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 124
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 21
#      LUT2                        : 2
#      LUT3                        : 8
#      LUT4                        : 22
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 26
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 21
#      FDR                         : 11
#      FDRE                        : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       35  out of   4656     0%  
 Number of Slice Flip Flops:             21  out of   9312     0%  
 Number of 4 input LUTs:                 63  out of   9312     0%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    232     2%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2/clk_21                      | BUFG                   | 20    |
Clk_50MHz                          | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.941ns (Maximum Frequency: 168.322MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 12.205ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/clk_21'
  Clock period: 5.941ns (frequency: 168.322MHz)
  Total number of paths / destination ports: 510 / 50
-------------------------------------------------------------------------
Delay:               5.941ns (Levels of Logic = 3)
  Source:            XLXI_2/xcounter_7 (FF)
  Destination:       XLXI_2/ycounter_9 (FF)
  Source Clock:      XLXI_2/clk_21 rising
  Destination Clock: XLXI_2/clk_21 rising

  Data Path: XLXI_2/xcounter_7 to XLXI_2/ycounter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.591   0.886  XLXI_2/xcounter_7 (XLXI_2/xcounter_7)
     LUT4_D:I3->O          1   0.704   0.455  XLXI_2/ycounter_and0000112 (XLXI_2/ycounter_and0000112)
     LUT4_L:I2->LO         1   0.704   0.104  XLXI_2/ycounter_and0000122 (XLXI_2/ycounter_cmp_eq0000)
     LUT4:I3->O           10   0.704   0.882  XLXI_2/ycounter_and0000 (XLXI_2/ycounter_and0000)
     FDRE:R                    0.911          XLXI_2/ycounter_0
    ----------------------------------------
    Total                      5.941ns (3.614ns logic, 2.327ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            XLXI_2/clk_2 (FF)
  Destination:       XLXI_2/clk_2 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_2/clk_2 to XLXI_2/clk_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  XLXI_2/clk_2 (XLXI_2/clk_21)
     FDR:R                     0.911          XLXI_2/clk_2
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/clk_21'
  Total number of paths / destination ports: 489 / 5
-------------------------------------------------------------------------
Offset:              12.205ns (Levels of Logic = 8)
  Source:            XLXI_2/ycounter_0 (FF)
  Destination:       VGA_B (PAD)
  Source Clock:      XLXI_2/clk_21 rising

  Data Path: XLXI_2/ycounter_0 to VGA_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.706  XLXI_2/ycounter_0 (XLXI_2/ycounter_0)
     LUT3:I0->O            2   0.704   0.526  XLXI_2/ycounter_and000031 (XLXI_2/N7)
     LUT3:I1->O            1   0.704   0.424  XLXI_2/bout_cmp_lt00012_SW0 (N10)
     LUT4:I3->O            4   0.704   0.591  XLXI_2/bout_cmp_lt00012 (XLXI_2/bout_cmp_lt0001)
     LUT4:I3->O            1   0.704   0.595  XLXI_2/gout280 (XLXI_2/gout280)
     LUT4:I0->O            1   0.704   0.000  XLXI_2/gout418_SW0_G (N37)
     MUXF5:I1->O           1   0.321   0.424  XLXI_2/gout418_SW0 (N32)
     LUT4:I3->O            3   0.704   0.531  XLXI_2/gout418 (VGA_B_OBUF)
     OBUF:I->O                 3.272          VGA_B_OBUF (VGA_B)
    ----------------------------------------
    Total                     12.205ns (8.408ns logic, 3.797ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.41 secs
 
--> 

Total memory usage is 206036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

