// Seed: 4027552311
module module_0 (
    input id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    input reg id_7,
    output id_8,
    output id_9
);
  assign id_4 = 1;
  assign id_7 = 1 ? (id_7 & id_6) : 1;
  logic id_10;
  always @(posedge id_9[1'b0]) if (id_10) if (id_4[1'd0] - 1) id_7 <= id_8;
endmodule
