$date
	Sat Aug 19 22:33:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$scope module ct $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 4 $ out [3:0] $end
$scope module tff0 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 % d $end
$var wire 1 & q $end
$scope module dff0 $end
$var wire 1 % D $end
$var wire 1 # clk $end
$var wire 1 " reset_n $end
$var reg 1 & Q $end
$upscope $end
$upscope $end
$scope module tff1 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 ' d $end
$var wire 1 ( q $end
$scope module dff0 $end
$var wire 1 ' D $end
$var wire 1 # clk $end
$var wire 1 " reset_n $end
$var reg 1 ( Q $end
$upscope $end
$upscope $end
$scope module tff2 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 ) d $end
$var wire 1 * q $end
$scope module dff0 $end
$var wire 1 ) D $end
$var wire 1 # clk $end
$var wire 1 " reset_n $end
$var reg 1 * Q $end
$upscope $end
$upscope $end
$scope module tff3 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 + d $end
$var wire 1 , q $end
$scope module dff0 $end
$var wire 1 + D $end
$var wire 1 # clk $end
$var wire 1 " reset_n $end
$var reg 1 , Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
x)
x(
x'
x&
x%
bx $
0#
x"
bx !
$end
#5
1#
#10
0#
#15
1#
#20
0#
#25
1#
#30
0#
#35
1#
#40
0#
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
