{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/clockDivider24.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/input_pre_data_module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/input_pre_sram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/IRCAM.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/PingPongBuffer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/top_input_pre_data_module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/UART_RX.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/asl_soc/testbench/tb_top_input.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/document/GitHub/PE_module/asl_soc/testbench/clkdiv.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/document/GitHub/PE_module/asl_soc/asl_soc/impl/temp/rtl_parser.result",
 "Top" : "tb_top_input",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}