module add3(in, out);
	input [3:0] in;
	output [3:0] out;
	reg [3:0] out;
endmodule