/* Generated by Yosys 0.9+2406 (git sha1 f44a4f90, gcc 8.4.0 -fPIC -Os) */

module counter(clk_counter, rst_counter, \q_counter[0] , \q_counter[1] , \q_counter[2] , \q_counter[3] , \q_counter[4] , \q_counter[5] , \q_counter[6] , \q_counter[7] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  input clk_counter;
  output \q_counter[0] ;
  output \q_counter[1] ;
  output \q_counter[2] ;
  output \q_counter[3] ;
  output \q_counter[4] ;
  output \q_counter[5] ;
  output \q_counter[6] ;
  output \q_counter[7] ;
  input rst_counter;
  dff _15_ (
    .C(clk_counter),
    .D(_00_),
    .Q(\q_counter[0] )
  );
  dff _16_ (
    .C(clk_counter),
    .D(_01_),
    .Q(\q_counter[1] )
  );
  dff _17_ (
    .C(clk_counter),
    .D(_02_),
    .Q(\q_counter[2] )
  );
  dff _18_ (
    .C(clk_counter),
    .D(_03_),
    .Q(\q_counter[3] )
  );
  dff _19_ (
    .C(clk_counter),
    .D(_04_),
    .Q(\q_counter[4] )
  );
  dff _20_ (
    .C(clk_counter),
    .D(_05_),
    .Q(\q_counter[5] )
  );
  dff _21_ (
    .C(clk_counter),
    .D(_06_),
    .Q(\q_counter[6] )
  );
  dff _22_ (
    .C(clk_counter),
    .D(_07_),
    .Q(\q_counter[7] )
  );
  assign _00_ = 4'h1 >> { rst_counter, \q_counter[0]  };
  assign _10_ = 8'h80 >> { _09_, \q_counter[4] , \q_counter[5]  };
  assign _07_ = 8'h06 >> { rst_counter, _11_, \q_counter[7]  };
  assign _11_ = 16'h8000 >> { _09_, \q_counter[4] , \q_counter[5] , \q_counter[6]  };
  assign _01_ = 8'h06 >> { rst_counter, \q_counter[0] , \q_counter[1]  };
  assign _02_ = 16'h1222 >> { \q_counter[0] , \q_counter[1] , rst_counter, \q_counter[2]  };
  assign _03_ = 8'h06 >> { rst_counter, _08_, \q_counter[3]  };
  assign _08_ = 8'h80 >> { \q_counter[0] , \q_counter[1] , \q_counter[2]  };
  assign _04_ = 8'h06 >> { rst_counter, _09_, \q_counter[4]  };
  assign _09_ = 16'h8000 >> { \q_counter[0] , \q_counter[1] , \q_counter[2] , \q_counter[3]  };
  assign _05_ = 16'h1222 >> { _09_, \q_counter[4] , rst_counter, \q_counter[5]  };
  assign _06_ = 8'h06 >> { rst_counter, _10_, \q_counter[6]  };
  assign _12_ = 1'h0;
  assign _13_ = 1'h1;
  assign _14_ = 1'hx;
endmodule
