OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/pinarizmir/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/project2/runs/RUN_2025.04.21_19.44.13/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   project2
Die area:                 ( 0 0 ) ( 100000 150000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1400
Number of terminals:      29
Number of snets:          2
Number of nets:           301

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 188.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 13920.
[INFO DRT-0033] mcon shape region query size = 9048.
[INFO DRT-0033] met1 shape region query size = 3118.
[INFO DRT-0033] via shape region query size = 960.
[INFO DRT-0033] met2 shape region query size = 576.
[INFO DRT-0033] via2 shape region query size = 768.
[INFO DRT-0033] met3 shape region query size = 603.
[INFO DRT-0033] via3 shape region query size = 768.
[INFO DRT-0033] met4 shape region query size = 248.
[INFO DRT-0033] via4 shape region query size = 40.
[INFO DRT-0033] met5 shape region query size = 60.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 620 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 170 unique inst patterns.
[INFO DRT-0084]   Complete 249 groups.
#scanned instances     = 1400
#unique  instances     = 188
#stdCellGenAp          = 4680
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 3602
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 996
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:05, memory = 124.81 (MB), peak = 124.81 (MB)

Number of guides:     4253

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 21 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 982.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1056.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 793.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 276.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 89.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 2.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1864 vertical wires in 1 frboxes and 1334 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 425 vertical wires in 1 frboxes and 429 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 132.28 (MB), peak = 132.28 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 132.28 (MB), peak = 132.28 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 156.12 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 147.29 (MB).
    Completing 30% with 59 violations.
    elapsed time = 00:00:04, memory = 154.81 (MB).
    Completing 40% with 125 violations.
    elapsed time = 00:00:05, memory = 175.92 (MB).
    Completing 50% with 125 violations.
    elapsed time = 00:00:07, memory = 176.69 (MB).
    Completing 60% with 234 violations.
    elapsed time = 00:00:11, memory = 179.12 (MB).
[INFO DRT-0199]   Number of violations = 481.
Viol/Layer        met1   met2   met3   met4
Metal Spacing       14     40     12      0
Recheck             85     56     19      4
Short              131    112      8      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:11, memory = 517.36 (MB), peak = 517.36 (MB)
Total wire length = 32712 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11292 um.
Total wire length on LAYER met2 = 13182 um.
Total wire length on LAYER met3 = 4952 um.
Total wire length on LAYER met4 = 3234 um.
Total wire length on LAYER met5 = 50 um.
Total number of vias = 3259.
Up-via summary (total 3259):

-----------------------
 FR_MASTERSLICE       0
            li1     998
           met1    1656
           met2     405
           met3     196
           met4       4
-----------------------
                   3259


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 481 violations.
    elapsed time = 00:00:00, memory = 517.36 (MB).
    Completing 20% with 481 violations.
    elapsed time = 00:00:00, memory = 517.36 (MB).
    Completing 30% with 481 violations.
    elapsed time = 00:00:00, memory = 517.36 (MB).
    Completing 40% with 443 violations.
    elapsed time = 00:00:01, memory = 517.36 (MB).
    Completing 50% with 443 violations.
    elapsed time = 00:00:01, memory = 517.36 (MB).
    Completing 60% with 443 violations.
    elapsed time = 00:00:01, memory = 517.36 (MB).
    Completing 70% with 439 violations.
    elapsed time = 00:00:02, memory = 517.36 (MB).
    Completing 80% with 439 violations.
    elapsed time = 00:00:03, memory = 521.16 (MB).
    Completing 90% with 297 violations.
    elapsed time = 00:00:03, memory = 521.16 (MB).
    Completing 100% with 183 violations.
    elapsed time = 00:00:10, memory = 521.16 (MB).
[INFO DRT-0199]   Number of violations = 183.
Viol/Layer        met1   met2   met3
Metal Spacing       11     40     11
Short               96     22      3
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:10, memory = 521.54 (MB), peak = 521.54 (MB)
Total wire length = 32498 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11322 um.
Total wire length on LAYER met2 = 13119 um.
Total wire length on LAYER met3 = 4839 um.
Total wire length on LAYER met4 = 3178 um.
Total wire length on LAYER met5 = 39 um.
Total number of vias = 3246.
Up-via summary (total 3246):

-----------------------
 FR_MASTERSLICE       0
            li1     998
           met1    1676
           met2     382
           met3     186
           met4       4
-----------------------
                   3246


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 183 violations.
    elapsed time = 00:00:00, memory = 521.54 (MB).
    Completing 20% with 183 violations.
    elapsed time = 00:00:00, memory = 521.54 (MB).
    Completing 30% with 183 violations.
    elapsed time = 00:00:01, memory = 521.54 (MB).
    Completing 40% with 151 violations.
    elapsed time = 00:00:01, memory = 521.54 (MB).
    Completing 50% with 151 violations.
    elapsed time = 00:00:01, memory = 521.54 (MB).
    Completing 60% with 151 violations.
    elapsed time = 00:00:03, memory = 521.54 (MB).
    Completing 70% with 139 violations.
    elapsed time = 00:00:03, memory = 521.54 (MB).
    Completing 80% with 139 violations.
    elapsed time = 00:00:06, memory = 521.62 (MB).
    Completing 90% with 151 violations.
    elapsed time = 00:00:06, memory = 521.62 (MB).
    Completing 100% with 141 violations.
    elapsed time = 00:00:10, memory = 521.62 (MB).
[INFO DRT-0199]   Number of violations = 141.
Viol/Layer        met1   met2   met3   met4
Metal Spacing       12     28      8      0
Short               70     21      1      1
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:10, memory = 521.62 (MB), peak = 533.39 (MB)
Total wire length = 32150 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11096 um.
Total wire length on LAYER met2 = 13130 um.
Total wire length on LAYER met3 = 4761 um.
Total wire length on LAYER met4 = 3162 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3197.
Up-via summary (total 3197):

-----------------------
 FR_MASTERSLICE       0
            li1     998
           met1    1639
           met2     387
           met3     173
           met4       0
-----------------------
                   3197


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 141 violations.
    elapsed time = 00:00:00, memory = 521.62 (MB).
    Completing 20% with 141 violations.
    elapsed time = 00:00:00, memory = 521.62 (MB).
    Completing 30% with 116 violations.
    elapsed time = 00:00:08, memory = 535.47 (MB).
    Completing 40% with 116 violations.
    elapsed time = 00:00:09, memory = 535.47 (MB).
    Completing 50% with 116 violations.
    elapsed time = 00:00:12, memory = 535.47 (MB).
    Completing 60% with 106 violations.
    elapsed time = 00:00:23, memory = 535.47 (MB).
[INFO DRT-0199]   Number of violations = 106.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        7     22      3      0
Min Hole             0      1      0      0
Short               50     21      1      1
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:24, memory = 535.47 (MB), peak = 535.47 (MB)
Total wire length = 32189 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11125 um.
Total wire length on LAYER met2 = 13127 um.
Total wire length on LAYER met3 = 4734 um.
Total wire length on LAYER met4 = 3202 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3245.
Up-via summary (total 3245):

-----------------------
 FR_MASTERSLICE       0
            li1     998
           met1    1664
           met2     402
           met3     181
           met4       0
-----------------------
                   3245


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 106 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 20% with 106 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 30% with 106 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 40% with 105 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 50% with 105 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 60% with 105 violations.
    elapsed time = 00:00:04, memory = 535.47 (MB).
    Completing 70% with 79 violations.
    elapsed time = 00:00:04, memory = 535.47 (MB).
    Completing 80% with 79 violations.
    elapsed time = 00:00:04, memory = 535.47 (MB).
    Completing 90% with 75 violations.
    elapsed time = 00:00:04, memory = 535.47 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:06, memory = 535.47 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1   met2
Metal Spacing        1      0
Short                6      5
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 535.47 (MB), peak = 535.47 (MB)
Total wire length = 32258 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11074 um.
Total wire length on LAYER met2 = 12946 um.
Total wire length on LAYER met3 = 4802 um.
Total wire length on LAYER met4 = 3435 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3289.
Up-via summary (total 3289):

-----------------------
 FR_MASTERSLICE       0
            li1     998
           met1    1686
           met2     412
           met3     193
           met4       0
-----------------------
                   3289


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:01, memory = 535.47 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:01, memory = 535.47 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:01, memory = 535.47 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:01, memory = 535.47 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:02, memory = 535.47 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 535.47 (MB), peak = 535.47 (MB)
Total wire length = 32246 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11061 um.
Total wire length on LAYER met2 = 12942 um.
Total wire length on LAYER met3 = 4807 um.
Total wire length on LAYER met4 = 3435 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3283.
Up-via summary (total 3283):

-----------------------
 FR_MASTERSLICE       0
            li1     998
           met1    1681
           met2     411
           met3     193
           met4       0
-----------------------
                   3283


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 535.47 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 535.47 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 535.47 (MB), peak = 535.47 (MB)
Total wire length = 32225 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11033 um.
Total wire length on LAYER met2 = 12917 um.
Total wire length on LAYER met3 = 4803 um.
Total wire length on LAYER met4 = 3471 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3286.
Up-via summary (total 3286):

-----------------------
 FR_MASTERSLICE       0
            li1     998
           met1    1680
           met2     415
           met3     193
           met4       0
-----------------------
                   3286


[INFO DRT-0198] Complete detail routing.
Total wire length = 32225 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11033 um.
Total wire length on LAYER met2 = 12917 um.
Total wire length on LAYER met3 = 4803 um.
Total wire length on LAYER met4 = 3471 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3286.
Up-via summary (total 3286):

-----------------------
 FR_MASTERSLICE       0
            li1     998
           met1    1680
           met2     415
           met3     193
           met4       0
-----------------------
                   3286


[INFO DRT-0267] cpu time = 00:01:16, elapsed time = 00:01:08, memory = 535.47 (MB), peak = 535.47 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/project2/runs/RUN_2025.04.21_19.44.13/results/routing/project2.odb'…
Writing netlist to '/openlane/designs/project2/runs/RUN_2025.04.21_19.44.13/results/routing/project2.nl.v'…
Writing powered netlist to '/openlane/designs/project2/runs/RUN_2025.04.21_19.44.13/results/routing/project2.pnl.v'…
Writing layout to '/openlane/designs/project2/runs/RUN_2025.04.21_19.44.13/results/routing/project2.def'…
