/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a17b345df1024ccdab6baa81f90ca926.v:1.1-12.10" *)
module tetR_and(clk, lacI_expr, tat_expr, out);
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a17b345df1024ccdab6baa81f90ca926.v:5.5-11.8" *)
  wire _0_;
  wire _1_;
  wire _2_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a17b345df1024ccdab6baa81f90ca926.v:1.28-1.31" *)
  input clk;
  wire clk;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a17b345df1024ccdab6baa81f90ca926.v:2.32-2.41" *)
  input lacI_expr;
  wire lacI_expr;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a17b345df1024ccdab6baa81f90ca926.v:4.32-4.35" *)
  output out;
  wire out;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a17b345df1024ccdab6baa81f90ca926.v:3.32-3.40" *)
  input tat_expr;
  wire tat_expr;
  \$_NOT_  _3_ (
    .A(lacI_expr),
    .Y(_1_)
  );
  \$_NOT_  _4_ (
    .A(tat_expr),
    .Y(_2_)
  );
  \$_NOR_  _5_ (
    .A(_1_),
    .B(_2_),
    .Y(_0_)
  );
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_a17b345df1024ccdab6baa81f90ca926.v:5.5-11.8" *)
  \$_DFF_P_  out_reg /* _6_ */ (
    .C(clk),
    .D(_0_),
    .Q(out)
  );
endmodule
