
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013253                       # Number of seconds simulated
sim_ticks                                 13252985000                       # Number of ticks simulated
final_tick                                13252985000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122378                       # Simulator instruction rate (inst/s)
host_op_rate                                   245782                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              125128906                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448788                       # Number of bytes of host memory used
host_seconds                                   105.91                       # Real time elapsed on the host
sim_insts                                    12961650                       # Number of instructions simulated
sim_ops                                      26031891                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13252985000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          90112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       40386176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40476288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        90112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         90112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1582144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1582144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          631034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              632442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24721                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24721                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6799374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        3047326772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3054126146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6799374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6799374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      119380200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            119380200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      119380200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6799374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       3047326772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3173506346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    611522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005224971750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          383                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          383                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1241571                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5975                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      632443                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25619                       # Number of write requests accepted
system.mem_ctrls.readBursts                    632443                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25619                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               39225216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1251136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  405312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40476352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1639616                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  19549                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19267                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             81312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             89805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            123382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            98554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              168                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   13252983000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                632443                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25619                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  196058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  154826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   82803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    846.004526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   714.770542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.593610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2168      4.63%      4.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2699      5.76%     10.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1660      3.54%     13.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1459      3.11%     17.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1602      3.42%     20.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1436      3.07%     23.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1688      3.60%     27.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1513      3.23%     30.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32617     69.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46842                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1600.237598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    239.915609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1747.785999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           207     54.05%     54.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.52%     54.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.26%     54.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.26%     55.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.52%     55.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.52%     56.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.52%     56.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            6      1.57%     58.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            3      0.78%     59.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           42     10.97%     69.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           20      5.22%     75.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           73     19.06%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           17      4.44%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            5      1.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           383                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.535248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.512469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.885122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              279     72.85%     72.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.04%     73.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               99     25.85%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           383                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        87808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     39137408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       405312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 6625526.249369481578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2953101357.920498847961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 30582695.143773268908                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       631034                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25619                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     55857750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  18812823750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 330301083500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39643.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29812.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12892817.19                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   7376919000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             18868681500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3064470000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12036.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30786.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2959.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        30.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3054.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    123.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   566791                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5582                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.88                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      20139.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 80246460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 42629235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               819407820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               26110440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1034439120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1395409590                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             25725600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4379967780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       145434240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         36830400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7986347475                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            602.607448                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          10125236000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     11455000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     437580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    141629250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    378899250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2678565500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   9604856000                       # Time in different power states
system.mem_ctrls_1.actEnergy                254291100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                135136155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3556648200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6947820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1035053760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3530454030                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             20800320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2383934940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        35051520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         36286140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10994603985                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            829.594539                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5456248000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     437840000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    137386750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     91282750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    7351837000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5227578500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13252985000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  597756                       # Number of BP lookups
system.cpu.branchPred.condPredicted            597756                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18535                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               489070                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   92463                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                578                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          489070                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             321898                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           167172                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4152                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13252985000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     7349454                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      501035                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1418                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           158                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  13252985000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13252985000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1243062                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           313                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     13252985000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         26505971                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1297808                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13453315                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      597756                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             414361                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25104191                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   37652                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  174                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1138                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          379                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1242859                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2993                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           26422552                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.024461                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.537553                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22278068     84.31%     84.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   125804      0.48%     84.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   334344      1.27%     86.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   229186      0.87%     86.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   167325      0.63%     87.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   287237      1.09%     88.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   149678      0.57%     89.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   224008      0.85%     90.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2626902      9.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             26422552                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.022552                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.507558                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   980132                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              21899555                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2134078                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1389961                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18826                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26612105                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18826                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1516711                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                15169527                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7169                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2866050                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6844269                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26519296                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5776                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3039936                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                4060956                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 178829                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            29254995                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              55636595                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19249549                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          27138673                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              28681691                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   573304                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                157                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            110                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8193813                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5085266                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              506197                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            212977                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            53723                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   26416813                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 217                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  28428360                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5150                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          385138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       614194                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            153                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      26422552                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.075913                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.989787                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18447753     69.82%     69.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1317365      4.99%     74.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1885740      7.14%     81.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              995878      3.77%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1475254      5.58%     91.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              755489      2.86%     94.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              654125      2.48%     96.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              378914      1.43%     98.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              512034      1.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        26422552                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   28478      3.65%      3.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 16245      2.08%      5.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      5.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     27      0.00%      5.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                106292     13.63%     19.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    6      0.00%     19.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            155274     19.91%     39.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            28990      3.72%     43.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1387      0.18%     43.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   590      0.08%     43.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            442489     56.74%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               82      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             16160      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8923595     31.39%     31.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40073      0.14%     31.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1633      0.01%     31.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4283414     15.07%     46.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     46.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  760      0.00%     46.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81788      0.29%     46.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     46.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1904      0.01%     46.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2961053     10.42%     57.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                764      0.00%     57.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310008      8.13%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30019      0.11%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080002      7.32%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               857498      3.02%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              350999      1.23%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6337723     22.29%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150903      0.53%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               28428360                       # Type of FU issued
system.cpu.iq.rate                           1.072527                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      779871                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027433                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           39190449                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6795145                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6338160                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            44873844                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           20007168                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     19892792                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6379225                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                22812846                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           429659                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        92148                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          149                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        11623                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10006                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       2140111                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18826                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                11666245                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1331263                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            26417030                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             17772                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5085266                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               506197                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                139                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 260309                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                893368                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            149                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12899                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8032                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                20931                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              28387433                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               7168560                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             40927                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      7669587                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   549890                       # Number of branches executed
system.cpu.iew.exec_stores                     501027                       # Number of stores executed
system.cpu.iew.exec_rate                     1.070983                       # Inst execution rate
system.cpu.iew.wb_sent                       26235898                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      26230952                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16254057                       # num instructions producing a value
system.cpu.iew.wb_consumers                  26333191                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.989624                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.617246                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          386304                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18699                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     26359279                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.987580                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.387515                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21324520     80.90%     80.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       587735      2.23%     83.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1058610      4.02%     87.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       276369      1.05%     88.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       273272      1.04%     89.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       337547      1.28%     90.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        77731      0.29%     90.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       137340      0.52%     91.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2286155      8.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     26359279                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12961650                       # Number of instructions committed
system.cpu.commit.committedOps               26031891                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487692                       # Number of memory references committed
system.cpu.commit.loads                       4993118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     535147                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   19885362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10456289                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12441      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8746725     33.60%     33.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.15%     33.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     33.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     16.44%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80745      0.31%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     50.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.37%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      8.87%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      7.99%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821880      3.16%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.32%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.02%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          26031891                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2286155                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     50491319                       # The number of ROB reads
system.cpu.rob.rob_writes                    52900128                       # The number of ROB writes
system.cpu.timesIdled                             865                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12961650                       # Number of Instructions Simulated
system.cpu.committedOps                      26031891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.044953                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.044953                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.489009                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.489009                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 23050279                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5471103                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  27115893                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 19741378                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2300085                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3698666                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8758904                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13252985000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.954826                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4582156                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            630906                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.262819                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.954826                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999647                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999647                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11091436                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11091436                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13252985000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3465674                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3465674                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       486940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         486940                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      3952614                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3952614                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3952614                       # number of overall hits
system.cpu.dcache.overall_hits::total         3952614                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1269949                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1269949                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         7638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7638                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      1277587                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1277587                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1277587                       # number of overall misses
system.cpu.dcache.overall_misses::total       1277587                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  68227686500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  68227686500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    284355709                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    284355709                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  68512042209                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  68512042209                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  68512042209                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  68512042209                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4735623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4735623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5230201                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5230201                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5230201                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5230201                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.268169                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.268169                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015443                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015443                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.244271                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.244271                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.244271                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.244271                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53724.745246                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53724.745246                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37229.079471                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37229.079471                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53626.126604                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53626.126604                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53626.126604                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53626.126604                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     12114437                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          889                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            316533                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.272272                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    80.818182                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24721                       # number of writebacks
system.cpu.dcache.writebacks::total             24721                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       643777                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       643777                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2776                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2776                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       646553                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       646553                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       646553                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       646553                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       626172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       626172                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4862                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4862                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       631034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       631034                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       631034                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  38480489500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38480489500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    209167116                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    209167116                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38689656616                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38689656616                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38689656616                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38689656616                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.132226                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.132226                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009831                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009831                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.120652                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.120652                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.120652                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.120652                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61453.545511                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61453.545511                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43020.797203                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43020.797203                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61311.524602                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61311.524602                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61311.524602                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61311.524602                       # average overall mshr miss latency
system.cpu.dcache.replacements                 630906                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13252985000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.827079                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              371710                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               898                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            413.930958                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.827079                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          222                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2487127                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2487127                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13252985000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1241007                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1241007                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1241007                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1241007                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1241007                       # number of overall hits
system.cpu.icache.overall_hits::total         1241007                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1852                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1852                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1852                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1852                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1852                       # number of overall misses
system.cpu.icache.overall_misses::total          1852                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    124470499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124470499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    124470499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124470499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    124470499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124470499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1242859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1242859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1242859                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1242859                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1242859                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1242859                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001490                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001490                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001490                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001490                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001490                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001490                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67208.692765                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67208.692765                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67208.692765                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67208.692765                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67208.692765                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67208.692765                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          388                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          898                       # number of writebacks
system.cpu.icache.writebacks::total               898                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          442                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          442                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          442                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          442                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          442                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          442                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1410                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1410                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1410                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1410                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1410                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1410                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    101101499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    101101499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    101101499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    101101499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    101101499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    101101499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001134                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001134                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001134                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001134                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71703.190780                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71703.190780                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71703.190780                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71703.190780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71703.190780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71703.190780                       # average overall mshr miss latency
system.cpu.icache.replacements                    898                       # number of replacements
system.membus.snoop_filter.tot_requests       1264248                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       631805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  13252985000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             627580                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24721                       # Transaction distribution
system.membus.trans_dist::WritebackClean          898                       # Transaction distribution
system.membus.trans_dist::CleanEvict           606185                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4863                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4863                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1410                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        626171                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1892974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1892974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1896690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       147584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       147584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     41968320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     41968320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                42115904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            632444                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004534                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  632431    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              632444                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1485371500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              11.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7497492                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         3286021996                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             24.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
