[{"name": "\u9ad8\u7acb\u4eba", "email": "ljkau@ntut.edu.tw", "latestUpdate": "2010-02-22 23:19:35", "objective": "\u77ad\u89e3\u7d44\u5408\u908f\u8f2f\u8207\u5e8f\u5411\u908f\u8f2f\u96fb\u8def\u4e4b\u5206\u6790\uff0c\u8a2d\u8a08\u53ca\u7c21\u5316\u4e4b\u65b9\u6cd5\uff0c\u5167\u5bb9\u5305\u542b\uff1a\r\n1.\u6578\u7cfb\uff1a\u6578\u4f4d\u7cfb\u7d71\u6240\u4f7f\u7528\u4e4b\u5404\u7a2e\u6578\u5b57\u7cfb\u7d71\u53ca\u5176\u8f49\u63db\u4e4b\u65b9\u6cd5\r\n2.\u5e03\u6c0f\u4ee3\u6578\uff1a\u4e86\u89e3\u5e03\u6c0f\u4ee3\u6578\u7684\u57fa\u672c\u904b\u7b97\u6cd5\u548c\u5b9a\u5f8b\uff0c\u53ca\u8a8d\u8b58\u57fa\u672c\u908f\u8f2f \u53ca\u908f\u8f2f\u9598\r\n3.\u5e03\u6c0f\u4ee3\u6578\u4e4b\u7c21\u5316\uff1a\u4ecb\u7d39\u5404\u7a2e\u5e03\u6c0f\u4ee3\u6578\u4e4b\u7c21\u5316\u65b9\u6cd5\r\n4.\u7d44\u5408\u908f\u8f2f\uff1a\u4f9d\u64da\u5e03\u6c0f\u4ee3\u6578\u53ca\u908f\u8f2f\u9598\uff0c\u8a2d\u8a08\u5206\u6790\u5404\u7a2e\u7d44\u5408\u908f\u8f2f\u96fb\u8def\r\n5.\u53ef\u7a0b\u5f0f\u908f\u8f2f\u9663\u5217\uff1a\u4ecb\u7d39PLA\uff0cPAL\uff0cFPGA\u7b49\u4e4b\u8a2d\u8a08\u65b9\u6cd5\r\n6.\u6b63\u53cd\u5668\uff1a\u4ecb\u7d39\u5404\u7a2e\u6b63\u53cd\u5668\u96fb\u8def\u53ca\u4e86\u89e3\u5176\u57fa\u7279\u6027\r\n7.\u540c\u6b65\u8207\u975e\u540c\u6b65\u5e8f\u5411\u96fb\u8def\uff1a\u4ecb\u7d39\u5404\u7a2e\u540c\u6b65\u8207\u975e\u540c\u6b65\u5e8f\u5411\u96fb\u8def\u5206\u6790\u8207\u8a2d\u8a08\u4e4b\u65b9\u6cd5\r\n8.\u905e\u8ff4\u7db2\u8def\uff1a\u4ecb\u7d39\u905e\u8ff4\u7db2\u8def\u4e4b\u8a2d\u8a08\u65b9\u6cd5\r\n9.VHDL\uff1a\u4ecb\u7d39\u5982\u4f55\u4f7f\u7528VHDL\u8a9e\u8a00\u8a2d\u8a08\u6578\u4f4d\u96fb\u8def", "schedule": "Ch1 Basic Principles of Digital Systems\uff08\u7b2c1\u9031~\u7b2c2\u9031\uff09\r\nCh2 Logic Functions and Gates\uff08\u7b2c3\u9031\uff09\r\nCh3 Boolean Algebra and Combinational Logic\uff08\u7b2c4\u9031~\u7b2c5\u9031\uff09\r\nCh4 Introduction to PLDs and Quartus II\uff08\u7b2c6\u9031\uff09\r\nCh5 Introduction to VHDL\uff08\u7b2c7\u9031\uff09\r\nCh6 Combinational Logic Functions\uff08\u7b2c8\u9031\uff0c\u7b2c10\u9031\uff09\r\nCh7 Digital Arithmetic and Arithmetic Circuits\uff08\u7b2c11\u9031~\u7b2c12\u9031\uff09\r\nCh8 Introduction to Sequential Logic\uff08\u7b2c13\u9031\uff09\r\nCh9 Counters and Shift Registers\uff08\u7b2c14\u9031~\u7b2c15\u9031\uff09\r\nCh10 State Machine Design\uff08\u7b2c16\u9031\uff09\r\nCh11 Logic Gate Circuitry\uff08\u7b2c17\u9031\uff09", "scorePolicy": "Home works and Project: 30%\r\nMidterm exam: 35%\r\nFinal exam: 35%", "materials": "Textbook\r\nDigital Design with CPLD Applications and VHDL, 2nd Edition. by Robert K. Dueck, THOMSON DELMAR LEARNING\r\n\u4ee3\u7406\u5546\uff1a\u6b50\u4e9e\u66f8\u5c40\r\n\u806f\u7d61\u4eba\uff1a\u738b\u654f\u745e\r\n\u96fb\u8a71\uff1a\uff0802\uff098912-1188\u8f49504\u6216 0980-081058\r\n\r\nReference1\r\nDigital Design, 4th Edition, by M. Morris Mano and Michael D. Ciletti, Pearson\r\n\u4ee3\u7406\u5546\uff1a\u6ec4\u6d77\u66f8\u5c40\r\n\u806f\u7d61\u4eba\uff1a\u5433\u5b97\u6a3a \u5148\u751f\r\n\u96fb\u8a71\uff1a\uff0802\uff092736-0282 \u6216 0980-353307\r\n\r\nReference2\r\nDigital Systems Design using VHDL, by Charles H. Roth, Jr. and Lizy Kurian John, THOMSON\r\n\u4ee3\u7406\u5546\uff1a\u6ec4\u6d77\u66f8\u5c40\r\n\u806f\u7d61\u4eba\uff1a\u5433\u5b97\u6a3a \u5148\u751f\r\n\u96fb\u8a71\uff1a\uff0802\uff092736-0282 \u6216 0980-353307\r\n\r\nReference3\r\nLogic and Computer Design Fundamentals, 4th Edition, by M. Morris Mano, and Charles R. Kime, Pearson Education\r\n\u4ee3\u7406\u5546\uff1a\u9ad8\u7acb\u5716\u66f8\r\n\u806f\u7d61\u4eba\uff1a\u5b6b\u61f7\u749e \u5c0f\u59d0\r\n\u96fb\u8a71\uff1a\uff0802\uff0922900318\u8f49215, 213\u62160921-456039", "foreignLanguageTextbooks": false}]