{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550408781714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550408781719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 17 13:06:21 2019 " "Processing started: Sun Feb 17 13:06:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550408781719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408781719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fyp_max10_tse -c fyp_max10_tse_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fyp_max10_tse -c fyp_max10_tse_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408781719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550408784744 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "fyp_max10_tse_sys.qsys " "Elaborating Platform Designer system entity \"fyp_max10_tse_sys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550408796171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.17.13:06:40 Progress: Loading max10_packet_gen/fyp_max10_tse_sys.qsys " "2019.02.17.13:06:40 Progress: Loading max10_packet_gen/fyp_max10_tse_sys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408800701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.17.13:06:41 Progress: Reading input file " "2019.02.17.13:06:41 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408801340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.17.13:06:41 Progress: Adding clk_125 \[clock_source 18.1\] " "2019.02.17.13:06:41 Progress: Adding clk_125 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408801478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.17.13:06:42 Progress: Parameterizing module clk_125 " "2019.02.17.13:06:42 Progress: Parameterizing module clk_125" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408802371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.17.13:06:42 Progress: Adding eth_tse_0 \[altera_eth_tse 18.1\] " "2019.02.17.13:06:42 Progress: Adding eth_tse_0 \[altera_eth_tse 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408802374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.17.13:06:42 Progress: Parameterizing module eth_tse_0 " "2019.02.17.13:06:42 Progress: Parameterizing module eth_tse_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408802578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.17.13:06:42 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2019.02.17.13:06:42 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408802581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.17.13:06:42 Progress: Parameterizing module jtag_uart_0 " "2019.02.17.13:06:42 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408802623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.17.13:06:42 Progress: Adding master_0 \[altera_jtag_avalon_master 18.1\] " "2019.02.17.13:06:42 Progress: Adding master_0 \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408802624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.17.13:06:42 Progress: Parameterizing module master_0 " "2019.02.17.13:06:42 Progress: Parameterizing module master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408802653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.17.13:06:42 Progress: Building connections " "2019.02.17.13:06:42 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408802654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.17.13:06:42 Progress: Parameterizing connections " "2019.02.17.13:06:42 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408802699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.17.13:06:42 Progress: Validating " "2019.02.17.13:06:42 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408802701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.17.13:06:45 Progress: Done reading input file " "2019.02.17.13:06:45 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408805023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408806386 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fyp_max10_tse_sys.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver " "Fyp_max10_tse_sys.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408806388 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fyp_max10_tse_sys.jtag_uart_0: jtag_uart_0.avalon_jtag_slave must be connected to an Avalon-MM master " "Fyp_max10_tse_sys.jtag_uart_0: jtag_uart_0.avalon_jtag_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408806388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fyp_max10_tse_sys: Generating fyp_max10_tse_sys \"fyp_max10_tse_sys\" for QUARTUS_SYNTH " "Fyp_max10_tse_sys: Generating fyp_max10_tse_sys \"fyp_max10_tse_sys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408807090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has address signal 32 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has address signal 32 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408808560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408808560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408808560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Eth_tse_0: \"fyp_max10_tse_sys\" instantiated altera_eth_tse \"eth_tse_0\" " "Eth_tse_0: \"fyp_max10_tse_sys\" instantiated altera_eth_tse \"eth_tse_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408811321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408811387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=fyp_max10_tse_sys_jtag_uart_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7944_7624715218772179174.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7944_7624715218772179174.dir/0002_jtag_uart_0_gen//fyp_max10_tse_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=fyp_max10_tse_sys_jtag_uart_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7944_7624715218772179174.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7944_7624715218772179174.dir/0002_jtag_uart_0_gen//fyp_max10_tse_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408811387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408811867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"fyp_max10_tse_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"fyp_max10_tse_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408811873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0: \"fyp_max10_tse_sys\" instantiated altera_jtag_avalon_master \"master_0\" " "Master_0: \"fyp_max10_tse_sys\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408812593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"fyp_max10_tse_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"fyp_max10_tse_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408813539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"fyp_max10_tse_sys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"fyp_max10_tse_sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408813554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_tse_mac: \"eth_tse_0\" instantiated altera_eth_tse_mac \"i_tse_mac\" " "I_tse_mac: \"eth_tse_0\" instantiated altera_eth_tse_mac \"i_tse_mac\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408813644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rgmii_in4_0: \"eth_tse_0\" instantiated altera_gpio_lite \"rgmii_in4_0\" " "Rgmii_in4_0: \"eth_tse_0\" instantiated altera_gpio_lite \"rgmii_in4_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408814024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408814034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v " "Reusing file C:/intelFPGA_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408814077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408814089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408814093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408814106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408814115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408814127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408814146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408814154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_0_master_translator\" " "Master_0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_0_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408814157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Eth_tse_0_control_port_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"eth_tse_0_control_port_translator\" " "Eth_tse_0_control_port_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"eth_tse_0_control_port_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408814170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fyp_max10_tse_sys: Done \"fyp_max10_tse_sys\" with 18 modules, 144 files " "Fyp_max10_tse_sys: Done \"fyp_max10_tse_sys\" with 18 modules, 144 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408814179 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "fyp_max10_tse_sys.qsys " "Finished elaborating Platform Designer system entity \"fyp_max10_tse_sys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550408815667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_udp_ip/submodules/udp_checksum_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_udp_ip/submodules/udp_checksum_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_checksum_gen " "Found entity 1: udp_checksum_gen" {  } { { "fyp_udp_ip/submodules/udp_checksum_gen.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_udp_ip/submodules/udp_checksum_gen.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_udp_ip/submodules/axis_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_udp_ip/submodules/axis_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_fifo " "Found entity 1: axis_fifo" {  } { { "fyp_udp_ip/submodules/axis_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_udp_ip/submodules/axis_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_udp_ip/submodules/axis_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_udp_ip/submodules/axis_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_adapter " "Found entity 1: axis_adapter" {  } { { "fyp_udp_ip/submodules/axis_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_udp_ip/submodules/axis_adapter.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817568 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"udp_head_valid_in\";  expecting \";\" fyp_udp_ip.v(237) " "Verilog HDL syntax error at fyp_udp_ip.v(237) near text: \"udp_head_valid_in\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fyp_udp_ip/fyp_udp_ip.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_udp_ip/fyp_udp_ip.v" 237 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1550408817574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAC_CRC mac_crc fyp_udp_ip.v(95) " "Verilog HDL Declaration information at fyp_udp_ip.v(95): object \"MAC_CRC\" differs only in case from object \"mac_crc\" in the same scope" {  } { { "fyp_udp_ip/fyp_udp_ip.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_udp_ip/fyp_udp_ip.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550408817575 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fyp_udp_ip fyp_udp_ip.v(20) " "Ignored design unit \"fyp_udp_ip\" at fyp_udp_ip.v(20) due to previous errors" {  } { { "fyp_udp_ip/fyp_udp_ip.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_udp_ip/fyp_udp_ip.v" 20 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1550408817575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_udp_ip/fyp_udp_ip.v 0 0 " "Found 0 design units, including 0 entities, in source file fyp_udp_ip/fyp_udp_ip.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817576 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fyp_transmission.v(151) " "Verilog HDL information at fyp_transmission.v(151): always construct contains both blocking and non-blocking assignments" {  } { { "fyp_transmission/fyp_transmission.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_transmission/fyp_transmission.v" 151 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1550408817582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_transmission/fyp_transmission.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_transmission/fyp_transmission.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_transmission " "Found entity 1: fyp_transmission" {  } { { "fyp_transmission/fyp_transmission.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_transmission/fyp_transmission.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys " "Found entity 1: fyp_max10_tse_sys" {  } { { "fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_mm_interconnect_0 " "Found entity 1: fyp_max10_tse_sys_mm_interconnect_0" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_master_0 " "Found entity 1: fyp_max10_tse_sys_master_0" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_master_0_p2b_adapter " "Found entity 1: fyp_max10_tse_sys_master_0_p2b_adapter" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_master_0_b2p_adapter " "Found entity 1: fyp_max10_tse_sys_master_0_b2p_adapter" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817675 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817675 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817675 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817675 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817675 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817675 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_master_0_timing_adt " "Found entity 1: fyp_max10_tse_sys_master_0_timing_adt" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817719 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817719 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_jtag_uart_0_sim_scfifo_w " "Found entity 1: fyp_max10_tse_sys_jtag_uart_0_sim_scfifo_w" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817796 ""} { "Info" "ISGN_ENTITY_NAME" "2 fyp_max10_tse_sys_jtag_uart_0_scfifo_w " "Found entity 2: fyp_max10_tse_sys_jtag_uart_0_scfifo_w" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817796 ""} { "Info" "ISGN_ENTITY_NAME" "3 fyp_max10_tse_sys_jtag_uart_0_sim_scfifo_r " "Found entity 3: fyp_max10_tse_sys_jtag_uart_0_sim_scfifo_r" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817796 ""} { "Info" "ISGN_ENTITY_NAME" "4 fyp_max10_tse_sys_jtag_uart_0_scfifo_r " "Found entity 4: fyp_max10_tse_sys_jtag_uart_0_scfifo_r" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817796 ""} { "Info" "ISGN_ENTITY_NAME" "5 fyp_max10_tse_sys_jtag_uart_0 " "Found entity 5: fyp_max10_tse_sys_jtag_uart_0" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_eth_tse_0 " "Found entity 1: fyp_max10_tse_sys_eth_tse_0" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817815 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408817815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408817815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408818081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408818081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408818209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408818209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408818338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408818338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408818460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408818460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408818577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408818577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408818706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408818706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408818829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408818829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408818950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408818950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408819071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408819071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408819197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408819197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408819339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408819339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408819485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408819485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408819688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408819688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408819992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408819992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408820284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408820284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408820452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408820452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408820630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408820630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408820937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408820937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408821094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408821094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408821216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408821216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408821348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408821348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408821468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408821468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408821830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408821830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408822167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408822167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408822492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408822492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408822782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408822782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408822932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408822932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408823079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408823079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408823205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408823205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408823335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408823335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408823462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408823462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408823595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408823595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408823716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408823716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408823839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408823839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408823964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408823964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408824101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408824101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408824235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408824235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408824373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408824373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408824541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408824541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408824708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408824708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408824717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408824717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408824725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408824725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408824852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408824852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408824861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408824861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408824869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408824869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408824877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408824877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408825032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408825032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408825228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408825228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408825388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408825388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408825551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408825551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408825725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408825725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408825848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408825848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408825995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408825995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408826123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408826123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408826251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408826251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408826389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408826389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408826527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408826527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408826705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408826705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408826884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408826884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408827100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408827100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408827309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408827309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408827530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408827530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408827753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408827753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408827999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408827999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408828202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408828202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408828396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408828396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408828532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408828532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408828673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408828673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408828817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408828817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408828940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408828940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408829077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408829077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408829228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408829228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408829237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408829237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408829246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408829246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408829255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408829255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408829264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408829264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408829273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408829273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408829396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408829396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408829530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408829530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408829661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408829661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408829792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408829792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408829938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408829938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408830080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408830080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408830233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408830233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408830362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408830362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408830488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408830488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408830612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408830612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408830735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408830735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408830859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408830859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408830979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408830979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408831125 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408831125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408831125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408831262 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408831262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408831262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408831384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408831384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408831526 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408831526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408831526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408831662 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408831662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408831662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408831779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408831779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408831913 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408831913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408831913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408832044 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408832044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408832044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408832166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408832166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408832316 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408832316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408832316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408832453 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408832453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408832453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408832575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408832575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408832737 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408832737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408832737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408832874 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408832874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408832874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408832997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408832997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408833162 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408833162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408833162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408833306 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408833306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408833306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408833427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408833427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408833583 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408833583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408833583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408833724 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408833724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408833724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408833844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408833844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408833975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408833975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_clkctrl " "Found entity 1: fyp_clkctrl" {  } { { "fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408833985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408833985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_clkctrl/fyp_clkctrl/synthesis/submodules/fyp_clkctrl_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_clkctrl/fyp_clkctrl/synthesis/submodules/fyp_clkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_clkctrl_altclkctrl_0_sub " "Found entity 1: fyp_clkctrl_altclkctrl_0_sub" {  } { { "fyp_clkctrl/fyp_clkctrl/synthesis/submodules/fyp_clkctrl_altclkctrl_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_clkctrl/fyp_clkctrl/synthesis/submodules/fyp_clkctrl_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408834044 ""} { "Info" "ISGN_ENTITY_NAME" "2 fyp_clkctrl_altclkctrl_0 " "Found entity 2: fyp_clkctrl_altclkctrl_0" {  } { { "fyp_clkctrl/fyp_clkctrl/synthesis/submodules/fyp_clkctrl_altclkctrl_0.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_clkctrl/fyp_clkctrl/synthesis/submodules/fyp_clkctrl_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408834044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834044 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fyp_max10_tse_top.v(196) " "Verilog HDL Module Instantiation warning at fyp_max10_tse_top.v(196): ignored dangling comma in List of Port Connections" {  } { { "fyp_max10_tse_top.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_top.v" 196 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1550408834050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_top " "Found entity 1: fyp_max10_tse_top" {  } { { "fyp_max10_tse_top.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_top.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408834067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_gpio/fyp_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_gpio/fyp_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_gpio " "Found entity 1: fyp_gpio" {  } { { "fyp_gpio/fyp_gpio.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_gpio/fyp_gpio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408834077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_gpio/fyp_gpio/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file fyp_gpio/fyp_gpio/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "fyp_gpio/fyp_gpio/altera_gpio_lite.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_gpio/fyp_gpio/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408834097 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "fyp_gpio/fyp_gpio/altera_gpio_lite.sv" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_gpio/fyp_gpio/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408834097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_eth_pll/fyp_eth_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_eth_pll/fyp_eth_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_eth_pll " "Found entity 1: fyp_eth_pll" {  } { { "fyp_eth_pll/fyp_eth_pll.v" "" { Text "C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_eth_pll/fyp_eth_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550408834118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834118 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/fyp_max10_tse_sys.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/fyp_max10_tse_sys.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/fyp_max10_tse_sys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/fyp_max10_tse_sys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834123 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834126 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834129 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834132 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834136 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834139 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834143 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834147 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834152 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834156 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834160 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834221 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834226 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834231 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834236 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834241 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834244 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834247 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834251 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834254 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834259 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834262 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834265 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834268 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834322 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834381 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834440 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834497 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834552 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834609 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834664 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834721 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834778 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834834 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834889 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834945 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408834999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408834999 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835058 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835116 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835175 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835233 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835290 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835346 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835405 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835460 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835519 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835575 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835633 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835689 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835747 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835801 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835859 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835916 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408835973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408835973 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836030 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836086 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836148 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836206 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836263 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836318 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836377 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836434 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836490 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836545 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836548 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836607 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836664 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836720 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836777 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836837 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836895 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408836952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408836953 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837013 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837072 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837130 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837187 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837251 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837308 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837369 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837425 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837485 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837539 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837595 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837650 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837708 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837766 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837824 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837880 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837938 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408837994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408837994 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838054 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838112 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838118 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838175 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838179 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838184 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838188 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838192 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838197 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838255 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838311 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838368 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838424 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838483 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838539 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838600 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838657 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838716 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838774 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838832 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838890 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408838947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408838948 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839009 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839068 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839127 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839185 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839244 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839303 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839364 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839422 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839481 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839539 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839599 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839658 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839714 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839774 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839830 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839888 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408839943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408839943 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408840001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408840001 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408840058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408840058 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408840116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408840116 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_eth_tse_0.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_eth_tse_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408840119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_eth_tse_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_eth_tse_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408840119 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_jtag_uart_0.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408840123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408840123 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408840126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408840127 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408840129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408840130 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408840133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408840133 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408840136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408840136 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_mm_interconnect_0.v C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v " "File \"c:/intelfpga_lite/18.1/max10_packet_gen/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550408840139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408840140 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/max10_packet_gen/output_files/fyp_max10_tse_top.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/max10_packet_gen/output_files/fyp_max10_tse_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408840452 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550408841152 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 17 13:07:21 2019 " "Processing ended: Sun Feb 17 13:07:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550408841152 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550408841152 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550408841152 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408841152 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550408841884 ""}
