{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 06:01:37 2013 " "Info: Processing started: Thu Dec 19 06:01:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SQRT -c SQRT " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SQRT -c SQRT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SQRT EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"SQRT\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/programs/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 287 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/programs/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 288 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/programs/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 289 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "Critical Warning: No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR " "Info: Pin CLR not assigned to an exact location on the device" {  } { { "d:/programs/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91/quartus/bin/pin_planner.ppl" { CLR } } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 456 320 496 472 "CLR" "" } } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 107 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR_CC " "Info: Pin WR_CC not assigned to an exact location on the device" {  } { { "d:/programs/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91/quartus/bin/pin_planner.ppl" { WR_CC } } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 472 320 496 488 "WR_CC" "" } } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR_CC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SH_BC " "Info: Pin SH_BC not assigned to an exact location on the device" {  } { { "d:/programs/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91/quartus/bin/pin_planner.ppl" { SH_BC } } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 488 320 496 504 "SH_BC" "" } } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SH_BC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 115 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR_B " "Info: Pin WR_B not assigned to an exact location on the device" {  } { { "d:/programs/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91/quartus/bin/pin_planner.ppl" { WR_B } } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 504 320 496 520 "WR_B" "" } } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 116 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SH_A " "Info: Pin SH_A not assigned to an exact location on the device" {  } { { "d:/programs/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91/quartus/bin/pin_planner.ppl" { SH_A } } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 520 320 496 536 "SH_A" "" } } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SH_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 117 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_CTR " "Info: Pin D_CTR not assigned to an exact location on the device" {  } { { "d:/programs/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91/quartus/bin/pin_planner.ppl" { D_CTR } } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 536 320 496 552 "D_CTR" "" } } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_CTR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 118 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ERROR " "Info: Pin ERROR not assigned to an exact location on the device" {  } { { "d:/programs/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91/quartus/bin/pin_planner.ppl" { ERROR } } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 552 320 496 568 "ERROR" "" } { 544 264 320 560 "ERROR" "" } { 544 848 896 560 "ERROR" "" } } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ERROR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 119 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/programs/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91/quartus/bin/pin_planner.ppl" { CLK } } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 392 280 448 408 "CLK" "" } { 480 1096 1128 496 "CLK" "" } { 376 1016 1048 392 "CLK" "" } { 496 944 968 512 "CLK" "" } { 312 320 352 328 "CLK" "" } { 328 640 672 344 "CLK" "" } { 384 448 488 400 "CLK" "" } { 584 672 704 600 "CLK" "" } } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 109 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XC " "Info: Pin XC not assigned to an exact location on the device" {  } { { "d:/programs/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91/quartus/bin/pin_planner.ppl" { XC } } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 424 280 448 440 "XC" "" } { 424 640 672 440 "XC" "" } { 416 448 488 432 "XC" "" } } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { XC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 113 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START " "Info: Pin START not assigned to an exact location on the device" {  } { { "d:/programs/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91/quartus/bin/pin_planner.ppl" { START } } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 408 280 448 424 "START" "" } { 296 296 344 312 "START" "" } { 400 448 490 416 "START" "" } } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_s8j.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/cntr_s8j.tdf" 57 19 0 } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 84 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst11 " "Info: Destination node inst11" {  } { { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 552 968 1032 600 "inst11" "" } } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 108 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst17 " "Info: Destination node inst17" {  } { { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 304 432 496 352 "inst17" "" } } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 111 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/91/quartus/bin/pin_planner.ppl" { CLK } } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 392 280 448 408 "CLK" "" } { 480 1096 1128 496 "CLK" "" } { 376 1016 1048 392 "CLK" "" } { 496 944 968 512 "CLK" "" } { 312 320 352 328 "CLK" "" } { 328 640 672 344 "CLK" "" } { 384 448 488 400 "CLK" "" } { 584 672 704 600 "CLK" "" } } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 109 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Info: Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst17 " "Info: Destination node inst17" {  } { { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 304 432 496 352 "inst17" "" } } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 111 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 552 968 1032 600 "inst11" "" } } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 108 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst17  " "Info: Automatically promoted node inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 304 432 496 352 "inst17" "" } } } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus WorkSpace/Lab 5/" 0 { } { { 0 { 0 ""} 0 111 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 2 7 0 " "Info: Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 2 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.732 ns register memory " "Info: Estimated most critical path is register to memory delay of 0.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LAB_X53_Y6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X53_Y6; Fanout = 18; REG Node = 'RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.142 ns) 0.732 ns ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a16~porta_address_reg0 2 MEM M4K_X52_Y6 1 " "Info: 2: + IC(0.590 ns) + CELL(0.142 ns) = 0.732 ns; Loc. = M4K_X52_Y6; Fanout = 1; MEM Node = 'ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a16~porta_address_reg0'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a16~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 354 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 19.40 % ) " "Info: Total cell delay = 0.142 ns ( 19.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.590 ns ( 80.60 % ) " "Info: Total interconnect delay = 0.590 ns ( 80.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a16~porta_address_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y0 X54_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Warning: Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLR 0 " "Info: Pin \"CLR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WR_CC 0 " "Info: Pin \"WR_CC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SH_BC 0 " "Info: Pin \"SH_BC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WR_B 0 " "Info: Pin \"WR_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SH_A 0 " "Info: Pin \"SH_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_CTR 0 " "Info: Pin \"D_CTR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ERROR 0 " "Info: Pin \"ERROR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus WorkSpace/Lab 5/SQRT.fit.smsg " "Info: Generated suppressed messages file D:/Quartus WorkSpace/Lab 5/SQRT.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 06:01:44 2013 " "Info: Processing ended: Thu Dec 19 06:01:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
