<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _system_tb_DUT_CPU_DP0_CUContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z0484492237_0067245891_0.htm">system_tb</a>/<a href="z1949200214_3609719958_0.htm">DUT</a>/<a href="z3461427539_0039650898_0.htm">CPU</a>/<a href="z4113661773_0776339549_0.htm">DP0</a>/<a href="z1796212669_1453845703_0.htm">CU</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#15" z="ALU_Src" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="9" lnk="__HDL_srcfile_20.htm#14" z="ALUop" c="R" p="20.00"/>
  <tr cr="m" st="1"  z="ALU_SLL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ALU_SRL" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ALU_ADD" h1="2" c="g"/>
  <tr cr="m" st="1"  z="ALU_SUB" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ALU_AND" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ALU_OR" h1="3" c="g"/>
  <tr cr="m" st="1"  z="ALU_XOR" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ALU_NOR" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ALU_SLT" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ALU_SLTU" h1="0" c="r"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#17" z="EXTop[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#17" z="EXTop[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_20.htm#20" z="PC_Src[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_20.htm#20" z="PC_Src[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_20.htm#22" z="RegDst[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_20.htm#22" z="RegDst[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#23" z="RegWr" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#24" z="Wsel[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_20.htm#24" z="Wsel[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#10" z="equal" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#19" z="halt" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_20.htm#26" z="iREN" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[0]" lnk="__HDL_srcfile_20.htm#8"" z="iload[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[1]" lnk="__HDL_srcfile_20.htm#8"" z="iload[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[2]" lnk="__HDL_srcfile_20.htm#8"" z="iload[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[3]" lnk="__HDL_srcfile_20.htm#8"" z="iload[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[4]" lnk="__HDL_srcfile_20.htm#8"" z="iload[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[5]" lnk="__HDL_srcfile_20.htm#8"" z="iload[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[6]" lnk="__HDL_srcfile_20.htm#8"" z="iload[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[7]" lnk="__HDL_srcfile_20.htm#8"" z="iload[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[8]" lnk="__HDL_srcfile_20.htm#8"" z="iload[8]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[9]" lnk="__HDL_srcfile_20.htm#8"" z="iload[9]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[10]" lnk="__HDL_srcfile_20.htm#8"" z="iload[10]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[11]" lnk="__HDL_srcfile_20.htm#8"" z="iload[11]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[12]" lnk="__HDL_srcfile_20.htm#8"" z="iload[12]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[13]" lnk="__HDL_srcfile_20.htm#8"" z="iload[13]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[14]" lnk="__HDL_srcfile_20.htm#8"" z="iload[14]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[15]" lnk="__HDL_srcfile_20.htm#8"" z="iload[15]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[16]" lnk="__HDL_srcfile_20.htm#8"" z="iload[16]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[17]" lnk="__HDL_srcfile_20.htm#8"" z="iload[17]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[18]" lnk="__HDL_srcfile_20.htm#8"" z="iload[18]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[19]" lnk="__HDL_srcfile_20.htm#8"" z="iload[19]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[20]" lnk="__HDL_srcfile_20.htm#8"" z="iload[20]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[21]" lnk="__HDL_srcfile_20.htm#8"" z="iload[21]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[22]" lnk="__HDL_srcfile_20.htm#8"" z="iload[22]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[23]" lnk="__HDL_srcfile_20.htm#8"" z="iload[23]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[24]" lnk="__HDL_srcfile_20.htm#8"" z="iload[24]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[25]" lnk="__HDL_srcfile_20.htm#8"" z="iload[25]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[26]" lnk="__HDL_srcfile_20.htm#8"" z="iload[26]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[27]" lnk="__HDL_srcfile_20.htm#8"" z="iload[27]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[28]" lnk="__HDL_srcfile_20.htm#8"" z="iload[28]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[29]" lnk="__HDL_srcfile_20.htm#8"" z="iload[29]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[30]" lnk="__HDL_srcfile_20.htm#8"" z="iload[30]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/system_tb/DUT/CPU/DP0/CU/iload[31]" lnk="__HDL_srcfile_20.htm#8"" z="iload[31]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#12" z="memWr" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_20.htm#12" z="memtoReg" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="9" lnk="__HDL_srcfile_20.htm#29" z="rt.opcode" c="R" p="22.72"/>
  <tr cr="c" st="1"  z="RTYPE" h1="3" c="g"/>
  <tr cr="m" st="1"  z="J" h1="0" c="r"/>
  <tr cr="m" st="1"  z="JAL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BEQ" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BNE" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ANDI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ORI" h1="4" c="g"/>
  <tr cr="m" st="1"  z="XORI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="LUI" h1="2" c="g"/>
  <tr cr="m" st="1"  z="LW" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LBU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LHU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SB" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SH" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SW" h1="2" c="g"/>
  <tr cr="m" st="1"  z="LL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SC" h1="0" c="r"/>
  <tr cr="c" st="1"  z="HALT" h1="1" c="g"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.rs[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.rs[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.rs[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.rs[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.rs[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.rt[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.rt[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.rt[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.rt[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.rt[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.rd[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.rd[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.rd[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.rd[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.rd[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.shamt[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.shamt[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.shamt[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.shamt[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_20.htm#29" z="rt.shamt[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="9" lnk="__HDL_srcfile_20.htm#29" z="rt.funct" c="R" p="0.00"/>
  <tr cr="m" st="1"  z="SLLV" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SRLV" h1="0" c="r"/>
  <tr cr="m" st="1"  z="JR" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADD" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SUB" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SUBU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="AND" h1="0" c="r"/>
  <tr cr="m" st="1"  z="OR" h1="0" c="r"/>
  <tr cr="m" st="1"  z="XOR" h1="0" c="r"/>
  <tr cr="m" st="1"  z="NOR" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLT" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTU" h1="0" c="r"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
