CxlResult:/home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/.cxl.systemc.sm.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = xtlm ,
	SourcePath = /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/xtlm/xtlm ,
	Simulator = questasim ,
	SimulatorVersion = 2022.4 ,
	CompiledLibrary = xtlm ,
	CompiledPath = /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm ,
	Timestamp = Fri Jan 19 18:36:01 2024 ,
	Time = 1705689360 ,
	Language = systemc ,
	XilinxVersion = 2023.2 ,
	LogFile = /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/.cxl.systemc.sm.log ,
	NumOfErrors = 1 ,
	NumOfWarnings = 0 ,
	Error = /cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/sccom  -64 -cpppath /tool/gcc/7.4.0/bin/g++ -nodebug -linkshared -lib xtlm  -L/home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/common_cpp_v1_0 -lcommon_cpp_v1_0  -work xtlm ,
