===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4581 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2592 ( 14.1%)    0.2592 ( 17.8%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.2171 ( 11.8%)    0.2171 ( 14.9%)    Parse modules
    0.0388 (  2.1%)    0.0388 (  2.7%)    Verify circuit
    1.2504 ( 67.8%)    0.8655 ( 59.4%)  'firrtl.circuit' Pipeline
    0.1208 (  6.6%)    0.0650 (  4.5%)    'firrtl.module' Pipeline
    0.1074 (  5.8%)    0.0581 (  4.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0133 (  0.7%)    0.0068 (  0.5%)      LowerCHIRRTLPass
    0.0114 (  0.6%)    0.0114 (  0.8%)    InferWidths
    0.0671 (  3.6%)    0.0671 (  4.6%)    InferResets
    0.0040 (  0.2%)    0.0040 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0109 (  0.6%)    0.0109 (  0.7%)    WireDFT
    0.0109 (  0.6%)    0.0109 (  0.7%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0885 (  4.8%)    0.0885 (  6.1%)    LowerFIRRTLTypes
    0.7093 ( 38.5%)    0.3803 ( 26.1%)    'firrtl.module' Pipeline
    0.0830 (  4.5%)    0.0470 (  3.2%)      ExpandWhens
    0.0011 (  0.1%)    0.0006 (  0.0%)      RemoveInvalid
    0.5922 ( 32.1%)    0.3140 ( 21.5%)      Canonicalizer
    0.0330 (  1.8%)    0.0187 (  1.3%)      InferReadWrite
    0.0239 (  1.3%)    0.0239 (  1.6%)    Inliner
    0.0262 (  1.4%)    0.0262 (  1.8%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.1%)    0.0011 (  0.1%)    BlackBoxReader
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1383 (  7.5%)    0.1383 (  9.5%)    'firrtl.module' Pipeline
    0.1383 (  7.5%)    0.1383 (  9.5%)      Canonicalizer
    0.0166 (  0.9%)    0.0166 (  1.1%)    RemoveUnusedPorts
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0123 (  0.7%)    0.0123 (  0.8%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1286 (  7.0%)    0.1286 (  8.8%)  LowerFIRRTLToHW
    0.0013 (  0.1%)    0.0013 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0994 (  5.4%)    0.0994 (  6.8%)  'hw.module' Pipeline
    0.0241 (  1.3%)    0.0241 (  1.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0645 (  3.5%)    0.0645 (  4.4%)    Canonicalizer
    0.0107 (  0.6%)    0.0107 (  0.7%)    HWCleanup
    0.0142 (  0.8%)    0.0142 (  1.0%)  'hw.module' Pipeline
    0.0009 (  0.0%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0134 (  0.7%)    0.0134 (  0.9%)    PrettifyVerilog
    0.0857 (  4.6%)    0.0857 (  5.9%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    1.8429 (100.0%)    1.4581 (100.0%)  Total

{
  totalTime: 1.468,
  maxMemory: 73060352
}
