$date
	Fri Jan 19 10:06:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gates_tb $end
$var wire 1 ! i $end
$var wire 1 " h $end
$var wire 1 # g $end
$var wire 1 $ f $end
$var wire 1 % e $end
$var wire 1 & d $end
$var wire 1 ' c $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$scope module uut $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var reg 1 ' c $end
$var reg 1 & d $end
$var reg 1 % e $end
$var reg 1 $ f $end
$var reg 1 # g $end
$var reg 1 " h $end
$var reg 1 ! i $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
1%
1$
1#
0"
1!
$end
#5
0!
1"
0#
1&
1)
#10
0%
0)
1(
#15
1!
0"
0$
1'
1)
#20
