INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kobe/Desktop/EE214_Projects/Project 6/KobeBui_EE214__Project6_Challenge/KobeBui_EE214__Project6_Challenge.sim/sim_1/synth/timing/xsim/decoder_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kobe/Desktop/EE214_Projects/Project 6/KobeBui_EE214__Project6_Challenge/KobeBui_EE214__Project6_Challenge.srcs/sources_1/new/decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_tb
