{"vcs1":{"timestamp_begin":1746710670.047726044, "rt":7.39, "ut":7.06, "st":0.25}}
{"vcselab":{"timestamp_begin":1746710677.522579170, "rt":0.27, "ut":0.18, "st":0.08}}
{"link":{"timestamp_begin":1746710677.855781444, "rt":0.29, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746710669.731210124}
{"VCS_COMP_START_TIME": 1746710669.731210124}
{"VCS_COMP_END_TIME": 1746710678.213463405}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380568}}
{"vcselab": {"peak_mem": 174916}}
