//Eric Sullivan
//10/10/2019
//MEM_WB pipe

module MEM_WB(

	input clk,
	input rst,
	input [31:0] data_in,
	input [4:0] rd_in,
	output reg [31:0] data_out,
	output [4:0] rd_out);
	
	initial begin
	
		data_out = 0;
		rd_out = 0;
		
	end
	
	always @ (posedge clk) begin
	
		if(rst == 1'b1) begin
		
			data_out <= 0;
			rd_out <= 0;
			
		end
		
		else begin
		
			data_out <= data_in;
			rd_out <= rd_in;
			
		end
		
	end
	
endmodule
