<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_6ed51eef_A7038110</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_6ed51eef_A7038110'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_6ed51eef_A7038110')">rsnoc_z_H_R_U_P_B_6ed51eef_A7038110</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.49</td>
<td class="s10 cl rt"><a href="mod1241.html#Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#Cond" > 50.00</a></td>
<td class="s7 cl rt"><a href="mod1241.html#Toggle" > 73.48</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/home/users/muhammad.sufyan/dma_work/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379321"  onclick="showContent('inst_tag_379321')">config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379321_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379321_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379321_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379322"  onclick="showContent('inst_tag_379322')">config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379322_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379322_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379322_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379327"  onclick="showContent('inst_tag_379327')">config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379327_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379327_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379327_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379328"  onclick="showContent('inst_tag_379328')">config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379328_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379328_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379328_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379329"  onclick="showContent('inst_tag_379329')">config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379329_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379329_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379329_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379330"  onclick="showContent('inst_tag_379330')">config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379330_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379330_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379330_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379331"  onclick="showContent('inst_tag_379331')">config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379331_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379331_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379331_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379332"  onclick="showContent('inst_tag_379332')">config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379332_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379332_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379332_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379333"  onclick="showContent('inst_tag_379333')">config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379333_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379333_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379333_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379334"  onclick="showContent('inst_tag_379334')">config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379334_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379334_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379334_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379335"  onclick="showContent('inst_tag_379335')">config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379335_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379335_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379335_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379336"  onclick="showContent('inst_tag_379336')">config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379336_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379336_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379336_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379338"  onclick="showContent('inst_tag_379338')">config_ss_tb.DUT.flexnoc.Switch8_main.DtpTxClkAdapt_Switch9_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379338_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379338_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379338_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379340"  onclick="showContent('inst_tag_379340')">config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379340_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379340_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379340_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379342"  onclick="showContent('inst_tag_379342')">config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379342_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379342_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379342_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379343"  onclick="showContent('inst_tag_379343')">config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379343_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379343_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379343_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379344"  onclick="showContent('inst_tag_379344')">config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379344_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379344_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379344_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379345"  onclick="showContent('inst_tag_379345')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379345_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379345_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379345_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379347"  onclick="showContent('inst_tag_379347')">config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379347_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379347_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379347_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379348"  onclick="showContent('inst_tag_379348')">config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379348_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379348_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379348_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379349"  onclick="showContent('inst_tag_379349')">config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379349_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379349_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379349_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379350"  onclick="showContent('inst_tag_379350')">config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379350_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379350_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379350_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379351"  onclick="showContent('inst_tag_379351')">config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379351_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379351_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379351_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379352"  onclick="showContent('inst_tag_379352')">config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379352_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379352_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379352_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379354"  onclick="showContent('inst_tag_379354')">config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379354_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379354_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379354_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379355"  onclick="showContent('inst_tag_379355')">config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379355_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379355_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379355_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379356"  onclick="showContent('inst_tag_379356')">config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379356_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379356_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379356_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379357"  onclick="showContent('inst_tag_379357')">config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379357_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379357_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379357_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379358"  onclick="showContent('inst_tag_379358')">config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379358_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379358_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379358_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379359"  onclick="showContent('inst_tag_379359')">config_ss_tb.DUT.flexnoc.SwitchResp001_main.DtpTxClkAdapt_Switch4Resp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379359_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379359_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379359_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379361"  onclick="showContent('inst_tag_379361')">config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379361_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379361_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379361_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379362"  onclick="showContent('inst_tag_379362')">config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379362_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379362_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379362_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379363"  onclick="showContent('inst_tag_379363')">config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.DtpRxClkAdapt_Switch7_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379363_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379363_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379363_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379364"  onclick="showContent('inst_tag_379364')">config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.DtpTxClkAdapt_Switch8_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379364_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379364_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379364_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379346"  onclick="showContent('inst_tag_379346')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.45</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379346_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379346_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379346_Toggle" >  1.41</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379360"  onclick="showContent('inst_tag_379360')">config_ss_tb.DUT.flexnoc.Switch_main.DtpRxClkAdapt_Switch4_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.49</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379360_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379360_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379360_Toggle" >  1.52</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379353"  onclick="showContent('inst_tag_379353')">config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 43.53</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379353_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379353_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379353_Toggle" >  1.63</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379339"  onclick="showContent('inst_tag_379339')">config_ss_tb.DUT.flexnoc.Switch7_main.DtpRxClkAdapt_Switch5_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s4 cl rt"> 47.69</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379339_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379339_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1241.html#inst_tag_379339_Toggle" > 14.13</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379326"  onclick="showContent('inst_tag_379326')">config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s5 cl rt"> 56.23</td>
<td class="s10 cl rt"><a href="mod1241.html#inst_tag_379326_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379326_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1241.html#inst_tag_379326_Toggle" > 18.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379324"  onclick="showContent('inst_tag_379324')">config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s6 cl rt"> 60.40</td>
<td class="s10 cl rt"><a href="mod1241.html#inst_tag_379324_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379324_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1241.html#inst_tag_379324_Toggle" > 31.20</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379325"  onclick="showContent('inst_tag_379325')">config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s6 cl rt"> 65.14</td>
<td class="s10 cl rt"><a href="mod1241.html#inst_tag_379325_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379325_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1241.html#inst_tag_379325_Toggle" > 45.43</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379323"  onclick="showContent('inst_tag_379323')">config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s6 cl rt"> 67.28</td>
<td class="s10 cl rt"><a href="mod1241.html#inst_tag_379323_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379323_Cond" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379323_Toggle" > 51.85</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379337"  onclick="showContent('inst_tag_379337')">config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s6 cl rt"> 68.55</td>
<td class="s10 cl rt"><a href="mod1241.html#inst_tag_379337_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379337_Cond" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379337_Toggle" > 55.65</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1241.html#inst_tag_379341"  onclick="showContent('inst_tag_379341')">config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></td>
<td class="s7 cl rt"> 71.99</td>
<td class="s10 cl rt"><a href="mod1241.html#inst_tag_379341_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379341_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod1241.html#inst_tag_379341_Toggle" > 65.98</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_379321'>
<hr>
<a name="inst_tag_379321"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379321" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379321_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379321_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379321_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22253" >DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379322'>
<hr>
<a name="inst_tag_379322"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379322" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379322_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379322_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379322_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22254" >DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379327'>
<hr>
<a name="inst_tag_379327"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379327" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379327_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379327_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379327_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22259" >DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379328'>
<hr>
<a name="inst_tag_379328"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379328" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379328_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379328_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379328_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22260" >DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379329'>
<hr>
<a name="inst_tag_379329"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379329" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379329_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379329_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379329_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22261" >DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379330'>
<hr>
<a name="inst_tag_379330"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379330" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379330_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379330_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379330_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22262" >DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379331'>
<hr>
<a name="inst_tag_379331"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379331" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379331_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379331_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379331_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22263" >DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379332'>
<hr>
<a name="inst_tag_379332"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379332" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379332_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379332_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379332_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22264" >DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379333'>
<hr>
<a name="inst_tag_379333"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_379333" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379333_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379333_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379333_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22265" >DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379334'>
<hr>
<a name="inst_tag_379334"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_379334" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379334_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379334_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379334_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22266" >DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379335'>
<hr>
<a name="inst_tag_379335"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_379335" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379335_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379335_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379335_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22267" >DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379336'>
<hr>
<a name="inst_tag_379336"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_379336" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379336_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379336_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379336_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22268" >DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379338'>
<hr>
<a name="inst_tag_379338"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379338" >config_ss_tb.DUT.flexnoc.Switch8_main.DtpTxClkAdapt_Switch9_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379338_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379338_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379338_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22270" >DtpTxClkAdapt_Switch9_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379340'>
<hr>
<a name="inst_tag_379340"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_379340" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379340_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379340_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379340_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22272" >DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379342'>
<hr>
<a name="inst_tag_379342"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_379342" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379342_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379342_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379342_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22274" >DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379343'>
<hr>
<a name="inst_tag_379343"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_379343" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379343_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379343_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379343_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22275" >DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379344'>
<hr>
<a name="inst_tag_379344"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_379344" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379344_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379344_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379344_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22276" >DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379345'>
<hr>
<a name="inst_tag_379345"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379345" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379345_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379345_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379345_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22277" >DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379347'>
<hr>
<a name="inst_tag_379347"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379347" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379347_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379347_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379347_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22279" >DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379348'>
<hr>
<a name="inst_tag_379348"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379348" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379348_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379348_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379348_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22280" >DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379349'>
<hr>
<a name="inst_tag_379349"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379349" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379349_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379349_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379349_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22281" >DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379350'>
<hr>
<a name="inst_tag_379350"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379350" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379350_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379350_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379350_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22282" >DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379351'>
<hr>
<a name="inst_tag_379351"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379351" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379351_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379351_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379351_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22283" >DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379352'>
<hr>
<a name="inst_tag_379352"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379352" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379352_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379352_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379352_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22284" >DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379354'>
<hr>
<a name="inst_tag_379354"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379354" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379354_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379354_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379354_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22286" >DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379355'>
<hr>
<a name="inst_tag_379355"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379355" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379355_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379355_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379355_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22287" >DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379356'>
<hr>
<a name="inst_tag_379356"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379356" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379356_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379356_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379356_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22288" >DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379357'>
<hr>
<a name="inst_tag_379357"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379357" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379357_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379357_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379357_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22289" >DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379358'>
<hr>
<a name="inst_tag_379358"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379358" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379358_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379358_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379358_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22290" >DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379359'>
<hr>
<a name="inst_tag_379359"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379359" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.DtpTxClkAdapt_Switch4Resp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379359_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379359_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379359_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22291" >DtpTxClkAdapt_Switch4Resp001_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379361'>
<hr>
<a name="inst_tag_379361"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379361" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379361_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379361_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379361_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22293" >DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379362'>
<hr>
<a name="inst_tag_379362"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379362" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379362_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379362_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379362_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22294" >DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379363'>
<hr>
<a name="inst_tag_379363"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379363" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.DtpRxClkAdapt_Switch7_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379363_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379363_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379363_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22295" >DtpRxClkAdapt_Switch7_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379364'>
<hr>
<a name="inst_tag_379364"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379364" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.DtpTxClkAdapt_Switch8_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379364_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379364_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379364_Toggle" >  1.09</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.34</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22296" >DtpTxClkAdapt_Switch8_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379346'>
<hr>
<a name="inst_tag_379346"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379346" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.45</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379346_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379346_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379346_Toggle" >  1.41</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.45</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22278" >DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379360'>
<hr>
<a name="inst_tag_379360"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_379360" >config_ss_tb.DUT.flexnoc.Switch_main.DtpRxClkAdapt_Switch4_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.49</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379360_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379360_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379360_Toggle" >  1.52</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.49</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22292" >DtpRxClkAdapt_Switch4_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379353'>
<hr>
<a name="inst_tag_379353"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379353" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.53</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379353_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379353_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1241.html#inst_tag_379353_Toggle" >  1.63</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.53</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22285" >DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379339'>
<hr>
<a name="inst_tag_379339"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379339" >config_ss_tb.DUT.flexnoc.Switch7_main.DtpRxClkAdapt_Switch5_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.69</td>
<td class="s7 cl rt"><a href="mod1241.html#inst_tag_379339_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379339_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1241.html#inst_tag_379339_Toggle" > 14.13</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.69</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 14.13</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22271" >DtpRxClkAdapt_Switch5_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379326'>
<hr>
<a name="inst_tag_379326"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379326" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.23</td>
<td class="s10 cl rt"><a href="mod1241.html#inst_tag_379326_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379326_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod1241.html#inst_tag_379326_Toggle" > 18.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.23</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 18.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 16.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22258" >DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379324'>
<hr>
<a name="inst_tag_379324"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379324" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.40</td>
<td class="s10 cl rt"><a href="mod1241.html#inst_tag_379324_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379324_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1241.html#inst_tag_379324_Toggle" > 31.20</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.40</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 31.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 29.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22256" >DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379325'>
<hr>
<a name="inst_tag_379325"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379325" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.14</td>
<td class="s10 cl rt"><a href="mod1241.html#inst_tag_379325_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379325_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1241.html#inst_tag_379325_Toggle" > 45.43</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.14</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 45.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22257" >DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379323'>
<hr>
<a name="inst_tag_379323"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_379323" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.28</td>
<td class="s10 cl rt"><a href="mod1241.html#inst_tag_379323_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379323_Cond" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379323_Toggle" > 51.85</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.28</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 51.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22255" >DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379337'>
<hr>
<a name="inst_tag_379337"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_379337" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.55</td>
<td class="s10 cl rt"><a href="mod1241.html#inst_tag_379337_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379337_Cond" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379337_Toggle" > 55.65</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 55.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22269" >DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_379341'>
<hr>
<a name="inst_tag_379341"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_379341" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.99</td>
<td class="s10 cl rt"><a href="mod1241.html#inst_tag_379341_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod1241.html#inst_tag_379341_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod1241.html#inst_tag_379341_Toggle" > 65.98</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.99</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 65.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod117.html#inst_tag_22273" >DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_6ed51eef_A7038110'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1241.html" >rsnoc_z_H_R_U_P_B_6ed51eef_A7038110</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       1/1          			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       1/1          			Reg_Head &lt;= #1.0 ( Rx_Head );
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       1/1          			Reg_Pld &lt;= #1.0 ( Rx_Pld );
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       1/1          			Reg_Tail &lt;= #1.0 ( Rx_Tail );
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1241.html" >rsnoc_z_H_R_U_P_B_6ed51eef_A7038110</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1241.html" >rsnoc_z_H_R_U_P_B_6ed51eef_A7038110</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">14</td>
<td class="rt">43.75 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">676</td>
<td class="rt">73.48 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">353</td>
<td class="rt">76.74 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">323</td>
<td class="rt">70.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">354</td>
<td class="rt">74.37 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">185</td>
<td class="rt">77.73 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">169</td>
<td class="rt">71.01 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">4</td>
<td class="rt">40.00 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">322</td>
<td class="rt">72.52 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">168</td>
<td class="rt">75.68 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">154</td>
<td class="rt">69.37 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[24:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[28:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[30:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[40:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[45:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[48:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[58:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[24:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[28:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[30:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[40:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[45:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[48:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[58:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66:60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[17:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[24:21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[28:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[30:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[40:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[45:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[49:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[58:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[64:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[66:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[24:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[28:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[30:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[40:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[45:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[48:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[58:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[66:60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379321'>
<a name="inst_tag_379321_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379321" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379321_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379321" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379321_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379321" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379322'>
<a name="inst_tag_379322_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379322" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379322_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379322" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379322_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379322" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379327'>
<a name="inst_tag_379327_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379327" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379327_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379327" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379327_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379327" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379328'>
<a name="inst_tag_379328_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379328" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379328_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379328" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379328_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379328" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379329'>
<a name="inst_tag_379329_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379329" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379329_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379329" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379329_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379329" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379330'>
<a name="inst_tag_379330_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379330" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379330_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379330" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379330_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379330" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379331'>
<a name="inst_tag_379331_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379331" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379331_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379331" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379331_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379331" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379332'>
<a name="inst_tag_379332_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379332" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379332_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379332" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379332_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379332" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379333'>
<a name="inst_tag_379333_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379333" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379333_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379333" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379333_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379333" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379334'>
<a name="inst_tag_379334_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379334" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379334_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379334" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379334_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379334" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379335'>
<a name="inst_tag_379335_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379335" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379335_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379335" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379335_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379335" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379336'>
<a name="inst_tag_379336_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379336" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379336_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379336" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379336_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379336" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379338'>
<a name="inst_tag_379338_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379338" >config_ss_tb.DUT.flexnoc.Switch8_main.DtpTxClkAdapt_Switch9_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379338_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379338" >config_ss_tb.DUT.flexnoc.Switch8_main.DtpTxClkAdapt_Switch9_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379338_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379338" >config_ss_tb.DUT.flexnoc.Switch8_main.DtpTxClkAdapt_Switch9_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379340'>
<a name="inst_tag_379340_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379340" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379340_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379340" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379340_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379340" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379342'>
<a name="inst_tag_379342_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379342" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379342_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379342" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379342_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379342" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379343'>
<a name="inst_tag_379343_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379343" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379343_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379343" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379343_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379343" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379344'>
<a name="inst_tag_379344_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379344" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379344_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379344" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379344_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379344" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379345'>
<a name="inst_tag_379345_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379345" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379345_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379345" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379345_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379345" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379347'>
<a name="inst_tag_379347_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379347" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379347_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379347" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379347_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379347" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379348'>
<a name="inst_tag_379348_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379348" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379348_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379348" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379348_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379348" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379349'>
<a name="inst_tag_379349_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379349" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379349_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379349" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379349_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379349" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379350'>
<a name="inst_tag_379350_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379350" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379350_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379350" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379350_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379350" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379351'>
<a name="inst_tag_379351_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379351" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379351_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379351" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379351_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379351" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379352'>
<a name="inst_tag_379352_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379352" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379352_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379352" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379352_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379352" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379354'>
<a name="inst_tag_379354_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379354" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379354_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379354" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379354_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379354" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379355'>
<a name="inst_tag_379355_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379355" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379355_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379355" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379355_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379355" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379356'>
<a name="inst_tag_379356_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379356" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379356_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379356" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379356_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379356" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379357'>
<a name="inst_tag_379357_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379357" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379357_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379357" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379357_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379357" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379358'>
<a name="inst_tag_379358_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379358" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379358_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379358" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379358_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379358" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379359'>
<a name="inst_tag_379359_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379359" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.DtpTxClkAdapt_Switch4Resp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379359_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379359" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.DtpTxClkAdapt_Switch4Resp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379359_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379359" >config_ss_tb.DUT.flexnoc.SwitchResp001_main.DtpTxClkAdapt_Switch4Resp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379361'>
<a name="inst_tag_379361_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379361" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379361_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379361" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379361_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379361" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379362'>
<a name="inst_tag_379362_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379362" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379362_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379362" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379362_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379362" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379363'>
<a name="inst_tag_379363_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379363" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.DtpRxClkAdapt_Switch7_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379363_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379363" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.DtpRxClkAdapt_Switch7_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379363_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379363" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.DtpRxClkAdapt_Switch7_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379364'>
<a name="inst_tag_379364_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379364" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.DtpTxClkAdapt_Switch8_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379364_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379364" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.DtpTxClkAdapt_Switch8_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379364_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379364" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.DtpTxClkAdapt_Switch8_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">10</td>
<td class="rt">1.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">10</td>
<td class="rt">2.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379346'>
<a name="inst_tag_379346_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379346" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379346_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379346" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379346_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379346" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">13</td>
<td class="rt">1.41  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">9</td>
<td class="rt">1.96  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">13</td>
<td class="rt">2.73  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">9</td>
<td class="rt">3.78  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[61:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379360'>
<a name="inst_tag_379360_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379360" >config_ss_tb.DUT.flexnoc.Switch_main.DtpRxClkAdapt_Switch4_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379360_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379360" >config_ss_tb.DUT.flexnoc.Switch_main.DtpRxClkAdapt_Switch4_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379360_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379360" >config_ss_tb.DUT.flexnoc.Switch_main.DtpRxClkAdapt_Switch4_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">14</td>
<td class="rt">1.52  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">6</td>
<td class="rt">1.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">8</td>
<td class="rt">1.74  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">13</td>
<td class="rt">2.73  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">7</td>
<td class="rt">2.94  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">1</td>
<td class="rt">0.23  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">1</td>
<td class="rt">0.45  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379353'>
<a name="inst_tag_379353_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379353" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379353_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379353" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379353_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379353" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">15</td>
<td class="rt">1.63  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">11</td>
<td class="rt">2.39  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">15</td>
<td class="rt">3.15  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">11</td>
<td class="rt">4.62  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[61:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379339'>
<a name="inst_tag_379339_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379339" >config_ss_tb.DUT.flexnoc.Switch7_main.DtpRxClkAdapt_Switch5_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       <font color = "red">0/1     ==>  			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );</font>
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       <font color = "red">0/1     ==>  			Reg_Head &lt;= #1.0 ( Rx_Head );</font>
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       <font color = "red">0/1     ==>  			Reg_Pld &lt;= #1.0 ( Rx_Pld );</font>
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       <font color = "red">0/1     ==>  			Reg_Tail &lt;= #1.0 ( Rx_Tail );</font>
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379339_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379339" >config_ss_tb.DUT.flexnoc.Switch7_main.DtpRxClkAdapt_Switch5_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379339_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379339" >config_ss_tb.DUT.flexnoc.Switch7_main.DtpRxClkAdapt_Switch5_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">130</td>
<td class="rt">14.13 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">126</td>
<td class="rt">27.39 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">90</td>
<td class="rt">18.91 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">86</td>
<td class="rt">36.13 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">4</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">40</td>
<td class="rt">9.01  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">40</td>
<td class="rt">18.02 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[21:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[24:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[41:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44:42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[48:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[51:50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[56:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[59:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[21:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[35:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[21:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[24:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[41:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[44:42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[48:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[51:50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[56:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[59:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[21:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[35:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[21:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[24:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[41:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[44:42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[48:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[51:50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[56:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[59:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[62:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[69:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[21:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[35:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379326'>
<a name="inst_tag_379326_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379326" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       1/1          			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       1/1          			Reg_Head &lt;= #1.0 ( Rx_Head );
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       1/1          			Reg_Pld &lt;= #1.0 ( Rx_Pld );
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       1/1          			Reg_Tail &lt;= #1.0 ( Rx_Tail );
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379326_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379326" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379326_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379326" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">12</td>
<td class="rt">37.50 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">172</td>
<td class="rt">18.70 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">97</td>
<td class="rt">21.09 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">75</td>
<td class="rt">16.30 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">104</td>
<td class="rt">21.85 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">53</td>
<td class="rt">22.27 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">51</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s1">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">68</td>
<td class="rt">15.32 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">44</td>
<td class="rt">19.82 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">24</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[12:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[14:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[40:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[49:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[58:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[36:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[12:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[14:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[40:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[43:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[49:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[58:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[63:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[36:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[12:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[40:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[43:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[49:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[58:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[63:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[36:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[12:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[14:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[40:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[43:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[49:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[58:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[63:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[36:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379324'>
<a name="inst_tag_379324_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379324" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       1/1          			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       1/1          			Reg_Head &lt;= #1.0 ( Rx_Head );
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       1/1          			Reg_Pld &lt;= #1.0 ( Rx_Pld );
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       1/1          			Reg_Tail &lt;= #1.0 ( Rx_Tail );
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379324_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379324" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379324_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379324" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">12</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">287</td>
<td class="rt">31.20 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">153</td>
<td class="rt">33.26 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">134</td>
<td class="rt">29.13 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">160</td>
<td class="rt">33.61 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">81</td>
<td class="rt">34.03 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">79</td>
<td class="rt">33.19 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">127</td>
<td class="rt">28.60 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">72</td>
<td class="rt">32.43 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">55</td>
<td class="rt">24.77 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[12:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[40:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[49:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[58:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[16:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[21:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[25:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[12:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[40:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[43:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[49:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[58:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[16:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[21:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[25:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[12:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[40:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[43:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[49:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[57:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[66:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[16:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[21:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[25:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[27:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[31:30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[35:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[12:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[40:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[43:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[49:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[58:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[66:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[16:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[21:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[25:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379325'>
<a name="inst_tag_379325_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379325" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       1/1          			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       1/1          			Reg_Head &lt;= #1.0 ( Rx_Head );
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       1/1          			Reg_Pld &lt;= #1.0 ( Rx_Pld );
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       1/1          			Reg_Tail &lt;= #1.0 ( Rx_Tail );
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379325_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379325" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379325_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379325" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">12</td>
<td class="rt">37.50 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">418</td>
<td class="rt">45.43 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">221</td>
<td class="rt">48.04 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">197</td>
<td class="rt">42.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">228</td>
<td class="rt">47.90 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">115</td>
<td class="rt">48.32 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">113</td>
<td class="rt">47.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s4">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">190</td>
<td class="rt">42.79 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">106</td>
<td class="rt">47.75 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">84</td>
<td class="rt">37.84 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[12:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[14:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[41:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[58:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[35:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[12:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[14:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[41:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[43:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[58:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[63:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[35:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[12:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[41:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[43:42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[52:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[58:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[63:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[16:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[25:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[33:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[35:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[12:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[14:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[41:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[43:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[52:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[58:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[63:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[35:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379323'>
<a name="inst_tag_379323_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379323" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       1/1          			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       1/1          			Reg_Head &lt;= #1.0 ( Rx_Head );
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       1/1          			Reg_Pld &lt;= #1.0 ( Rx_Pld );
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       1/1          			Reg_Tail &lt;= #1.0 ( Rx_Tail );
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379323_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379323" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379323_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379323" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">12</td>
<td class="rt">37.50 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">477</td>
<td class="rt">51.85 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">245</td>
<td class="rt">53.26 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">232</td>
<td class="rt">50.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">252</td>
<td class="rt">52.94 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">127</td>
<td class="rt">53.36 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">125</td>
<td class="rt">52.52 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">225</td>
<td class="rt">50.68 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">118</td>
<td class="rt">53.15 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">107</td>
<td class="rt">48.20 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[41:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[58:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[41:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[43:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[58:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[41:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[43:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[52:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[57:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[66:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[14:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[19:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[24:21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[32:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[35:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[41:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[43:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[52:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[58:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[66:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379337'>
<a name="inst_tag_379337_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379337" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       1/1          			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       1/1          			Reg_Head &lt;= #1.0 ( Rx_Head );
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       1/1          			Reg_Pld &lt;= #1.0 ( Rx_Pld );
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       1/1          			Reg_Tail &lt;= #1.0 ( Rx_Tail );
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379337_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379337" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379337_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379337" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">14</td>
<td class="rt">43.75 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">512</td>
<td class="rt">55.65 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">261</td>
<td class="rt">56.74 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">251</td>
<td class="rt">54.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">268</td>
<td class="rt">56.30 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">135</td>
<td class="rt">56.72 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">133</td>
<td class="rt">55.88 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">4</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">244</td>
<td class="rt">54.95 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">126</td>
<td class="rt">56.76 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">118</td>
<td class="rt">53.15 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[12:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[18:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[40:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[45:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[49:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[58:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[12:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[18:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[40:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[45:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[49:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[58:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66:63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[12:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[17:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[40:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[43:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[45:44]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[49:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[58:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[65:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[12:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[18:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[40:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[45:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[49:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[58:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[66:63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_379341'>
<a name="inst_tag_379341_Line"></a>
<b>Line Coverage for Instance : <a href="mod1241.html#inst_tag_379341" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6527</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6535</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6542</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6549</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6556</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6563</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6526                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6527       1/1          		if ( ! Sys_Clk_RstN )
6528       1/1          			Full &lt;= #1.0 ( 1'b0 );
6529       1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
6530                    	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
6531                    	assign Sys_Pwr_WakeUp = 1'b0;
6532                    	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
6533                    	assign Tx_Hdr = RxInt_Hdr;
6534                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6535       1/1          		if ( ! Sys_Clk_RstN )
6536       1/1          			Reg_Hdr &lt;= #1.0 ( 70'b0 );
6537       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [4] )
6538       1/1          			Reg_Hdr &lt;= #1.0 ( Rx_Hdr );
                        MISSING_ELSE
6539                    	assign RxInt_Head = Full ? Reg_Head : Rx_Head;
6540                    	assign Tx_Head = RxInt_Head;
6541                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6542       1/1          		if ( ! Sys_Clk_RstN )
6543       1/1          			Reg_Head &lt;= #1.0 ( 1'b0 );
6544       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [2] )
6545       1/1          			Reg_Head &lt;= #1.0 ( Rx_Head );
                        MISSING_ELSE
6546                    	assign RxInt_Pld = Full ? Reg_Pld : Rx_Pld;
6547                    	assign Tx_Pld = RxInt_Pld;
6548                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6549       1/1          		if ( ! Sys_Clk_RstN )
6550       1/1          			Reg_Pld &lt;= #1.0 ( 38'b0 );
6551       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [3] )
6552       1/1          			Reg_Pld &lt;= #1.0 ( Rx_Pld );
                        MISSING_ELSE
6553                    	assign RxInt_Tail = Full ? Reg_Tail : Rx_Tail;
6554                    	assign Tx_Tail = RxInt_Tail;
6555                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
6556       1/1          		if ( ! Sys_Clk_RstN )
6557       1/1          			Reg_Tail &lt;= #1.0 ( 1'b0 );
6558       1/1          		else if ( RxVld &amp; RxRdy &amp; RxEn [1] )
6559       1/1          			Reg_Tail &lt;= #1.0 ( Rx_Tail );
                        MISSING_ELSE
6560                    	// synopsys translate_off
6561                    	// synthesis translate_off
6562                    	always @( posedge Sys_Clk )
6563       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
6564       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
6565       <font color = "grey">unreachable  </font>				dontStop = 0;
6566       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
6567       <font color = "grey">unreachable  </font>				if (!dontStop) begin
6568       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
6569       <font color = "grey">unreachable  </font>					$stop;
6570                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
6571                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_379341_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1241.html#inst_tag_379341" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6532
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6539
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6546
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6553
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_379341_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1241.html#inst_tag_379341" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">12</td>
<td class="rt">37.50 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">920</td>
<td class="rt">607</td>
<td class="rt">65.98 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">460</td>
<td class="rt">309</td>
<td class="rt">67.17 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">460</td>
<td class="rt">298</td>
<td class="rt">64.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">476</td>
<td class="rt">316</td>
<td class="rt">66.39 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">159</td>
<td class="rt">66.81 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">157</td>
<td class="rt">65.97 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s6">
<td>Signal Bits</td>
<td class="rt">444</td>
<td class="rt">291</td>
<td class="rt">65.54 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">222</td>
<td class="rt">150</td>
<td class="rt">67.57 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">222</td>
<td class="rt">141</td>
<td class="rt">63.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[24:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[28:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[30:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[41:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[45:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[58:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[66:63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[69]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[24:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[28:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[30:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[41:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[45:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[58:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[66:63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[69]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[17:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[24:21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[28:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[30:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[41:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[43:42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[45:44]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[52:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[58:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[65:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[69]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[24:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[28:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[30:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[41:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[45:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[52:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[58:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[66:63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[69]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_379321">
    <li>
      <a href="#inst_tag_379321_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379321_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379321_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379322">
    <li>
      <a href="#inst_tag_379322_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379322_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379322_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379323">
    <li>
      <a href="#inst_tag_379323_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379323_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379323_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379324">
    <li>
      <a href="#inst_tag_379324_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379324_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379324_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379325">
    <li>
      <a href="#inst_tag_379325_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379325_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379325_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379326">
    <li>
      <a href="#inst_tag_379326_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379326_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379326_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379327">
    <li>
      <a href="#inst_tag_379327_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379327_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379327_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379328">
    <li>
      <a href="#inst_tag_379328_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379328_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379328_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379329">
    <li>
      <a href="#inst_tag_379329_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379329_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379329_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379330">
    <li>
      <a href="#inst_tag_379330_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379330_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379330_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379331">
    <li>
      <a href="#inst_tag_379331_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379331_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379331_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379332">
    <li>
      <a href="#inst_tag_379332_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379332_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379332_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379333">
    <li>
      <a href="#inst_tag_379333_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379333_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379333_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379334">
    <li>
      <a href="#inst_tag_379334_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379334_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379334_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379335">
    <li>
      <a href="#inst_tag_379335_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379335_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379335_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379336">
    <li>
      <a href="#inst_tag_379336_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379336_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379336_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379337">
    <li>
      <a href="#inst_tag_379337_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379337_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379337_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379338">
    <li>
      <a href="#inst_tag_379338_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379338_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379338_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379339">
    <li>
      <a href="#inst_tag_379339_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379339_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379339_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379340">
    <li>
      <a href="#inst_tag_379340_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379340_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379340_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379341">
    <li>
      <a href="#inst_tag_379341_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379341_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379341_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379342">
    <li>
      <a href="#inst_tag_379342_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379342_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379342_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379343">
    <li>
      <a href="#inst_tag_379343_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379343_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379343_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379344">
    <li>
      <a href="#inst_tag_379344_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379344_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379344_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379345">
    <li>
      <a href="#inst_tag_379345_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379345_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379345_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379346">
    <li>
      <a href="#inst_tag_379346_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379346_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379346_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379347">
    <li>
      <a href="#inst_tag_379347_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379347_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379347_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379348">
    <li>
      <a href="#inst_tag_379348_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379348_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379348_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379349">
    <li>
      <a href="#inst_tag_379349_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379349_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379349_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379350">
    <li>
      <a href="#inst_tag_379350_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379350_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379350_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379351">
    <li>
      <a href="#inst_tag_379351_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379351_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379351_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379352">
    <li>
      <a href="#inst_tag_379352_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379352_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379352_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379353">
    <li>
      <a href="#inst_tag_379353_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379353_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379353_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379354">
    <li>
      <a href="#inst_tag_379354_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379354_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379354_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379355">
    <li>
      <a href="#inst_tag_379355_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379355_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379355_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379356">
    <li>
      <a href="#inst_tag_379356_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379356_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379356_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379357">
    <li>
      <a href="#inst_tag_379357_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379357_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379357_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379358">
    <li>
      <a href="#inst_tag_379358_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379358_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379358_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379359">
    <li>
      <a href="#inst_tag_379359_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379359_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379359_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379360">
    <li>
      <a href="#inst_tag_379360_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379360_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379360_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379361">
    <li>
      <a href="#inst_tag_379361_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379361_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379361_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379362">
    <li>
      <a href="#inst_tag_379362_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379362_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379362_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379363">
    <li>
      <a href="#inst_tag_379363_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379363_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379363_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_379364">
    <li>
      <a href="#inst_tag_379364_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_379364_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_379364_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_6ed51eef_A7038110">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
