# Reading pref.tcl
# do 50Mhz_to_1hz_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz {C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/tff_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:09:50 on Jul 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz" C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/tff_1.v 
# -- Compiling module tff_1
# 
# Top level modules:
# 	tff_1
# End time: 22:09:50 on Jul 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz {C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/mod_10_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:09:50 on Jul 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz" C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/mod_10_counter.v 
# -- Compiling module mod_10_counter
# 
# Top level modules:
# 	mod_10_counter
# End time: 22:09:50 on Jul 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz {C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/mod_5_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:09:50 on Jul 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz" C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/mod_5_counter.v 
# -- Compiling module mod_5_counter
# 
# Top level modules:
# 	mod_5_counter
# End time: 22:09:50 on Jul 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz {C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/one_sec_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:09:51 on Jul 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz" C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/one_sec_clk.v 
# -- Compiling module one_sec_clk
# 
# Top level modules:
# 	one_sec_clk
# End time: 22:09:51 on Jul 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz {C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:09:51 on Jul 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz" C:/digital_design_course_iit_bombay/verilog/50mhz_to_1hz/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:09:51 on Jul 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:09:51 on Jul 30,2023
# Loading work.testbench
# Loading work.one_sec_clk
# Loading work.mod_10_counter
# Loading work.tff_1
# Loading work.mod_5_counter
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
