

================================================================
== Vivado HLS Report for 'layer7'
================================================================
* Date:           Fri Dec 15 20:48:22 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FSRCNN_V1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.055|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  20472577|  20472577|  20472577|  20472577|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                     |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  20472576|  20472576|    319884|          -|          -|    64|    no    |
        | + Loop 1.1          |      3696|      3696|        66|          -|          -|    56|    no    |
        |  ++ Loop 1.1.1      |        64|        64|         1|          -|          -|    64|    no    |
        | + Loop 1.2          |       792|       792|        66|          -|          -|    12|    no    |
        |  ++ Loop 1.2.1      |        64|        64|         1|          -|          -|    64|    no    |
        |  ++ Loop 1.2.2      |        64|        64|         1|          -|          -|    64|    no    |
        | + Loop 1.3          |    315392|    315392|      5632|          -|          -|    56|    no    |
        |  ++ Loop 1.3.1      |      5436|      5436|       453|          -|          -|    12|    no    |
        |   +++ Loop 1.3.1.1  |       128|       128|         2|          -|          -|    64|    no    |
        |   +++ Loop 1.3.1.2  |       192|       192|         3|          -|          -|    64|    no    |
        |   +++ Loop 1.3.1.3  |       128|       128|         2|          -|          -|    64|    no    |
        |  ++ Loop 1.3.2      |       192|       192|         3|          -|          -|    64|    no    |
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      1|       0|    504|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |       13|      -|      35|     63|    0|
|Multiplexer      |        -|      -|       -|    563|    -|
|Register         |        -|      -|     285|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       13|      1|     320|   1130|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        4|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |correlate_img_V_assi_U  |layer1_correlate_fYi  |        0|  24|  12|    0|    64|   12|     1|          768|
    |out_layer_valid_V_U     |layer1_out_layer_g8j  |        1|   0|   0|    0|  3584|    1|     1|         3584|
    |channel_from_prev_ou_U  |layer2_channel_fryd2  |        6|   0|   0|    0|  5508|   12|     1|        66096|
    |out_layer_data_V_U      |layer2_img_channesc4  |        3|   0|   0|    0|  3584|   12|     1|        43008|
    |img_channel_0_data_s_U  |layer2_out_layer_Aem  |        1|   0|   0|    0|   768|   12|     1|         9216|
    |biases_layer7_V_U       |layer7_biases_laybWr  |        0|   3|   3|    0|    56|    3|     1|          168|
    |img_channel_0_user_s_U  |layer7_img_channeb0s  |        0|   2|  12|    0|   768|    1|     1|          768|
    |img_channel_0_last_s_U  |layer7_img_channeb0s  |        0|   2|  12|    0|   768|    1|     1|          768|
    |img_channel_0_id_V_U    |layer7_img_channeb0s  |        0|   2|  12|    0|   768|    1|     1|          768|
    |img_channel_0_dest_s_U  |layer7_img_channeb0s  |        0|   2|  12|    0|   768|    1|     1|          768|
    |img_channel_0_keep_s_U  |layer7_img_channebZs  |        1|   0|   0|    0|   768|    4|     1|         3072|
    |weights_layer7_V_0_U    |layer7_weights_labVr  |        1|   0|   0|    0|   672|    5|     1|         3360|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                      |       13|  35|  63|    0| 18076|   65|    12|       132344|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_1073_p2                    |     *    |      1|  0|   6|          12|           5|
    |add_ln1033_fu_1025_p2             |     +    |      0|  0|  15|           7|           1|
    |add_ln1265_fu_1110_p2             |     +    |      0|  0|  17|          13|          13|
    |add_ln162_fu_1151_p2              |     +    |      0|  0|  17|          13|          13|
    |add_ln203_10_fu_839_p2            |     +    |      0|  0|  17|          13|          13|
    |add_ln203_11_fu_920_p2            |     +    |      0|  0|  13|          11|          11|
    |add_ln203_12_fu_889_p2            |     +    |      0|  0|  13|          11|          11|
    |add_ln203_13_fu_1009_p2           |     +    |      0|  0|   8|          11|          11|
    |add_ln203_14_fu_1035_p2           |     +    |      0|  0|  13|          11|          11|
    |add_ln203_fu_1180_p2              |     +    |      0|  0|  13|          11|          11|
    |add_ln703_fu_1120_p2              |     +    |      0|  0|  12|          12|          12|
    |aux_sum_V_fu_1175_p2              |     +    |      0|  0|  12|          12|          12|
    |current_filter_fu_941_p2          |     +    |      0|  0|  15|           6|           1|
    |current_input_channe_2_fu_855_p2  |     +    |      0|  0|  13|           4|           1|
    |current_input_channe_3_fu_973_p2  |     +    |      0|  0|  13|           4|           1|
    |i_fu_799_p2                       |     +    |      0|  0|  15|           6|           1|
    |index_fu_1059_p2                  |     +    |      0|  0|  15|           7|           1|
    |index_input_element_5_fu_879_p2   |     +    |      0|  0|  15|           7|           1|
    |index_input_element_6_fu_1141_p2  |     +    |      0|  0|  15|           7|           1|
    |index_input_element_7_fu_1095_p2  |     +    |      0|  0|  15|           7|           1|
    |index_input_element_fu_910_p2     |     +    |      0|  0|  15|           7|           1|
    |j_fu_829_p2                       |     +    |      0|  0|  15|           7|           1|
    |row_idx_fu_787_p2                 |     +    |      0|  0|  15|           7|           1|
    |sub_ln203_fu_1003_p2              |     -    |      0|  0|   8|          11|          11|
    |ap_condition_915                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_919                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op100_read_state6    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op129_read_state6    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op100         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op270         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1022_fu_935_p2             |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln1024_fu_967_p2             |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1033_fu_1019_p2            |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln1039_fu_1089_p2            |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln1044_fu_1135_p2            |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln1494_fu_1185_p2            |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln46_fu_1053_p2              |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln942_fu_781_p2              |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln945_fu_793_p2              |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln946_fu_823_p2              |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln950_fu_849_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln965_fu_817_p2              |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln968_fu_904_p2              |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln987_fu_873_p2              |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6                   |    or    |      0|  0|   2|           1|           1|
    |p_Val2_6_fu_1191_p3               |  select  |      0|  0|  11|           1|          11|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      1|  0| 504|         321|         249|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  101|         21|    1|         21|
    |ap_done                         |    9|          2|    1|          2|
    |channel_from_prev_ou_address0   |   15|          3|   13|         39|
    |corr6_out_V_data_V_blk_n        |    9|          2|    1|          2|
    |corr6_out_V_dest_V_blk_n        |    9|          2|    1|          2|
    |corr6_out_V_id_V_blk_n          |    9|          2|    1|          2|
    |corr6_out_V_keep_V_blk_n        |    9|          2|    1|          2|
    |corr6_out_V_last_V_blk_n        |    9|          2|    1|          2|
    |corr6_out_V_user_V_blk_n        |    9|          2|    1|          2|
    |corr6_out_V_valid_V_blk_n       |    9|          2|    1|          2|
    |corr7_out_V_data_V_blk_n        |    9|          2|    1|          2|
    |corr7_out_V_dest_V_blk_n        |    9|          2|    1|          2|
    |corr7_out_V_id_V_blk_n          |    9|          2|    1|          2|
    |corr7_out_V_keep_V_blk_n        |    9|          2|    1|          2|
    |corr7_out_V_last_V_blk_n        |    9|          2|    1|          2|
    |corr7_out_V_user_V_blk_n        |    9|          2|    1|          2|
    |corr7_out_V_valid_V_blk_n       |    9|          2|    1|          2|
    |correlate_img_V_assi_address0   |   15|          3|    6|         18|
    |current_filter_0_reg_683        |    9|          2|    6|         12|
    |current_input_channe_4_reg_694  |    9|          2|    4|          8|
    |current_input_channe_reg_650    |    9|          2|    4|          8|
    |i_0_reg_628                     |    9|          2|    6|         12|
    |img_channel_0_data_s_address0   |   21|          4|   10|         40|
    |img_channel_0_dest_s_address0   |   21|          4|   10|         40|
    |img_channel_0_id_V_address0     |   21|          4|   10|         40|
    |img_channel_0_keep_s_address0   |   21|          4|   10|         40|
    |img_channel_0_last_s_address0   |   21|          4|   10|         40|
    |img_channel_0_user_s_address0   |   21|          4|   10|         40|
    |index_0_i_reg_717               |    9|          2|    7|         14|
    |index_input_element1_reg_672    |    9|          2|    7|         14|
    |index_input_element2_1_reg_705  |    9|          2|    7|         14|
    |index_input_element2_2_reg_728  |    9|          2|    7|         14|
    |index_input_element2_3_reg_739  |    9|          2|    7|         14|
    |index_input_element2_reg_661    |    9|          2|    7|         14|
    |j_0_reg_639                     |    9|          2|    7|         14|
    |out_layer_data_V_address0       |   33|          6|   12|         72|
    |out_layer_data_V_d0             |   21|          4|   12|         48|
    |real_start                      |    9|          2|    1|          2|
    |row_idx_0_reg_616               |    9|          2|    7|         14|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  563|        117|  196|        622|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln1033_reg_1322              |   7|   0|    7|          0|
    |ap_CS_fsm                        |  20|   0|   20|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |channel_from_prev_ou_2_reg_1355  |  12|   0|   12|          0|
    |current_filter_0_reg_683         |   6|   0|    6|          0|
    |current_filter_reg_1270          |   6|   0|    6|          0|
    |current_input_channe_2_reg_1240  |   4|   0|    4|          0|
    |current_input_channe_3_reg_1294  |   4|   0|    4|          0|
    |current_input_channe_4_reg_694   |   4|   0|    4|          0|
    |current_input_channe_reg_650     |   4|   0|    4|          0|
    |i_0_reg_628                      |   6|   0|    6|          0|
    |i_reg_1215                       |   6|   0|    6|          0|
    |icmp_ln965_reg_1225              |   1|   0|    1|          0|
    |index_0_i_reg_717                |   7|   0|    7|          0|
    |index_input_element1_reg_672     |   7|   0|    7|          0|
    |index_input_element2_1_reg_705   |   7|   0|    7|          0|
    |index_input_element2_2_reg_728   |   7|   0|    7|          0|
    |index_input_element2_3_reg_739   |   7|   0|    7|          0|
    |index_input_element2_reg_661     |   7|   0|    7|          0|
    |index_input_element_6_reg_1391   |   7|   0|    7|          0|
    |index_input_element_7_reg_1363   |   7|   0|    7|          0|
    |index_reg_1340                   |   7|   0|    7|          0|
    |j_0_reg_639                      |   7|   0|    7|          0|
    |out_layer_data_V_add_1_reg_1368  |  12|   0|   12|          0|
    |out_layer_data_V_add_2_reg_1401  |  12|   0|   12|          0|
    |p_Val2_6_reg_1431                |  11|   0|   11|          0|
    |row_idx_0_reg_616                |   7|   0|    7|          0|
    |row_idx_reg_1207                 |   7|   0|    7|          0|
    |sext_ln1265_reg_1378             |  12|   0|   12|          0|
    |sext_ln46_reg_1332               |  16|   0|   16|          0|
    |sext_ln703_reg_1383              |  11|   0|   11|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |subfilter_layer_0_V_reg_1314     |   5|   0|    5|          0|
    |tmp_valid_V_reg_1436             |   1|   0|    1|          0|
    |zext_ln1024_reg_1285             |   6|   0|   13|          7|
    |zext_ln1028_reg_1275             |   6|   0|   64|         58|
    |zext_ln162_reg_1280              |   6|   0|   11|          5|
    |zext_ln203_24_reg_1299           |   4|   0|   11|          7|
    |zext_ln62_reg_1345               |   7|   0|   64|         57|
    |zext_ln946_reg_1220              |   6|   0|   13|          7|
    |zext_ln965_reg_1245              |   4|   0|   11|          7|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 285|   0|  433|        148|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        layer7       | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        layer7       | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        layer7       | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |        layer7       | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        layer7       | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |        layer7       | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        layer7       | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        layer7       | return value |
|start_out                    | out |    1| ap_ctrl_hs |        layer7       | return value |
|start_write                  | out |    1| ap_ctrl_hs |        layer7       | return value |
|corr6_out_V_valid_V_dout     |  in |    1|   ap_fifo  | corr6_out_V_valid_V |    pointer   |
|corr6_out_V_valid_V_empty_n  |  in |    1|   ap_fifo  | corr6_out_V_valid_V |    pointer   |
|corr6_out_V_valid_V_read     | out |    1|   ap_fifo  | corr6_out_V_valid_V |    pointer   |
|corr6_out_V_data_V_dout      |  in |   12|   ap_fifo  |  corr6_out_V_data_V |    pointer   |
|corr6_out_V_data_V_empty_n   |  in |    1|   ap_fifo  |  corr6_out_V_data_V |    pointer   |
|corr6_out_V_data_V_read      | out |    1|   ap_fifo  |  corr6_out_V_data_V |    pointer   |
|corr6_out_V_keep_V_dout      |  in |    4|   ap_fifo  |  corr6_out_V_keep_V |    pointer   |
|corr6_out_V_keep_V_empty_n   |  in |    1|   ap_fifo  |  corr6_out_V_keep_V |    pointer   |
|corr6_out_V_keep_V_read      | out |    1|   ap_fifo  |  corr6_out_V_keep_V |    pointer   |
|corr6_out_V_user_V_dout      |  in |    1|   ap_fifo  |  corr6_out_V_user_V |    pointer   |
|corr6_out_V_user_V_empty_n   |  in |    1|   ap_fifo  |  corr6_out_V_user_V |    pointer   |
|corr6_out_V_user_V_read      | out |    1|   ap_fifo  |  corr6_out_V_user_V |    pointer   |
|corr6_out_V_last_V_dout      |  in |    1|   ap_fifo  |  corr6_out_V_last_V |    pointer   |
|corr6_out_V_last_V_empty_n   |  in |    1|   ap_fifo  |  corr6_out_V_last_V |    pointer   |
|corr6_out_V_last_V_read      | out |    1|   ap_fifo  |  corr6_out_V_last_V |    pointer   |
|corr6_out_V_id_V_dout        |  in |    1|   ap_fifo  |   corr6_out_V_id_V  |    pointer   |
|corr6_out_V_id_V_empty_n     |  in |    1|   ap_fifo  |   corr6_out_V_id_V  |    pointer   |
|corr6_out_V_id_V_read        | out |    1|   ap_fifo  |   corr6_out_V_id_V  |    pointer   |
|corr6_out_V_dest_V_dout      |  in |    1|   ap_fifo  |  corr6_out_V_dest_V |    pointer   |
|corr6_out_V_dest_V_empty_n   |  in |    1|   ap_fifo  |  corr6_out_V_dest_V |    pointer   |
|corr6_out_V_dest_V_read      | out |    1|   ap_fifo  |  corr6_out_V_dest_V |    pointer   |
|corr7_out_V_valid_V_din      | out |    1|   ap_fifo  | corr7_out_V_valid_V |    pointer   |
|corr7_out_V_valid_V_full_n   |  in |    1|   ap_fifo  | corr7_out_V_valid_V |    pointer   |
|corr7_out_V_valid_V_write    | out |    1|   ap_fifo  | corr7_out_V_valid_V |    pointer   |
|corr7_out_V_data_V_din       | out |   12|   ap_fifo  |  corr7_out_V_data_V |    pointer   |
|corr7_out_V_data_V_full_n    |  in |    1|   ap_fifo  |  corr7_out_V_data_V |    pointer   |
|corr7_out_V_data_V_write     | out |    1|   ap_fifo  |  corr7_out_V_data_V |    pointer   |
|corr7_out_V_keep_V_din       | out |    4|   ap_fifo  |  corr7_out_V_keep_V |    pointer   |
|corr7_out_V_keep_V_full_n    |  in |    1|   ap_fifo  |  corr7_out_V_keep_V |    pointer   |
|corr7_out_V_keep_V_write     | out |    1|   ap_fifo  |  corr7_out_V_keep_V |    pointer   |
|corr7_out_V_user_V_din       | out |    1|   ap_fifo  |  corr7_out_V_user_V |    pointer   |
|corr7_out_V_user_V_full_n    |  in |    1|   ap_fifo  |  corr7_out_V_user_V |    pointer   |
|corr7_out_V_user_V_write     | out |    1|   ap_fifo  |  corr7_out_V_user_V |    pointer   |
|corr7_out_V_last_V_din       | out |    1|   ap_fifo  |  corr7_out_V_last_V |    pointer   |
|corr7_out_V_last_V_full_n    |  in |    1|   ap_fifo  |  corr7_out_V_last_V |    pointer   |
|corr7_out_V_last_V_write     | out |    1|   ap_fifo  |  corr7_out_V_last_V |    pointer   |
|corr7_out_V_id_V_din         | out |    1|   ap_fifo  |   corr7_out_V_id_V  |    pointer   |
|corr7_out_V_id_V_full_n      |  in |    1|   ap_fifo  |   corr7_out_V_id_V  |    pointer   |
|corr7_out_V_id_V_write       | out |    1|   ap_fifo  |   corr7_out_V_id_V  |    pointer   |
|corr7_out_V_dest_V_din       | out |    1|   ap_fifo  |  corr7_out_V_dest_V |    pointer   |
|corr7_out_V_dest_V_full_n    |  in |    1|   ap_fifo  |  corr7_out_V_dest_V |    pointer   |
|corr7_out_V_dest_V_write     | out |    1|   ap_fifo  |  corr7_out_V_dest_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

