
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.453933                       # Number of seconds simulated
sim_ticks                                453933085500                       # Number of ticks simulated
final_tick                               953933553500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 375211                       # Simulator instruction rate (inst/s)
host_op_rate                                   375211                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               56773564                       # Simulator tick rate (ticks/s)
host_mem_usage                                2203436                       # Number of bytes of host memory used
host_seconds                                  7995.50                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        29376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     45676352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45705728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        29376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     44859200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44859200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       713693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              714152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        700925                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             700925                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        64714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    100623536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             100688250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        64714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            64714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        98823376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98823376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        98823376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        64714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    100623536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            199511626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      714152                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     700925                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    714152                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   700925                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   45705728                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                44859200                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             45705728                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             44859200                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               46371                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               47588                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               47467                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               45231                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               42573                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               42044                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               41779                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               43461                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               46038                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               47037                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              47150                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              45664                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              43138                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              42242                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              42392                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              43977                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               45335                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               46772                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               46674                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               44824                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               42406                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               41194                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               40599                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               42334                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               45406                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               46508                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              46374                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              45045                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              42918                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              41551                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              40828                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              42157                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  453919302000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                714152                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               700925                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  204365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  184569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  170753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  154455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    9908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   30241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   30471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       103145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    877.974890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   580.026665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   577.330118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        12669     12.28%     12.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129         5844      5.67%     17.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         3898      3.78%     21.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         4522      4.38%     26.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         2447      2.37%     28.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         2163      2.10%     30.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         1880      1.82%     32.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         3109      3.01%     35.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         1570      1.52%     36.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         2275      2.21%     39.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         3904      3.78%     42.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         6879      6.67%     49.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1212      1.18%     50.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          828      0.80%     51.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961          858      0.83%     52.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         2221      2.15%     54.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          925      0.90%     55.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153          915      0.89%     56.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         1074      1.04%     57.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         7286      7.06%     64.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         1654      1.60%     66.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         1987      1.93%     67.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473        16225     15.73%     83.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537        15673     15.20%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          506      0.49%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          154      0.15%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729           16      0.02%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793          164      0.16%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857           20      0.02%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921           12      0.01%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985            8      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049           66      0.06%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113           10      0.01%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177            9      0.01%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           13      0.01%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305           36      0.03%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369            9      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433            4      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497            4      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           23      0.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625            4      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689            3      0.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753            6      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817            6      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881            4      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945            3      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009            1      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073            5      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265            1      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329            3      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393            2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585            4      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649            1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713            4      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097            2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            3      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       103145                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  28630474500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             36751315750                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 3570760000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                4550081250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     40090.17                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                   6371.31                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                51461.48                       # Average memory access latency
system.mem_ctrls.avgRdBW                       100.69                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        98.82                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               100.69                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                98.82                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.56                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.08                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      11.36                       # Average write queue length over time
system.mem_ctrls.readRowHits                   669783                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  642149                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.61                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     320773.57                       # Average gap between requests
system.membus.throughput                    199511626                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               51137                       # Transaction distribution
system.membus.trans_dist::ReadResp              51137                       # Transaction distribution
system.membus.trans_dist::Writeback            700925                       # Transaction distribution
system.membus.trans_dist::ReadExReq            663015                       # Transaction distribution
system.membus.trans_dist::ReadExResp           663015                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2129229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2129229                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     90564928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            90564928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               90564928                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          3511238500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3384350750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       226333411                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    171407343                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4973698                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    139367335                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       132581240                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.130785                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         6491903                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          677                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            465102569                       # DTB read hits
system.switch_cpus.dtb.read_misses             144856                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        465247425                       # DTB read accesses
system.switch_cpus.dtb.write_hits           125069415                       # DTB write hits
system.switch_cpus.dtb.write_misses            145430                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       125214845                       # DTB write accesses
system.switch_cpus.dtb.data_hits            590171984                       # DTB hits
system.switch_cpus.dtb.data_misses             290286                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        590462270                       # DTB accesses
system.switch_cpus.itb.fetch_hits           260183548                       # ITB hits
system.switch_cpus.itb.fetch_misses              1112                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       260184660                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  525                       # Number of system calls
system.switch_cpus.numCycles                907866171                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    263032190                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2190780014                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           226333411                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    139073143                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             393709244                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        23223927                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      209477602                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          438                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         7157                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         260183548                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1884939                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    884414802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.477096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.321415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        490705558     55.48%     55.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         44992718      5.09%     60.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         51369751      5.81%     66.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         19580700      2.21%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         32291619      3.65%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         21251931      2.40%     74.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         16030205      1.81%     76.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         12840227      1.45%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        195352093     22.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    884414802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.249303                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.413109                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        304400327                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     171307964                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         327726899                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      63018445                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       17961166                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     45887426                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        226904                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2178764411                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        480374                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       17961166                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        309741080                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        48118570                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     13631924                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         384565541                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     110396520                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2168528445                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2661                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       48288879                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      58216975                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1806389145                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3177231698                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1797798192                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1379433506                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1686180541                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        120208528                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1089476                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       139870                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         244270880                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    474375358                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    127085717                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     25214945                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      8725995                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2122576825                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       278717                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2081212109                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1361440                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    119942969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     72421972                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1406                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    884414802                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.353208                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.664501                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    129859888     14.68%     14.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    155366051     17.57%     32.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    223480210     25.27%     57.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    176860023     20.00%     77.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    102620450     11.60%     89.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     54399747      6.15%     95.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     29961042      3.39%     98.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      8880346      1.00%     99.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2987045      0.34%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    884414802                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1460785      3.93%      3.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          4298      0.01%      3.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             2      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     15269808     41.12%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     45.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       16561857     44.60%     89.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3837008     10.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          232      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     962978378     46.27%     46.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1462445      0.07%     46.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     46.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    266870613     12.82%     59.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     15366936      0.74%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     11343816      0.55%     60.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    230052323     11.05%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          114      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    467468960     22.46%     93.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    125668292      6.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2081212109                       # Type of FU issued
system.switch_cpus.iq.rate                   2.292422                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            37133758                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017842                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3430561121                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1370860800                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1259126511                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1654773095                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    871949789                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    808715298                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1277282974                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       841062661                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     29615044                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     32048874                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        52711                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        12085                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      4834859                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       135052                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       258160                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       17961166                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         9532702                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1330552                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2140290213                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      6501299                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     474375358                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    127085717                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       139860                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         667415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         48862                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        12085                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2010144                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2818732                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4828876                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2075302561                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     465247561                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5909546                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              17434671                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            590462408                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        208508116                       # Number of branches executed
system.switch_cpus.iew.exec_stores          125214847                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.285912                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2070681877                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2067841809                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1441198482                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1967524703                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.277695                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.732493                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    123019449                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       277311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4746824                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    866453636                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.328008                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.530960                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    224055392     25.86%     25.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    218912468     25.27%     51.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    156319016     18.04%     69.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     67638866      7.81%     76.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     41882951      4.83%     81.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     31026774      3.58%     85.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     19175820      2.21%     87.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     14615598      1.69%     89.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     92826751     10.71%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    866453636                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2017110886                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2017110886                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              564577318                       # Number of memory references committed
system.switch_cpus.commit.loads             442326460                       # Number of loads committed
system.switch_cpus.commit.membars              138393                       # Number of memory barriers committed
system.switch_cpus.commit.branches          197944349                       # Number of branches committed
system.switch_cpus.commit.fp_insts          791595074                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1461337968                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      6376513                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      92826751                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2913652791                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4298279963                       # The number of ROB writes
system.switch_cpus.timesIdled                  200060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                23451369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.453933                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.453933                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.202968                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.202968                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2022005213                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       993465322                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1048077266                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        749859130                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1225182                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         276900                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               429                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 3                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.013092                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.000092                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  710697316                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  225446819                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         490545.539572                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         277793.999995                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          768339.539568                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                  67                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                  67                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 10607422.626866                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 3364877.895522                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.759175                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.240825                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg             313.307107                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1          201                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2          201                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1           278                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2            704                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      2194977                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      2194551                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    712125                       # number of replacements
system.l2.tags.tagsinuse                 32203.957622                       # Cycle average of tags in use
system.l2.tags.total_refs                     3460514                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744867                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.645815                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    21105.951811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    55.385764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 10969.269634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         73.350413                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.644103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.334756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982787                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst           41                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      2520938                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2520979                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1622426                       # number of Writeback hits
system.l2.Writeback_hits::total               1622426                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       291425                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                291425                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst            41                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2812363                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2812404                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           41                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2812363                       # number of overall hits
system.l2.overall_hits::total                 2812404                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          459                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        50678                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 51137                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       663015                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              663015                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          459                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       713693                       # number of demand (read+write) misses
system.l2.demand_misses::total                 714152                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          459                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       713693                       # number of overall misses
system.l2.overall_misses::total                714152                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     39414750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   3825096500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3864511250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  59148036000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   59148036000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     39414750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  62973132500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63012547250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     39414750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  62973132500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63012547250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          500                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      2571616                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2572116                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1622426                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1622426                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       954440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            954440                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          500                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3526056                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3526556                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          500                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3526056                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3526556                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.918000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.019707                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.019881                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.694664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.694664                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.918000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.202405                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.202507                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.918000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.202405                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.202507                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85870.915033                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 75478.442322                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 75571.723996                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 89210.705640                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89210.705640                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85870.915033                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88235.603404                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88234.083570                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85870.915033                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88235.603404                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88234.083570                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               700925                       # number of writebacks
system.l2.writebacks::total                    700925                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          459                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        50678                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            51137                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       663015                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         663015                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       713693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            714152                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       713693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           714152                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     34150250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   3243218500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3277368750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  51538173000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  51538173000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     34150250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  54781391500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  54815541750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     34150250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  54781391500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  54815541750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.918000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.019707                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.019881                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.694664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.694664                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.918000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.202405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.202507                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.918000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.202405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.202507                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 74401.416122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 63996.576424                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 64089.969103                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 77733.042239                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77733.042239                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 74401.416122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76757.641591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76756.127197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 74401.416122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76757.641591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76756.127197                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   725954680                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2572116                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2572116                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1622426                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           954440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          954440                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8674538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8675538                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    329502848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          329534848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             329534848                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         4196917000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            857750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5459630500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1907867098                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6556625.291207                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6556625.291207                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg      53.224000                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements               335                       # number of replacements
system.cpu.icache.tags.tagsinuse           883.801937                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1260071884                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1261                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          999263.984140                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   278.598025                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   605.203912                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.272068                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.591019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.863088                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    260182814                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       260182814                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    260182814                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        260182814                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    260182814                       # number of overall hits
system.cpu.icache.overall_hits::total       260182814                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          729                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           729                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          729                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            729                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          729                       # number of overall misses
system.cpu.icache.overall_misses::total           729                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     59735500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59735500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     59735500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59735500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     59735500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59735500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    260183543                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    260183543                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    260183543                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    260183543                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    260183543                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    260183543                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 81941.700960                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81941.700960                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 81941.700960                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81941.700960                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 81941.700960                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81941.700960                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1083                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          424                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          424                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          229                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          229                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          229                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          229                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          229                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          229                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          500                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          500                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          500                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          500                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          500                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          500                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     40125250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40125250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     40125250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40125250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     40125250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40125250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 80250.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80250.500000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 80250.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80250.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 80250.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80250.500000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           54                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.052734                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1          754373893                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          156803246                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 9143195.242704                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 2060099.996451                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  11203295.239156                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          447                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          447                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 1687637.344519                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 350790.259508                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.827911                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.172089                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg       9.995121                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1         3494                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        20644                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        24138                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       433590                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       433590                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1     7.816555                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           3513700                       # number of replacements
system.cpu.dcache.tags.tagsinuse           976.352866                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           547683314                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3514670                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            155.827806                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   970.978805                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     5.374061                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.948221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.005248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953470                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    427170974                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       427170974                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    116087652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      116087652                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       138173                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       138173                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       138393                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       138393                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    543258626                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        543258626                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    543258626                       # number of overall hits
system.cpu.dcache.overall_hits::total       543258626                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      7996828                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7996828                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      6024810                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6024810                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          220                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          220                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     14021638                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14021638                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     14021638                       # number of overall misses
system.cpu.dcache.overall_misses::total      14021638                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  71451438500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  71451438500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 387338875938                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 387338875938                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      3710750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      3710750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 458790314438                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 458790314438                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 458790314438                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 458790314438                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    435167802                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    435167802                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    122112462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    122112462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       138393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       138393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       138393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       138393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    557280264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    557280264                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    557280264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    557280264                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.018376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018376                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.049338                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.049338                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.001590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.025161                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025161                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.025161                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025161                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  8934.972529                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8934.972529                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 64290.637537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64290.637537                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 16867.045455                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16867.045455                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 32720.165393                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32720.165393                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 32720.165393                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32720.165393                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     25592259                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        50646                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            233823                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              97                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   109.451418                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   522.123711                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1622426                       # number of writebacks
system.cpu.dcache.writebacks::total           1622426                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      5425326                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5425326                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      5070370                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5070370                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          106                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     10495696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10495696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     10495696                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10495696                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2571502                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2571502                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       954440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       954440                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          114                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3525942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3525942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3525942                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3525942                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  19710412250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19710412250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  61611846707                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  61611846707                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      2418750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2418750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  81322258957                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  81322258957                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  81322258957                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  81322258957                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.007816                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007816                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006327                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006327                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006327                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006327                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  7664.941443                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7664.941443                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 64552.875725                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64552.875725                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 21217.105263                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21217.105263                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 23063.980904                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23063.980904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 23063.980904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23063.980904                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
