{
    "type": "Root",
    "cxx_class": "gem5::Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": true,
    "sim_quantum": 1000000000,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "board": {
        "type": "System",
        "cxx_class": "gem5::System",
        "name": "board",
        "path": "board",
        "auto_unlink_shared_backstore": false,
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": true,
        "init_param": 0,
        "m5ops_base": 4294901760,
        "mem_mode": "atomic_noncaching",
        "mem_ranges": [
            "0:3221225472",
            "3221225472:3222274048"
        ],
        "memories": [
            "board.memory.mem_ctrl0.dram",
            "board.memory.mem_ctrl1.dram"
        ],
        "mmap_using_noreserve": false,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "output/cc/rpc-doublecheck/readfile",
        "redirect_paths": [],
        "shadow_rom_ranges": [],
        "shared_backstore": "",
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": {
            "type": "X86FsLinux",
            "cxx_class": "gem5::X86ISA::FsLinux",
            "name": "workload",
            "path": "board.workload",
            "acpi_description_table_pointer": {
                "type": "X86ACPIRSDP",
                "cxx_class": "gem5::X86ISA::ACPI::RSDP",
                "name": "acpi_description_table_pointer",
                "path": "board.workload.acpi_description_table_pointer",
                "eventq_index": 0,
                "oem_id": "",
                "revision": 2,
                "rsdt": {
                    "type": "X86ACPIRSDT",
                    "cxx_class": "gem5::X86ISA::ACPI::RSDT",
                    "name": "rsdt",
                    "path": "board.workload.acpi_description_table_pointer.rsdt",
                    "creator_id": 0,
                    "creator_revision": 0,
                    "entries": [],
                    "eventq_index": 0,
                    "oem_id": "",
                    "oem_revision": 0,
                    "oem_table_id": ""
                },
                "xsdt": {
                    "type": "X86ACPIXSDT",
                    "cxx_class": "gem5::X86ISA::ACPI::XSDT",
                    "name": "xsdt",
                    "path": "board.workload.acpi_description_table_pointer.xsdt",
                    "creator_id": 0,
                    "creator_revision": 0,
                    "entries": [],
                    "eventq_index": 0,
                    "oem_id": "",
                    "oem_revision": 0,
                    "oem_table_id": ""
                }
            },
            "addr_check": true,
            "command_line": "earlyprintk=ttyS0 console=ttyS0 lpj=7999923 root=/dev/hda1 disk_device=/dev/hda",
            "e820_table": {
                "type": "X86E820Table",
                "cxx_class": "gem5::X86ISA::E820Table",
                "name": "e820_table",
                "path": "board.workload.e820_table",
                "entries": [
                    {
                        "type": "X86E820Entry",
                        "cxx_class": "gem5::X86ISA::E820Entry",
                        "name": "entries0",
                        "path": "board.workload.e820_table.entries0",
                        "addr": 0,
                        "eventq_index": 0,
                        "range_type": 1,
                        "size": 654336
                    },
                    {
                        "type": "X86E820Entry",
                        "cxx_class": "gem5::X86ISA::E820Entry",
                        "name": "entries1",
                        "path": "board.workload.e820_table.entries1",
                        "addr": 654336,
                        "eventq_index": 0,
                        "range_type": 2,
                        "size": 394240
                    },
                    {
                        "type": "X86E820Entry",
                        "cxx_class": "gem5::X86ISA::E820Entry",
                        "name": "entries2",
                        "path": "board.workload.e820_table.entries2",
                        "addr": 1048576,
                        "eventq_index": 0,
                        "range_type": 1,
                        "size": 3220176896
                    },
                    {
                        "type": "X86E820Entry",
                        "cxx_class": "gem5::X86ISA::E820Entry",
                        "name": "entries3",
                        "path": "board.workload.e820_table.entries3",
                        "addr": 4294901760,
                        "eventq_index": 0,
                        "range_type": 2,
                        "size": 65536
                    }
                ],
                "eventq_index": 0
            },
            "enable_osxsave": false,
            "eventq_index": 0,
            "extras": [],
            "extras_addrs": [],
            "intel_mp_pointer": {
                "type": "X86IntelMPFloatingPointer",
                "cxx_class": "gem5::X86ISA::intelmp::FloatingPointer",
                "name": "intel_mp_pointer",
                "path": "board.workload.intel_mp_pointer",
                "default_config": 0,
                "eventq_index": 0,
                "imcr_present": true,
                "spec_rev": 4
            },
            "intel_mp_table": {
                "type": "X86IntelMPConfigTable",
                "cxx_class": "gem5::X86ISA::intelmp::ConfigTable",
                "name": "intel_mp_table",
                "path": "board.workload.intel_mp_table",
                "base_entries": [
                    {
                        "type": "X86IntelMPProcessor",
                        "cxx_class": "gem5::X86ISA::intelmp::Processor",
                        "name": "base_entries00",
                        "path": "board.workload.intel_mp_table.base_entries00",
                        "bootstrap": true,
                        "enable": true,
                        "eventq_index": 0,
                        "family": 0,
                        "feature_flags": 0,
                        "local_apic_id": 0,
                        "local_apic_version": 20,
                        "model": 0,
                        "stepping": 0
                    },
                    {
                        "type": "X86IntelMPIOAPIC",
                        "cxx_class": "gem5::X86ISA::intelmp::IOAPIC",
                        "name": "base_entries01",
                        "path": "board.workload.intel_mp_table.base_entries01",
                        "address": 4273995776,
                        "enable": true,
                        "eventq_index": 0,
                        "id": 1,
                        "version": 17
                    },
                    {
                        "type": "X86IntelMPBus",
                        "cxx_class": "gem5::X86ISA::intelmp::Bus",
                        "name": "base_entries02",
                        "path": "board.workload.intel_mp_table.base_entries02",
                        "bus_id": 0,
                        "bus_type": "PCI   ",
                        "eventq_index": 0
                    },
                    {
                        "type": "X86IntelMPBus",
                        "cxx_class": "gem5::X86ISA::intelmp::Bus",
                        "name": "base_entries03",
                        "path": "board.workload.intel_mp_table.base_entries03",
                        "bus_id": 1,
                        "bus_type": "ISA   ",
                        "eventq_index": 0
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries04",
                        "path": "board.workload.intel_mp_table.base_entries04",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 16,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 0,
                        "source_bus_irq": 16,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries05",
                        "path": "board.workload.intel_mp_table.base_entries05",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 0,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries06",
                        "path": "board.workload.intel_mp_table.base_entries06",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 2,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 0,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries07",
                        "path": "board.workload.intel_mp_table.base_entries07",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 1,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries08",
                        "path": "board.workload.intel_mp_table.base_entries08",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 1,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 1,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries09",
                        "path": "board.workload.intel_mp_table.base_entries09",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 3,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries10",
                        "path": "board.workload.intel_mp_table.base_entries10",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 3,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 3,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries11",
                        "path": "board.workload.intel_mp_table.base_entries11",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 4,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries12",
                        "path": "board.workload.intel_mp_table.base_entries12",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 4,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 4,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries13",
                        "path": "board.workload.intel_mp_table.base_entries13",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 5,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries14",
                        "path": "board.workload.intel_mp_table.base_entries14",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 5,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 5,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries15",
                        "path": "board.workload.intel_mp_table.base_entries15",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 6,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries16",
                        "path": "board.workload.intel_mp_table.base_entries16",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 6,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 6,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries17",
                        "path": "board.workload.intel_mp_table.base_entries17",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 7,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries18",
                        "path": "board.workload.intel_mp_table.base_entries18",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 7,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 7,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries19",
                        "path": "board.workload.intel_mp_table.base_entries19",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 8,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries20",
                        "path": "board.workload.intel_mp_table.base_entries20",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 8,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 8,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries21",
                        "path": "board.workload.intel_mp_table.base_entries21",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 9,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries22",
                        "path": "board.workload.intel_mp_table.base_entries22",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 9,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 9,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries23",
                        "path": "board.workload.intel_mp_table.base_entries23",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 10,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries24",
                        "path": "board.workload.intel_mp_table.base_entries24",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 10,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 10,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries25",
                        "path": "board.workload.intel_mp_table.base_entries25",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 11,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries26",
                        "path": "board.workload.intel_mp_table.base_entries26",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 11,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 11,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries27",
                        "path": "board.workload.intel_mp_table.base_entries27",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 12,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries28",
                        "path": "board.workload.intel_mp_table.base_entries28",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 12,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 12,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries29",
                        "path": "board.workload.intel_mp_table.base_entries29",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 13,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries30",
                        "path": "board.workload.intel_mp_table.base_entries30",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 13,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 13,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries31",
                        "path": "board.workload.intel_mp_table.base_entries31",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 14,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries32",
                        "path": "board.workload.intel_mp_table.base_entries32",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 14,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 14,
                        "trigger": "ConformTrigger"
                    }
                ],
                "eventq_index": 0,
                "ext_entries": [
                    {
                        "type": "X86IntelMPBusHierarchy",
                        "cxx_class": "gem5::X86ISA::intelmp::BusHierarchy",
                        "name": "ext_entries",
                        "path": "board.workload.intel_mp_table.ext_entries",
                        "bus_id": 1,
                        "eventq_index": 0,
                        "parent_bus": 0,
                        "subtractive_decode": true
                    }
                ],
                "local_apic": 4276092928,
                "oem_id": "",
                "oem_table_addr": 0,
                "oem_table_size": 0,
                "product_id": "",
                "spec_rev": 4
            },
            "load_addr_mask": 18446744073709551615,
            "load_addr_offset": 0,
            "object_file": "/u/lukas/.cache/gem5/x86-linux-kernel-4.19.83",
            "on_oops": "DumpDmesgAndExit",
            "on_panic": "DumpDmesgAndExit",
            "remote_gdb_port": "#7000",
            "smbios_table": {
                "type": "X86SMBiosSMBiosTable",
                "cxx_class": "gem5::X86ISA::smbios::SMBiosTable",
                "name": "smbios_table",
                "path": "board.workload.smbios_table",
                "eventq_index": 0,
                "major_version": 2,
                "minor_version": 5,
                "structures": [
                    {
                        "type": "X86SMBiosBiosInformation",
                        "cxx_class": "gem5::X86ISA::smbios::BiosInformation",
                        "name": "structures",
                        "path": "board.workload.smbios_table.structures",
                        "characteristic_ext_bytes": [],
                        "characteristics": [],
                        "emb_cont_firmware_major": 0,
                        "emb_cont_firmware_minor": 0,
                        "eventq_index": 0,
                        "major": 0,
                        "minor": 0,
                        "release_date": "06/08/2008",
                        "rom_size": 0,
                        "starting_addr_segment": 0,
                        "vendor": "",
                        "version": ""
                    }
                ]
            },
            "wait_for_remote_gdb": false
        },
        "apicbridge": {
            "type": "Bridge",
            "cxx_class": "gem5::Bridge",
            "name": "apicbridge",
            "path": "board.apicbridge",
            "clk_domain": "board.clk_domain",
            "delay": 50000,
            "eventq_index": 0,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "board.apicbridge.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "ranges": [
                "11529215046068469760:11529215046068473855"
            ],
            "req_size": 16,
            "resp_size": 16,
            "cpu_side_port": {
                "role": "GEM5 RESPONDER",
                "peer": "board.iobus.mem_side_ports[0]",
                "is_source": "False"
            },
            "mem_side_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "board.cache_hierarchy.membus.cpu_side_ports[0]",
                "is_source": "True"
            }
        },
        "bridge": {
            "type": "Bridge",
            "cxx_class": "gem5::Bridge",
            "name": "bridge",
            "path": "board.bridge",
            "clk_domain": "board.clk_domain",
            "delay": 50000,
            "eventq_index": 0,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "board.bridge.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "ranges": [
                "3221225472:4294901760",
                "9223372036854775808:11529215046068469759",
                "13835058055282163712:18446744073709551615"
            ],
            "req_size": 16,
            "resp_size": 16,
            "cpu_side_port": {
                "role": "GEM5 RESPONDER",
                "peer": "board.cache_hierarchy.membus.mem_side_ports[0]",
                "is_source": "False"
            },
            "mem_side_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "board.iobus.cpu_side_ports[0]",
                "is_source": "True"
            }
        },
        "cache_hierarchy": {
            "type": "SubSystem",
            "cxx_class": "gem5::SubSystem",
            "name": "cache_hierarchy",
            "path": "board.cache_hierarchy",
            "eventq_index": 0,
            "thermal_domain": null,
            "dptw_caches": [
                {
                    "type": "Cache",
                    "cxx_class": "gem5::Cache",
                    "name": "dptw_caches",
                    "path": "board.cache_hierarchy.dptw_caches",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 8,
                    "clk_domain": "board.clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "move_contractions": true,
                    "mshrs": 8,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.cache_hierarchy.dptw_caches.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetcher": null,
                    "replace_expansions": true,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "gem5::replacement_policy::LRU",
                        "name": "replacement_policy",
                        "path": "board.cache_hierarchy.dptw_caches.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 8192,
                    "system": "board",
                    "tag_latency": 1,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "gem5::BaseSetAssoc",
                        "name": "tags",
                        "path": "board.cache_hierarchy.dptw_caches.tags",
                        "assoc": 8,
                        "block_size": 64,
                        "clk_domain": "board.clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "gem5::SetAssociative",
                            "name": "indexing_policy",
                            "path": "board.cache_hierarchy.dptw_caches.tags.indexing_policy",
                            "assoc": 8,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 8192
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "board.cache_hierarchy.dptw_caches.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "board.cache_hierarchy.dptw_caches.replacement_policy",
                        "sequential_access": false,
                        "size": 8192,
                        "system": "board",
                        "tag_latency": 1,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 8,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.processor.start.core.mmu.dtb.walker.port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "board.cache_hierarchy.l2buses.cpu_side_ports[3]",
                        "is_source": "True"
                    }
                }
            ],
            "iocache": {
                "type": "Cache",
                "cxx_class": "gem5::Cache",
                "name": "iocache",
                "path": "board.cache_hierarchy.iocache",
                "addr_ranges": [
                    "0:3221225472",
                    "3221225472:3222274048"
                ],
                "assoc": 8,
                "clk_domain": "board.clk_domain",
                "clusivity": "mostly_incl",
                "compressor": null,
                "data_latency": 50,
                "demand_mshr_reserve": 1,
                "eventq_index": 0,
                "is_read_only": false,
                "max_miss_count": 0,
                "move_contractions": true,
                "mshrs": 20,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.cache_hierarchy.iocache.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "prefetcher": null,
                "replace_expansions": true,
                "replacement_policy": {
                    "type": "LRURP",
                    "cxx_class": "gem5::replacement_policy::LRU",
                    "name": "replacement_policy",
                    "path": "board.cache_hierarchy.iocache.replacement_policy",
                    "eventq_index": 0
                },
                "response_latency": 50,
                "sequential_access": false,
                "size": 1024,
                "system": "board",
                "tag_latency": 50,
                "tags": {
                    "type": "BaseSetAssoc",
                    "cxx_class": "gem5::BaseSetAssoc",
                    "name": "tags",
                    "path": "board.cache_hierarchy.iocache.tags",
                    "assoc": 8,
                    "block_size": 64,
                    "clk_domain": "board.clk_domain",
                    "entry_size": 64,
                    "eventq_index": 0,
                    "indexing_policy": {
                        "type": "SetAssociative",
                        "cxx_class": "gem5::SetAssociative",
                        "name": "indexing_policy",
                        "path": "board.cache_hierarchy.iocache.tags.indexing_policy",
                        "assoc": 8,
                        "entry_size": 64,
                        "eventq_index": 0,
                        "size": 1024
                    },
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.cache_hierarchy.iocache.tags.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "replacement_policy": "board.cache_hierarchy.iocache.replacement_policy",
                    "sequential_access": false,
                    "size": 1024,
                    "system": "board",
                    "tag_latency": 50,
                    "warmup_percentage": 0
                },
                "tgts_per_mshr": 12,
                "warmup_percentage": 0,
                "write_allocator": null,
                "write_buffers": 8,
                "writeback_clean": false,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": "board.iobus.mem_side_ports[16]",
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "board.cache_hierarchy.membus.cpu_side_ports[2]",
                    "is_source": "True"
                }
            },
            "iptw_caches": [
                {
                    "type": "Cache",
                    "cxx_class": "gem5::Cache",
                    "name": "iptw_caches",
                    "path": "board.cache_hierarchy.iptw_caches",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 8,
                    "clk_domain": "board.clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "move_contractions": true,
                    "mshrs": 8,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.cache_hierarchy.iptw_caches.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetcher": null,
                    "replace_expansions": true,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "gem5::replacement_policy::LRU",
                        "name": "replacement_policy",
                        "path": "board.cache_hierarchy.iptw_caches.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 8192,
                    "system": "board",
                    "tag_latency": 1,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "gem5::BaseSetAssoc",
                        "name": "tags",
                        "path": "board.cache_hierarchy.iptw_caches.tags",
                        "assoc": 8,
                        "block_size": 64,
                        "clk_domain": "board.clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "gem5::SetAssociative",
                            "name": "indexing_policy",
                            "path": "board.cache_hierarchy.iptw_caches.tags.indexing_policy",
                            "assoc": 8,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 8192
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "board.cache_hierarchy.iptw_caches.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "board.cache_hierarchy.iptw_caches.replacement_policy",
                        "sequential_access": false,
                        "size": 8192,
                        "system": "board",
                        "tag_latency": 1,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 8,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.processor.start.core.mmu.itb.walker.port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "board.cache_hierarchy.l2buses.cpu_side_ports[2]",
                        "is_source": "True"
                    }
                }
            ],
            "l1dcaches": [
                {
                    "type": "Cache",
                    "cxx_class": "gem5::Cache",
                    "name": "l1dcaches",
                    "path": "board.cache_hierarchy.l1dcaches",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 8,
                    "clk_domain": "board.clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 4,
                    "demand_mshr_reserve": 8.0,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "move_contractions": true,
                    "mshrs": 16,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.cache_hierarchy.l1dcaches.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetcher": {
                        "type": "StridePrefetcher",
                        "cxx_class": "gem5::prefetch::Stride",
                        "name": "prefetcher",
                        "path": "board.cache_hierarchy.l1dcaches.prefetcher",
                        "block_size": 64,
                        "cache_snoop": false,
                        "clk_domain": "board.clk_domain",
                        "confidence_counter_bits": 3,
                        "confidence_threshold": 50,
                        "degree": 4,
                        "eventq_index": 0,
                        "initial_confidence": 4,
                        "latency": 1,
                        "max_prefetch_requests_with_pending_translation": 32,
                        "on_data": true,
                        "on_inst": false,
                        "on_miss": false,
                        "on_read": true,
                        "on_write": true,
                        "page_bytes": 4096,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "board.cache_hierarchy.l1dcaches.prefetcher.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "prefetch_on_access": false,
                        "prefetch_on_pf_hit": false,
                        "queue_filter": true,
                        "queue_size": 32,
                        "queue_squash": true,
                        "sys": "board",
                        "table_assoc": 4,
                        "table_entries": 64,
                        "table_indexing_policy": {
                            "type": "StridePrefetcherHashedSetAssociative",
                            "cxx_class": "gem5::prefetch::StridePrefetcherHashedSetAssociative",
                            "name": "table_indexing_policy",
                            "path": "board.cache_hierarchy.l1dcaches.prefetcher.table_indexing_policy",
                            "assoc": 4,
                            "entry_size": 1,
                            "eventq_index": 0,
                            "size": 64
                        },
                        "table_replacement_policy": {
                            "type": "RandomRP",
                            "cxx_class": "gem5::replacement_policy::Random",
                            "name": "table_replacement_policy",
                            "path": "board.cache_hierarchy.l1dcaches.prefetcher.table_replacement_policy",
                            "eventq_index": 0
                        },
                        "tag_prefetch": true,
                        "throttle_control_percentage": 0,
                        "use_requestor_id": true,
                        "use_virtual_addresses": false
                    },
                    "replace_expansions": true,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "gem5::replacement_policy::LRU",
                        "name": "replacement_policy",
                        "path": "board.cache_hierarchy.l1dcaches.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 32768,
                    "system": "board",
                    "tag_latency": 4,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "gem5::BaseSetAssoc",
                        "name": "tags",
                        "path": "board.cache_hierarchy.l1dcaches.tags",
                        "assoc": 8,
                        "block_size": 64,
                        "clk_domain": "board.clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "gem5::SetAssociative",
                            "name": "indexing_policy",
                            "path": "board.cache_hierarchy.l1dcaches.tags.indexing_policy",
                            "assoc": 8,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 32768
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "board.cache_hierarchy.l1dcaches.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "board.cache_hierarchy.l1dcaches.replacement_policy",
                        "sequential_access": false,
                        "size": 32768,
                        "system": "board",
                        "tag_latency": 4,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 16,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 64,
                    "writeback_clean": false,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.processor.start.core.dcache_port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "board.cache_hierarchy.l2buses.cpu_side_ports[1]",
                        "is_source": "True"
                    }
                }
            ],
            "l1icaches": [
                {
                    "type": "Cache",
                    "cxx_class": "gem5::Cache",
                    "name": "l1icaches",
                    "path": "board.cache_hierarchy.l1icaches",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 8,
                    "clk_domain": "board.clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 4,
                    "demand_mshr_reserve": 4.0,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "move_contractions": true,
                    "mshrs": 8,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.cache_hierarchy.l1icaches.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetcher": null,
                    "replace_expansions": true,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "gem5::replacement_policy::LRU",
                        "name": "replacement_policy",
                        "path": "board.cache_hierarchy.l1icaches.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 32768,
                    "system": "board",
                    "tag_latency": 4,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "gem5::BaseSetAssoc",
                        "name": "tags",
                        "path": "board.cache_hierarchy.l1icaches.tags",
                        "assoc": 8,
                        "block_size": 64,
                        "clk_domain": "board.clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "gem5::SetAssociative",
                            "name": "indexing_policy",
                            "path": "board.cache_hierarchy.l1icaches.tags.indexing_policy",
                            "assoc": 8,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 32768
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "board.cache_hierarchy.l1icaches.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "board.cache_hierarchy.l1icaches.replacement_policy",
                        "sequential_access": false,
                        "size": 32768,
                        "system": "board",
                        "tag_latency": 4,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 16,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": false,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.processor.start.core.icache_port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "board.cache_hierarchy.l2buses.cpu_side_ports[0]",
                        "is_source": "True"
                    }
                }
            ],
            "l2buses": [
                {
                    "type": "CoherentXBar",
                    "cxx_class": "gem5::CoherentXBar",
                    "name": "l2buses",
                    "path": "board.cache_hierarchy.l2buses",
                    "clk_domain": "board.clk_domain",
                    "eventq_index": 0,
                    "forward_latency": 0,
                    "frontend_latency": 1,
                    "header_latency": 1,
                    "max_outstanding_snoops": 512,
                    "max_routing_table_size": 512,
                    "point_of_coherency": false,
                    "point_of_unification": true,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.cache_hierarchy.l2buses.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "response_latency": 1,
                    "snoop_filter": {
                        "type": "SnoopFilter",
                        "cxx_class": "gem5::SnoopFilter",
                        "name": "snoop_filter",
                        "path": "board.cache_hierarchy.l2buses.snoop_filter",
                        "eventq_index": 0,
                        "lookup_latency": 0,
                        "max_capacity": 8388608,
                        "system": "board"
                    },
                    "snoop_response_latency": 1,
                    "system": "board",
                    "use_default_range": false,
                    "width": 192,
                    "cpu_side_ports": {
                        "role": "GEM5 RESPONDER",
                        "peer": [
                            "board.cache_hierarchy.l1icaches.mem_side",
                            "board.cache_hierarchy.l1dcaches.mem_side",
                            "board.cache_hierarchy.iptw_caches.mem_side",
                            "board.cache_hierarchy.dptw_caches.mem_side"
                        ],
                        "is_source": "False"
                    },
                    "mem_side_ports": {
                        "role": "GEM5 REQUESTOR",
                        "peer": [
                            "board.cache_hierarchy.l2caches.cpu_side"
                        ],
                        "is_source": "True"
                    }
                }
            ],
            "l2caches": [
                {
                    "type": "Cache",
                    "cxx_class": "gem5::Cache",
                    "name": "l2caches",
                    "path": "board.cache_hierarchy.l2caches",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 16,
                    "clk_domain": "board.clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 14,
                    "demand_mshr_reserve": 16.0,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "move_contractions": true,
                    "mshrs": 32,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.cache_hierarchy.l2caches.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetcher": null,
                    "replace_expansions": true,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "gem5::replacement_policy::LRU",
                        "name": "replacement_policy",
                        "path": "board.cache_hierarchy.l2caches.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 1048576,
                    "system": "board",
                    "tag_latency": 14,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "gem5::BaseSetAssoc",
                        "name": "tags",
                        "path": "board.cache_hierarchy.l2caches.tags",
                        "assoc": 16,
                        "block_size": 64,
                        "clk_domain": "board.clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "gem5::SetAssociative",
                            "name": "indexing_policy",
                            "path": "board.cache_hierarchy.l2caches.tags.indexing_policy",
                            "assoc": 16,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 1048576
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "board.cache_hierarchy.l2caches.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "board.cache_hierarchy.l2caches.replacement_policy",
                        "sequential_access": false,
                        "size": 1048576,
                        "system": "board",
                        "tag_latency": 14,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 16,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 32,
                    "writeback_clean": false,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.cache_hierarchy.l2buses.mem_side_ports[0]",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "board.cache_hierarchy.llcXbar.cpu_side_ports[0]",
                        "is_source": "True"
                    }
                }
            ],
            "llcXbar": {
                "type": "CoherentXBar",
                "cxx_class": "gem5::CoherentXBar",
                "name": "llcXbar",
                "path": "board.cache_hierarchy.llcXbar",
                "clk_domain": "board.clk_domain",
                "eventq_index": 0,
                "forward_latency": 0,
                "frontend_latency": 1,
                "header_latency": 1,
                "max_outstanding_snoops": 512,
                "max_routing_table_size": 512,
                "point_of_coherency": false,
                "point_of_unification": true,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.cache_hierarchy.llcXbar.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "response_latency": 1,
                "snoop_filter": {
                    "type": "SnoopFilter",
                    "cxx_class": "gem5::SnoopFilter",
                    "name": "snoop_filter",
                    "path": "board.cache_hierarchy.llcXbar.snoop_filter",
                    "eventq_index": 0,
                    "lookup_latency": 1,
                    "max_capacity": 33554432,
                    "system": "board"
                },
                "snoop_response_latency": 1,
                "system": "board",
                "use_default_range": false,
                "width": 192,
                "cpu_side_ports": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "board.cache_hierarchy.l2caches.mem_side"
                    ],
                    "is_source": "False"
                },
                "mem_side_ports": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "board.cache_hierarchy.llcache.cpu_side"
                    ],
                    "is_source": "True"
                }
            },
            "llcache": {
                "type": "Cache",
                "cxx_class": "gem5::Cache",
                "name": "llcache",
                "path": "board.cache_hierarchy.llcache",
                "addr_ranges": [
                    "0:18446744073709551615"
                ],
                "assoc": 16,
                "clk_domain": "board.clk_domain",
                "clusivity": "mostly_incl",
                "compressor": null,
                "data_latency": 44,
                "demand_mshr_reserve": 128.0,
                "eventq_index": 0,
                "is_read_only": false,
                "max_miss_count": 0,
                "move_contractions": true,
                "mshrs": 256,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.cache_hierarchy.llcache.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "prefetcher": null,
                "replace_expansions": true,
                "replacement_policy": {
                    "type": "RPC",
                    "cxx_class": "gem5::replacement_policy::RPC",
                    "name": "replacement_policy",
                    "path": "board.cache_hierarchy.llcache.replacement_policy",
                    "cache_block_size": 64,
                    "eventq_index": 0,
                    "num_cache_sets": 16384,
                    "num_cache_ways": 16,
                    "num_clock_bits": 3,
                    "num_cpus": 1,
                    "num_etr_bits": 5,
                    "num_internal_sampled_sets": 4,
                    "num_pred_bits": 7,
                    "num_pred_entries": 2048,
                    "num_sampled_sets": 512,
                    "timer_size": 8
                },
                "response_latency": 1,
                "sequential_access": false,
                "size": 8388608,
                "system": "board",
                "tag_latency": 44,
                "tags": {
                    "type": "BaseSetAssoc",
                    "cxx_class": "gem5::BaseSetAssoc",
                    "name": "tags",
                    "path": "board.cache_hierarchy.llcache.tags",
                    "assoc": 16,
                    "block_size": 64,
                    "clk_domain": "board.clk_domain",
                    "entry_size": 64,
                    "eventq_index": 0,
                    "indexing_policy": {
                        "type": "SetAssociative",
                        "cxx_class": "gem5::SetAssociative",
                        "name": "indexing_policy",
                        "path": "board.cache_hierarchy.llcache.tags.indexing_policy",
                        "assoc": 16,
                        "entry_size": 64,
                        "eventq_index": 0,
                        "size": 8388608
                    },
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.cache_hierarchy.llcache.tags.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "replacement_policy": "board.cache_hierarchy.llcache.replacement_policy",
                    "sequential_access": false,
                    "size": 8388608,
                    "system": "board",
                    "tag_latency": 44,
                    "warmup_percentage": 0
                },
                "tgts_per_mshr": 32,
                "warmup_percentage": 0,
                "write_allocator": null,
                "write_buffers": 128,
                "writeback_clean": false,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": "board.cache_hierarchy.llcXbar.mem_side_ports[0]",
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "board.cache_hierarchy.membus.cpu_side_ports[4]",
                    "is_source": "True"
                }
            },
            "membus": {
                "type": "CoherentXBar",
                "cxx_class": "gem5::CoherentXBar",
                "name": "membus",
                "path": "board.cache_hierarchy.membus",
                "clk_domain": "board.clk_domain",
                "eventq_index": 0,
                "forward_latency": 4,
                "frontend_latency": 3,
                "header_latency": 1,
                "max_outstanding_snoops": 512,
                "max_routing_table_size": 512,
                "point_of_coherency": true,
                "point_of_unification": true,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.cache_hierarchy.membus.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "response_latency": 2,
                "snoop_filter": {
                    "type": "SnoopFilter",
                    "cxx_class": "gem5::SnoopFilter",
                    "name": "snoop_filter",
                    "path": "board.cache_hierarchy.membus.snoop_filter",
                    "eventq_index": 0,
                    "lookup_latency": 1,
                    "max_capacity": 8388608,
                    "system": "board"
                },
                "snoop_response_latency": 4,
                "system": "board",
                "use_default_range": false,
                "width": 192,
                "badaddr_responder": {
                    "type": "IsaFake",
                    "cxx_class": "gem5::IsaFake",
                    "name": "badaddr_responder",
                    "path": "board.cache_hierarchy.membus.badaddr_responder",
                    "clk_domain": "board.clk_domain",
                    "eventq_index": 0,
                    "fake_mem": false,
                    "pio_addr": 0,
                    "pio_latency": 100000,
                    "pio_size": 8,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.cache_hierarchy.membus.badaddr_responder.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "ret_bad_addr": true,
                    "ret_data16": 65535,
                    "ret_data32": 4294967295,
                    "ret_data64": 18446744073709551615,
                    "ret_data8": 255,
                    "system": "board",
                    "update_data": false,
                    "warn_access": "",
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.cache_hierarchy.membus.default",
                        "is_source": "False"
                    }
                },
                "cpu_side_ports": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "board.apicbridge.mem_side_port",
                        "board.system_port",
                        "board.cache_hierarchy.iocache.mem_side",
                        "board.processor.start.core.interrupts.int_requestor",
                        "board.cache_hierarchy.llcache.mem_side"
                    ],
                    "is_source": "False"
                },
                "default": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "board.cache_hierarchy.membus.badaddr_responder.pio",
                    "is_source": "True"
                },
                "mem_side_ports": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "board.bridge.cpu_side_port",
                        "board.memory.mem_ctrl0.port",
                        "board.memory.mem_ctrl1.port",
                        "board.processor.start.core.interrupts.pio",
                        "board.processor.start.core.interrupts.int_responder"
                    ],
                    "is_source": "True"
                }
            }
        },
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "clk_domain",
            "path": "board.clk_domain",
            "clock": [
                250
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": {
                "type": "VoltageDomain",
                "cxx_class": "gem5::VoltageDomain",
                "name": "voltage_domain",
                "path": "board.clk_domain.voltage_domain",
                "eventq_index": 0,
                "voltage": [
                    1.0
                ]
            }
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "gem5::DVFSHandler",
            "name": "dvfs_handler",
            "path": "board.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "board.clk_domain",
            "transition_latency": 100000000
        },
        "iobus": {
            "type": "NoncoherentXBar",
            "cxx_class": "gem5::NoncoherentXBar",
            "name": "iobus",
            "path": "board.iobus",
            "clk_domain": "board.clk_domain",
            "eventq_index": 0,
            "forward_latency": 1,
            "frontend_latency": 2,
            "header_latency": 1,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "board.iobus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 2,
            "use_default_range": false,
            "width": 16,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "board.bridge.mem_side_port",
                    "board.pc.south_bridge.ide.dma",
                    "board.pc.south_bridge.io_apic.int_requestor"
                ],
                "is_source": "False"
            },
            "default": {
                "role": "GEM5 REQUESTOR",
                "peer": "board.pc.default_bus.cpu_side_ports[0]",
                "is_source": "True"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "board.apicbridge.cpu_side_port",
                    "board.pc.south_bridge.cmos.pio",
                    "board.pc.south_bridge.dma1.pio",
                    "board.pc.south_bridge.ide.pio",
                    "board.pc.south_bridge.keyboard.pio",
                    "board.pc.south_bridge.pic1.pio",
                    "board.pc.south_bridge.pic2.pio",
                    "board.pc.south_bridge.pit.pio",
                    "board.pc.south_bridge.speaker.pio",
                    "board.pc.south_bridge.io_apic.pio",
                    "board.pc.com_1.pio",
                    "board.pc.fake_com_2.pio",
                    "board.pc.fake_com_3.pio",
                    "board.pc.fake_com_4.pio",
                    "board.pc.fake_floppy.pio",
                    "board.pc.pci_host.pio",
                    "board.cache_hierarchy.iocache.cpu_side"
                ],
                "is_source": "True"
            }
        },
        "memory": {
            "type": "SubSystem",
            "cxx_class": "gem5::SubSystem",
            "name": "memory",
            "path": "board.memory",
            "eventq_index": 0,
            "thermal_domain": null,
            "mem_ctrl": [
                {
                    "type": "MemCtrl",
                    "cxx_class": "gem5::memory::MemCtrl",
                    "name": "mem_ctrl0",
                    "path": "board.memory.mem_ctrl0",
                    "clk_domain": "board.clk_domain",
                    "command_window": 10000,
                    "disable_sanity_check": false,
                    "dram": {
                        "type": "DRAMInterface",
                        "cxx_class": "gem5::memory::DRAMInterface",
                        "name": "dram",
                        "path": "board.memory.mem_ctrl0.dram",
                        "IDD0": 0.048,
                        "IDD02": 0.003,
                        "IDD2N": 0.034,
                        "IDD2N2": 0.0,
                        "IDD2P0": 0.0,
                        "IDD2P02": 0.0,
                        "IDD2P1": 0.025,
                        "IDD2P12": 0.0,
                        "IDD3N": 0.043000000000000003,
                        "IDD3N2": 0.003,
                        "IDD3P0": 0.0,
                        "IDD3P02": 0.0,
                        "IDD3P1": 0.037,
                        "IDD3P12": 0.0,
                        "IDD4R": 0.135,
                        "IDD4R2": 0.0,
                        "IDD4W": 0.123,
                        "IDD4W2": 0.0,
                        "IDD5": 0.25,
                        "IDD52": 0.0,
                        "IDD6": 0.03,
                        "IDD62": 0.0,
                        "VDD": 1.2,
                        "VDD2": 2.5,
                        "activation_limit": 4,
                        "addr_mapping": "RoRaBaCoCh",
                        "bank_groups_per_rank": 4,
                        "banks_per_rank": 16,
                        "beats_per_clock": 2,
                        "burst_length": 8,
                        "clk_domain": "board.clk_domain",
                        "conf_table_reported": true,
                        "data_clock_sync": false,
                        "device_bus_width": 8,
                        "device_rowbuffer_size": 1024,
                        "device_size": 1073741824,
                        "devices_per_rank": 8,
                        "dll": true,
                        "enable_dram_powerdown": true,
                        "eventq_index": 0,
                        "image_file": "",
                        "in_addr_map": true,
                        "kvm_map": true,
                        "max_accesses_per_row": 16,
                        "null": false,
                        "page_policy": "open_adaptive",
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "board.memory.mem_ctrl0.dram.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "range": "0:3221225472:0:64",
                        "ranks_per_channel": 2,
                        "read_buffer_size": 64,
                        "tAAD": 833,
                        "tBURST": 3332,
                        "tBURST_MAX": 3332,
                        "tBURST_MIN": 3332,
                        "tCCD_L": 5000,
                        "tCCD_L_WR": 5000,
                        "tCK": 833,
                        "tCL": 14160,
                        "tCS": 1666,
                        "tCWL": 14160,
                        "tPPD": 0,
                        "tRAS": 32000,
                        "tRCD": 14160,
                        "tRCD_WR": 14160,
                        "tREFI": 7800000,
                        "tRFC": 350000,
                        "tRP": 14160,
                        "tRRD": 3332,
                        "tRRD_L": 4900,
                        "tRTP": 7500,
                        "tRTW": 1666,
                        "tWR": 15000,
                        "tWTR": 5000,
                        "tWTR_L": 5000,
                        "tXAW": 21000,
                        "tXP": 6000,
                        "tXPDLL": 0,
                        "tXS": 340000,
                        "tXSDLL": 0,
                        "two_cycle_activate": false,
                        "write_buffer_size": 128,
                        "writeable": true
                    },
                    "eventq_index": 0,
                    "mem_sched_policy": "frfcfs",
                    "min_reads_per_switch": 16,
                    "min_writes_per_switch": 16,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.memory.mem_ctrl0.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "qos_policy": null,
                    "qos_priorities": 1,
                    "qos_priority_escalation": false,
                    "qos_q_policy": "fifo",
                    "qos_requestors": [
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        ""
                    ],
                    "qos_syncro_scheduler": false,
                    "qos_turnaround_policy": null,
                    "static_backend_latency": 10000,
                    "static_frontend_latency": 10000,
                    "system": "board",
                    "write_high_thresh_perc": 85,
                    "write_low_thresh_perc": 50,
                    "port": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.cache_hierarchy.membus.mem_side_ports[1]",
                        "is_source": "False"
                    }
                },
                {
                    "type": "MemCtrl",
                    "cxx_class": "gem5::memory::MemCtrl",
                    "name": "mem_ctrl1",
                    "path": "board.memory.mem_ctrl1",
                    "clk_domain": "board.clk_domain",
                    "command_window": 10000,
                    "disable_sanity_check": false,
                    "dram": {
                        "type": "DRAMInterface",
                        "cxx_class": "gem5::memory::DRAMInterface",
                        "name": "dram",
                        "path": "board.memory.mem_ctrl1.dram",
                        "IDD0": 0.048,
                        "IDD02": 0.003,
                        "IDD2N": 0.034,
                        "IDD2N2": 0.0,
                        "IDD2P0": 0.0,
                        "IDD2P02": 0.0,
                        "IDD2P1": 0.025,
                        "IDD2P12": 0.0,
                        "IDD3N": 0.043000000000000003,
                        "IDD3N2": 0.003,
                        "IDD3P0": 0.0,
                        "IDD3P02": 0.0,
                        "IDD3P1": 0.037,
                        "IDD3P12": 0.0,
                        "IDD4R": 0.135,
                        "IDD4R2": 0.0,
                        "IDD4W": 0.123,
                        "IDD4W2": 0.0,
                        "IDD5": 0.25,
                        "IDD52": 0.0,
                        "IDD6": 0.03,
                        "IDD62": 0.0,
                        "VDD": 1.2,
                        "VDD2": 2.5,
                        "activation_limit": 4,
                        "addr_mapping": "RoRaBaCoCh",
                        "bank_groups_per_rank": 4,
                        "banks_per_rank": 16,
                        "beats_per_clock": 2,
                        "burst_length": 8,
                        "clk_domain": "board.clk_domain",
                        "conf_table_reported": true,
                        "data_clock_sync": false,
                        "device_bus_width": 8,
                        "device_rowbuffer_size": 1024,
                        "device_size": 1073741824,
                        "devices_per_rank": 8,
                        "dll": true,
                        "enable_dram_powerdown": true,
                        "eventq_index": 0,
                        "image_file": "",
                        "in_addr_map": true,
                        "kvm_map": true,
                        "max_accesses_per_row": 16,
                        "null": false,
                        "page_policy": "open_adaptive",
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "board.memory.mem_ctrl1.dram.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "range": "0:3221225472:1:64",
                        "ranks_per_channel": 2,
                        "read_buffer_size": 64,
                        "tAAD": 833,
                        "tBURST": 3332,
                        "tBURST_MAX": 3332,
                        "tBURST_MIN": 3332,
                        "tCCD_L": 5000,
                        "tCCD_L_WR": 5000,
                        "tCK": 833,
                        "tCL": 14160,
                        "tCS": 1666,
                        "tCWL": 14160,
                        "tPPD": 0,
                        "tRAS": 32000,
                        "tRCD": 14160,
                        "tRCD_WR": 14160,
                        "tREFI": 7800000,
                        "tRFC": 350000,
                        "tRP": 14160,
                        "tRRD": 3332,
                        "tRRD_L": 4900,
                        "tRTP": 7500,
                        "tRTW": 1666,
                        "tWR": 15000,
                        "tWTR": 5000,
                        "tWTR_L": 5000,
                        "tXAW": 21000,
                        "tXP": 6000,
                        "tXPDLL": 0,
                        "tXS": 340000,
                        "tXSDLL": 0,
                        "two_cycle_activate": false,
                        "write_buffer_size": 128,
                        "writeable": true
                    },
                    "eventq_index": 0,
                    "mem_sched_policy": "frfcfs",
                    "min_reads_per_switch": 16,
                    "min_writes_per_switch": 16,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.memory.mem_ctrl1.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "qos_policy": null,
                    "qos_priorities": 1,
                    "qos_priority_escalation": false,
                    "qos_q_policy": "fifo",
                    "qos_requestors": [
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        "",
                        ""
                    ],
                    "qos_syncro_scheduler": false,
                    "qos_turnaround_policy": null,
                    "static_backend_latency": 10000,
                    "static_frontend_latency": 10000,
                    "system": "board",
                    "write_high_thresh_perc": 85,
                    "write_low_thresh_perc": 50,
                    "port": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.cache_hierarchy.membus.mem_side_ports[2]",
                        "is_source": "False"
                    }
                }
            ]
        },
        "pc": {
            "type": "Pc",
            "cxx_class": "gem5::Pc",
            "name": "pc",
            "path": "board.pc",
            "eventq_index": 0,
            "south_bridge": {
                "type": "SouthBridge",
                "cxx_class": "gem5::SouthBridge",
                "name": "south_bridge",
                "path": "board.pc.south_bridge",
                "cmos": {
                    "type": "Cmos",
                    "cxx_class": "gem5::X86ISA::Cmos",
                    "name": "cmos",
                    "path": "board.pc.south_bridge.cmos",
                    "clk_domain": "board.clk_domain",
                    "eventq_index": 0,
                    "pio_addr": 9223372036854775920,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.pc.south_bridge.cmos.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "board",
                    "time": "Sun Jan  1 00:00:00 2012",
                    "int_pin": {
                        "role": "Int Source Pin",
                        "peer": [
                            "board.pc.south_bridge.pic2.inputs[0]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.iobus.mem_side_ports[1]",
                        "is_source": "False"
                    }
                },
                "dma1": {
                    "type": "I8237",
                    "cxx_class": "gem5::X86ISA::I8237",
                    "name": "dma1",
                    "path": "board.pc.south_bridge.dma1",
                    "clk_domain": "board.clk_domain",
                    "eventq_index": 0,
                    "pio_addr": 9223372036854775808,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.pc.south_bridge.dma1.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "board",
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.iobus.mem_side_ports[2]",
                        "is_source": "False"
                    }
                },
                "eventq_index": 0,
                "io_apic": {
                    "type": "I82094AA",
                    "cxx_class": "gem5::X86ISA::I82094AA",
                    "name": "io_apic",
                    "path": "board.pc.south_bridge.io_apic",
                    "apic_id": 1,
                    "clk_domain": "board.clk_domain",
                    "eventq_index": 0,
                    "int_latency": 1000,
                    "pio_addr": 4273995776,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.pc.south_bridge.io_apic.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "board",
                    "inputs": {
                        "role": "Int Sink Pin",
                        "peer": [
                            "board.pc.south_bridge.pic1.output[0]",
                            "board.pc.south_bridge.keyboard.keyboard_int_pin[0]",
                            "board.pc.south_bridge.pit.int_pin[1]",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "board.pc.south_bridge.keyboard.mouse_int_pin[0]",
                            "None",
                            "board.pc.south_bridge.ide.int_primary[1]",
                            "board.pc.south_bridge.ide.int_secondary[1]"
                        ],
                        "is_source": "False"
                    },
                    "int_requestor": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "board.iobus.cpu_side_ports[2]",
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.iobus.mem_side_ports[9]",
                        "is_source": "False"
                    }
                },
                "keyboard": {
                    "type": "I8042",
                    "cxx_class": "gem5::X86ISA::I8042",
                    "name": "keyboard",
                    "path": "board.pc.south_bridge.keyboard",
                    "clk_domain": "board.clk_domain",
                    "command_port": 9223372036854775908,
                    "data_port": 9223372036854775904,
                    "eventq_index": 0,
                    "keyboard": {
                        "type": "PS2Keyboard",
                        "cxx_class": "gem5::ps2::PS2Keyboard",
                        "name": "keyboard",
                        "path": "board.pc.south_bridge.keyboard.keyboard",
                        "eventq_index": 0,
                        "vnc": null
                    },
                    "mouse": {
                        "type": "PS2Mouse",
                        "cxx_class": "gem5::ps2::PS2Mouse",
                        "name": "mouse",
                        "path": "board.pc.south_bridge.keyboard.mouse",
                        "eventq_index": 0
                    },
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.pc.south_bridge.keyboard.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "board",
                    "keyboard_int_pin": {
                        "role": "Int Source Pin",
                        "peer": [
                            "board.pc.south_bridge.io_apic.inputs[1]"
                        ],
                        "is_source": "True"
                    },
                    "mouse_int_pin": {
                        "role": "Int Source Pin",
                        "peer": [
                            "board.pc.south_bridge.io_apic.inputs[12]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.iobus.mem_side_ports[4]",
                        "is_source": "False"
                    }
                },
                "pic1": {
                    "type": "I8259",
                    "cxx_class": "gem5::X86ISA::I8259",
                    "name": "pic1",
                    "path": "board.pc.south_bridge.pic1",
                    "clk_domain": "board.clk_domain",
                    "eventq_index": 0,
                    "mode": "I8259Master",
                    "pio_addr": 9223372036854775840,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.pc.south_bridge.pic1.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "slave": "board.pc.south_bridge.pic2",
                    "system": "board",
                    "inputs": {
                        "role": "Int Sink Pin",
                        "peer": [
                            "board.pc.south_bridge.pit.int_pin[0]",
                            "None",
                            "board.pc.south_bridge.pic2.output[0]"
                        ],
                        "is_source": "False"
                    },
                    "output": {
                        "role": "Int Source Pin",
                        "peer": [
                            "board.pc.south_bridge.io_apic.inputs[0]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.iobus.mem_side_ports[5]",
                        "is_source": "False"
                    }
                },
                "pic2": {
                    "type": "I8259",
                    "cxx_class": "gem5::X86ISA::I8259",
                    "name": "pic2",
                    "path": "board.pc.south_bridge.pic2",
                    "clk_domain": "board.clk_domain",
                    "eventq_index": 0,
                    "mode": "I8259Slave",
                    "pio_addr": 9223372036854775968,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.pc.south_bridge.pic2.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "slave": null,
                    "system": "board",
                    "inputs": {
                        "role": "Int Sink Pin",
                        "peer": [
                            "board.pc.south_bridge.cmos.int_pin[0]",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "board.pc.south_bridge.ide.int_primary[0]",
                            "board.pc.south_bridge.ide.int_secondary[0]"
                        ],
                        "is_source": "False"
                    },
                    "output": {
                        "role": "Int Source Pin",
                        "peer": [
                            "board.pc.south_bridge.pic1.inputs[2]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.iobus.mem_side_ports[6]",
                        "is_source": "False"
                    }
                },
                "pit": {
                    "type": "I8254",
                    "cxx_class": "gem5::X86ISA::I8254",
                    "name": "pit",
                    "path": "board.pc.south_bridge.pit",
                    "clk_domain": "board.clk_domain",
                    "eventq_index": 0,
                    "pio_addr": 9223372036854775872,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.pc.south_bridge.pit.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "board",
                    "int_pin": {
                        "role": "Int Source Pin",
                        "peer": [
                            "board.pc.south_bridge.pic1.inputs[0]",
                            "board.pc.south_bridge.io_apic.inputs[2]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.iobus.mem_side_ports[7]",
                        "is_source": "False"
                    }
                },
                "speaker": {
                    "type": "PcSpeaker",
                    "cxx_class": "gem5::X86ISA::Speaker",
                    "name": "speaker",
                    "path": "board.pc.south_bridge.speaker",
                    "clk_domain": "board.clk_domain",
                    "eventq_index": 0,
                    "i8254": "board.pc.south_bridge.pit",
                    "pio_addr": 9223372036854775905,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.pc.south_bridge.speaker.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "board",
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.iobus.mem_side_ports[8]",
                        "is_source": "False"
                    }
                },
                "ide": {
                    "type": "X86IdeController",
                    "cxx_class": "gem5::X86IdeController",
                    "name": "ide",
                    "path": "board.pc.south_bridge.ide",
                    "BAR0": {
                        "type": "PciLegacyIoBar",
                        "cxx_class": "gem5::PciLegacyIoBar",
                        "name": "BAR0",
                        "path": "board.pc.south_bridge.ide.BAR0",
                        "addr": 496,
                        "eventq_index": 0,
                        "size": 8
                    },
                    "BAR1": {
                        "type": "PciLegacyIoBar",
                        "cxx_class": "gem5::PciLegacyIoBar",
                        "name": "BAR1",
                        "path": "board.pc.south_bridge.ide.BAR1",
                        "addr": 1012,
                        "eventq_index": 0,
                        "size": 3
                    },
                    "BAR2": {
                        "type": "PciLegacyIoBar",
                        "cxx_class": "gem5::PciLegacyIoBar",
                        "name": "BAR2",
                        "path": "board.pc.south_bridge.ide.BAR2",
                        "addr": 368,
                        "eventq_index": 0,
                        "size": 8
                    },
                    "BAR3": {
                        "type": "PciLegacyIoBar",
                        "cxx_class": "gem5::PciLegacyIoBar",
                        "name": "BAR3",
                        "path": "board.pc.south_bridge.ide.BAR3",
                        "addr": 884,
                        "eventq_index": 0,
                        "size": 3
                    },
                    "BAR4": {
                        "type": "PciIoBar",
                        "cxx_class": "gem5::PciIoBar",
                        "name": "BAR4",
                        "path": "board.pc.south_bridge.ide.BAR4",
                        "eventq_index": 0,
                        "size": 16
                    },
                    "BAR5": {
                        "type": "PciBarNone",
                        "cxx_class": "gem5::PciBarNone",
                        "name": "BAR5",
                        "path": "board.pc.south_bridge.ide.BAR5",
                        "eventq_index": 0
                    },
                    "BIST": 0,
                    "CacheLineSize": 0,
                    "CapabilityPtr": 0,
                    "CardbusCIS": 0,
                    "ClassCode": 1,
                    "Command": 0,
                    "DeviceID": 28945,
                    "ExpansionROM": 0,
                    "HeaderType": 0,
                    "InterruptLine": 255,
                    "InterruptPin": 1,
                    "LatencyTimer": 0,
                    "MSICAPBaseOffset": 0,
                    "MSICAPCapId": 0,
                    "MSICAPMaskBits": 0,
                    "MSICAPMsgAddr": 0,
                    "MSICAPMsgCtrl": 0,
                    "MSICAPMsgData": 0,
                    "MSICAPMsgUpperAddr": 0,
                    "MSICAPNextCapability": 0,
                    "MSICAPPendingBits": 0,
                    "MSIXCAPBaseOffset": 0,
                    "MSIXCAPCapId": 0,
                    "MSIXCAPNextCapability": 0,
                    "MSIXMsgCtrl": 0,
                    "MSIXPbaOffset": 0,
                    "MSIXTableOffset": 0,
                    "MaximumLatency": 0,
                    "MinimumGrant": 0,
                    "PMCAPBaseOffset": 0,
                    "PMCAPCapId": 0,
                    "PMCAPCapabilities": 0,
                    "PMCAPCtrlStatus": 0,
                    "PMCAPNextCapability": 0,
                    "PXCAPBaseOffset": 0,
                    "PXCAPCapId": 0,
                    "PXCAPCapabilities": 0,
                    "PXCAPDevCap2": 0,
                    "PXCAPDevCapabilities": 0,
                    "PXCAPDevCtrl": 0,
                    "PXCAPDevCtrl2": 0,
                    "PXCAPDevStatus": 0,
                    "PXCAPLinkCap": 0,
                    "PXCAPLinkCtrl": 0,
                    "PXCAPLinkStatus": 0,
                    "PXCAPNextCapability": 0,
                    "ProgIF": 128,
                    "Revision": 0,
                    "Status": 640,
                    "SubClassCode": 1,
                    "SubsystemID": 0,
                    "SubsystemVendorID": 0,
                    "VendorID": 32902,
                    "clk_domain": "board.clk_domain",
                    "config_latency": 20000,
                    "ctrl_offset": 0,
                    "disks": [
                        {
                            "type": "IdeDisk",
                            "cxx_class": "gem5::IdeDisk",
                            "name": "disks",
                            "path": "board.pc.south_bridge.ide.disks",
                            "delay": 1000000,
                            "driveID": "device0",
                            "eventq_index": 0,
                            "image": {
                                "type": "CowDiskImage",
                                "cxx_class": "gem5::CowDiskImage",
                                "name": "image",
                                "path": "board.pc.south_bridge.ide.disks.image",
                                "child": {
                                    "type": "RawDiskImage",
                                    "cxx_class": "gem5::RawDiskImage",
                                    "name": "child",
                                    "path": "board.pc.south_bridge.ide.disks.image.child",
                                    "eventq_index": 0,
                                    "image_file": "/scratch/cluster/speedway/gem5_resources/disk_images/spec06-and-gap-image/spec06-and-gap",
                                    "read_only": true
                                },
                                "eventq_index": 0,
                                "image_file": "",
                                "read_only": false,
                                "table_size": 65536
                            }
                        }
                    ],
                    "eventq_index": 0,
                    "host": "board.pc.pci_host",
                    "io_shift": 0,
                    "pci_bus": 0,
                    "pci_dev": 4,
                    "pci_func": 0,
                    "pio_latency": 30000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "board.pc.south_bridge.ide.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "sid": 0,
                    "ssid": 0,
                    "system": "board",
                    "dma": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "board.iobus.cpu_side_ports[1]",
                        "is_source": "True"
                    },
                    "int_primary": {
                        "role": "Int Source Pin",
                        "peer": [
                            "board.pc.south_bridge.pic2.inputs[6]",
                            "board.pc.south_bridge.io_apic.inputs[14]"
                        ],
                        "is_source": "True"
                    },
                    "int_secondary": {
                        "role": "Int Source Pin",
                        "peer": [
                            "board.pc.south_bridge.pic2.inputs[7]",
                            "board.pc.south_bridge.io_apic.inputs[15]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "board.iobus.mem_side_ports[3]",
                        "is_source": "False"
                    }
                }
            },
            "system": "board",
            "bad_addr": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "bad_addr",
                "path": "board.pc.bad_addr",
                "clk_domain": "board.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 0,
                "pio_latency": 100000,
                "pio_size": 8,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.pc.bad_addr.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": true,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "board",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "board.pc.default_bus.default",
                    "is_source": "False"
                }
            },
            "com_1": {
                "type": "Uart8250",
                "cxx_class": "gem5::Uart8250",
                "name": "com_1",
                "path": "board.pc.com_1",
                "clk_domain": "board.clk_domain",
                "device": {
                    "type": "Terminal",
                    "cxx_class": "gem5::Terminal",
                    "name": "device",
                    "path": "board.pc.com_1.device",
                    "eventq_index": 0,
                    "number": 0,
                    "outfile": "file",
                    "port": "#3456"
                },
                "eventq_index": 0,
                "pio_addr": 9223372036854776824,
                "pio_latency": 100000,
                "pio_size": 8,
                "platform": "board.pc",
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.pc.com_1.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "board",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "board.iobus.mem_side_ports[10]",
                    "is_source": "False"
                }
            },
            "default_bus": {
                "type": "NoncoherentXBar",
                "cxx_class": "gem5::NoncoherentXBar",
                "name": "default_bus",
                "path": "board.pc.default_bus",
                "clk_domain": "board.clk_domain",
                "eventq_index": 0,
                "forward_latency": 1,
                "frontend_latency": 2,
                "header_latency": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.pc.default_bus.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "response_latency": 2,
                "use_default_range": false,
                "width": 16,
                "cpu_side_ports": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "board.iobus.default"
                    ],
                    "is_source": "False"
                },
                "default": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "board.pc.bad_addr.pio",
                    "is_source": "True"
                },
                "mem_side_ports": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "board.pc.empty_isa.pio"
                    ],
                    "is_source": "True"
                }
            },
            "empty_isa": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "empty_isa",
                "path": "board.pc.empty_isa",
                "clk_domain": "board.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 9223372036854775808,
                "pio_latency": 100000,
                "pio_size": 65536,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.pc.empty_isa.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": false,
                "ret_data16": 0,
                "ret_data32": 0,
                "ret_data64": 0,
                "ret_data8": 0,
                "system": "board",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "board.pc.default_bus.mem_side_ports[0]",
                    "is_source": "False"
                }
            },
            "fake_com_2": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "fake_com_2",
                "path": "board.pc.fake_com_2",
                "clk_domain": "board.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 9223372036854776568,
                "pio_latency": 100000,
                "pio_size": 8,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.pc.fake_com_2.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": false,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "board",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "board.iobus.mem_side_ports[11]",
                    "is_source": "False"
                }
            },
            "fake_com_3": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "fake_com_3",
                "path": "board.pc.fake_com_3",
                "clk_domain": "board.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 9223372036854776808,
                "pio_latency": 100000,
                "pio_size": 8,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.pc.fake_com_3.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": false,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "board",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "board.iobus.mem_side_ports[12]",
                    "is_source": "False"
                }
            },
            "fake_com_4": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "fake_com_4",
                "path": "board.pc.fake_com_4",
                "clk_domain": "board.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 9223372036854776552,
                "pio_latency": 100000,
                "pio_size": 8,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.pc.fake_com_4.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": false,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "board",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "board.iobus.mem_side_ports[13]",
                    "is_source": "False"
                }
            },
            "fake_floppy": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "fake_floppy",
                "path": "board.pc.fake_floppy",
                "clk_domain": "board.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 9223372036854776818,
                "pio_latency": 100000,
                "pio_size": 2,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.pc.fake_floppy.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": false,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "board",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "board.iobus.mem_side_ports[14]",
                    "is_source": "False"
                }
            },
            "pci_host": {
                "type": "GenericPciHost",
                "cxx_class": "gem5::GenericPciHost",
                "name": "pci_host",
                "path": "board.pc.pci_host",
                "clk_domain": "board.clk_domain",
                "conf_base": 13835058055282163712,
                "conf_device_bits": 8,
                "conf_size": 16777216,
                "eventq_index": 0,
                "pci_dma_base": 0,
                "pci_mem_base": 0,
                "pci_pio_base": 9223372036854775808,
                "platform": "board.pc",
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "board.pc.pci_host.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "board",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "board.iobus.mem_side_ports[15]",
                    "is_source": "False"
                }
            }
        },
        "processor": {
            "type": "SubSystem",
            "cxx_class": "gem5::SubSystem",
            "name": "processor",
            "path": "board.processor",
            "eventq_index": 0,
            "thermal_domain": null,
            "kvm_vm": {
                "type": "KvmVM",
                "cxx_class": "gem5::KvmVM",
                "name": "kvm_vm",
                "path": "board.processor.kvm_vm",
                "coalescedMMIO": [],
                "eventq_index": 0,
                "system": "board"
            },
            "start": [
                {
                    "type": "SubSystem",
                    "cxx_class": "gem5::SubSystem",
                    "name": "start",
                    "path": "board.processor.start",
                    "eventq_index": 0,
                    "thermal_domain": null,
                    "core": {
                        "type": "X86KvmCPU",
                        "cxx_class": "gem5::X86KvmCPU",
                        "name": "core",
                        "path": "board.processor.start.core",
                        "alwaysSyncTC": false,
                        "checker": null,
                        "clk_domain": "board.clk_domain",
                        "cpu_id": 0,
                        "decoder": [
                            {
                                "type": "X86Decoder",
                                "cxx_class": "gem5::X86ISA::Decoder",
                                "name": "decoder",
                                "path": "board.processor.start.core.decoder",
                                "eventq_index": 0,
                                "isa": "board.processor.start.core.isa"
                            }
                        ],
                        "do_checkpoint_insts": true,
                        "do_statistics_insts": true,
                        "eventq_index": 1,
                        "function_trace": false,
                        "function_trace_start": 0,
                        "hostFactor": 1.0,
                        "hostFreq": 500,
                        "interrupts": [
                            {
                                "type": "X86LocalApic",
                                "cxx_class": "gem5::X86ISA::Interrupts",
                                "name": "interrupts",
                                "path": "board.processor.start.core.interrupts",
                                "clk_domain": {
                                    "type": "DerivedClockDomain",
                                    "cxx_class": "gem5::DerivedClockDomain",
                                    "name": "clk_domain",
                                    "path": "board.processor.start.core.interrupts.clk_domain",
                                    "clk_divider": 16,
                                    "clk_domain": "board.clk_domain",
                                    "eventq_index": 0
                                },
                                "eventq_index": 0,
                                "int_latency": 1000,
                                "pio_latency": 100000,
                                "system": "board",
                                "int_requestor": {
                                    "role": "GEM5 REQUESTOR",
                                    "peer": "board.cache_hierarchy.membus.cpu_side_ports[3]",
                                    "is_source": "True"
                                },
                                "int_responder": {
                                    "role": "GEM5 RESPONDER",
                                    "peer": "board.cache_hierarchy.membus.mem_side_ports[4]",
                                    "is_source": "False"
                                },
                                "pio": {
                                    "role": "GEM5 RESPONDER",
                                    "peer": "board.cache_hierarchy.membus.mem_side_ports[3]",
                                    "is_source": "False"
                                }
                            }
                        ],
                        "isa": [
                            {
                                "type": "X86ISA",
                                "cxx_class": "gem5::X86ISA::ISA",
                                "name": "isa",
                                "path": "board.processor.start.core.isa",
                                "APMInfo": [
                                    2147483672,
                                    1752462657,
                                    1769238117,
                                    1145913699
                                ],
                                "CacheParams": [
                                    0,
                                    0,
                                    0,
                                    0
                                ],
                                "ExtendedFeatures": [
                                    0,
                                    25165824,
                                    0,
                                    0
                                ],
                                "ExtendedState": [
                                    0,
                                    0,
                                    0,
                                    0,
                                    0,
                                    0,
                                    0,
                                    0
                                ],
                                "FamilyModelStepping": [
                                    134993,
                                    2053,
                                    4024171519,
                                    521
                                ],
                                "FamilyModelSteppingBrandFeatures": [
                                    134993,
                                    1029,
                                    3956538367,
                                    131073
                                ],
                                "L1CacheAndTLB": [
                                    4278779656,
                                    4280352544,
                                    1073873216,
                                    1073873216
                                ],
                                "L2L3CacheAndL2TLB": [
                                    0,
                                    1107313152,
                                    0,
                                    67141952
                                ],
                                "LongModeAddressSize": [
                                    12336,
                                    0,
                                    0,
                                    0
                                ],
                                "eventq_index": 0,
                                "name_string": "Fake gem5 x86_64 CPU",
                                "vendor_string": "HygonGenuine"
                            }
                        ],
                        "max_insts_all_threads": 0,
                        "max_insts_any_thread": 0,
                        "mmu": {
                            "type": "X86MMU",
                            "cxx_class": "gem5::X86ISA::MMU",
                            "name": "mmu",
                            "path": "board.processor.start.core.mmu",
                            "dtb": {
                                "type": "X86TLB",
                                "cxx_class": "gem5::X86ISA::TLB",
                                "name": "dtb",
                                "path": "board.processor.start.core.mmu.dtb",
                                "entry_type": "data",
                                "eventq_index": 0,
                                "next_level": null,
                                "size": 64,
                                "system": "board",
                                "walker": {
                                    "type": "X86PagetableWalker",
                                    "cxx_class": "gem5::X86ISA::Walker",
                                    "name": "walker",
                                    "path": "board.processor.start.core.mmu.dtb.walker",
                                    "clk_domain": "board.clk_domain",
                                    "eventq_index": 0,
                                    "num_squash_per_cycle": 4,
                                    "power_model": [],
                                    "power_state": {
                                        "type": "PowerState",
                                        "cxx_class": "gem5::PowerState",
                                        "name": "power_state",
                                        "path": "board.processor.start.core.mmu.dtb.walker.power_state",
                                        "clk_gate_bins": 20,
                                        "clk_gate_max": 1000000000000,
                                        "clk_gate_min": 1000,
                                        "default_state": "UNDEFINED",
                                        "eventq_index": 0,
                                        "leaders": [],
                                        "possible_states": []
                                    },
                                    "system": "board",
                                    "port": {
                                        "role": "GEM5 REQUESTOR",
                                        "peer": "board.cache_hierarchy.dptw_caches.cpu_side",
                                        "is_source": "True"
                                    }
                                }
                            },
                            "eventq_index": 0,
                            "itb": {
                                "type": "X86TLB",
                                "cxx_class": "gem5::X86ISA::TLB",
                                "name": "itb",
                                "path": "board.processor.start.core.mmu.itb",
                                "entry_type": "instruction",
                                "eventq_index": 0,
                                "next_level": null,
                                "size": 64,
                                "system": "board",
                                "walker": {
                                    "type": "X86PagetableWalker",
                                    "cxx_class": "gem5::X86ISA::Walker",
                                    "name": "walker",
                                    "path": "board.processor.start.core.mmu.itb.walker",
                                    "clk_domain": "board.clk_domain",
                                    "eventq_index": 0,
                                    "num_squash_per_cycle": 4,
                                    "power_model": [],
                                    "power_state": {
                                        "type": "PowerState",
                                        "cxx_class": "gem5::PowerState",
                                        "name": "power_state",
                                        "path": "board.processor.start.core.mmu.itb.walker.power_state",
                                        "clk_gate_bins": 20,
                                        "clk_gate_max": 1000000000000,
                                        "clk_gate_min": 1000,
                                        "default_state": "UNDEFINED",
                                        "eventq_index": 0,
                                        "leaders": [],
                                        "possible_states": []
                                    },
                                    "system": "board",
                                    "port": {
                                        "role": "GEM5 REQUESTOR",
                                        "peer": "board.cache_hierarchy.iptw_caches.cpu_side",
                                        "is_source": "True"
                                    }
                                }
                            }
                        },
                        "numThreads": 1,
                        "power_gating_on_idle": false,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "board.processor.start.core.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": [
                                "ON",
                                "CLK_GATED",
                                "OFF"
                            ]
                        },
                        "progress_interval": 0,
                        "pwr_gating_latency": 300,
                        "simpoint_start_insts": [],
                        "socket_id": 0,
                        "switched_out": false,
                        "syscallRetryLatency": 10000,
                        "system": "board",
                        "tracer": {
                            "type": "ExeTracer",
                            "cxx_class": "gem5::trace::ExeTracer",
                            "name": "tracer",
                            "path": "board.processor.start.core.tracer",
                            "disassembler": {
                                "type": "InstDisassembler",
                                "cxx_class": "gem5::trace::InstDisassembler",
                                "name": "disassembler",
                                "path": "board.processor.start.core.tracer.disassembler",
                                "eventq_index": 0
                            },
                            "eventq_index": 0
                        },
                        "useCoalescedMMIO": false,
                        "usePerf": true,
                        "usePerfOverflow": false,
                        "useXSave": true,
                        "workload": [],
                        "dcache_port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "board.cache_hierarchy.l1dcaches.cpu_side",
                            "is_source": "True"
                        },
                        "icache_port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "board.cache_hierarchy.l1icaches.cpu_side",
                            "is_source": "True"
                        }
                    }
                }
            ],
            "switch": [
                {
                    "type": "SubSystem",
                    "cxx_class": "gem5::SubSystem",
                    "name": "switch",
                    "path": "board.processor.switch",
                    "eventq_index": 0,
                    "thermal_domain": null,
                    "core": {
                        "type": "BaseO3CPU",
                        "cxx_class": "gem5::o3::CPU",
                        "name": "core",
                        "path": "board.processor.switch.core",
                        "LFSTSize": 1024,
                        "LQEntries": 72,
                        "LSQCheckLoads": true,
                        "LSQDepCheckShift": 4,
                        "SQEntries": 56,
                        "SSITSize": 1024,
                        "activity": 0,
                        "backComSize": 19,
                        "branchPred": {
                            "type": "LTAGE",
                            "cxx_class": "gem5::branch_prediction::LTAGE",
                            "name": "branchPred",
                            "path": "board.processor.switch.core.branchPred",
                            "btb": {
                                "type": "SimpleBTB",
                                "cxx_class": "gem5::branch_prediction::SimpleBTB",
                                "name": "btb",
                                "path": "board.processor.switch.core.branchPred.btb",
                                "clk_domain": "board.clk_domain",
                                "eventq_index": 0,
                                "instShiftAmt": 2,
                                "numEntries": 512,
                                "numThreads": 1,
                                "power_model": [],
                                "power_state": {
                                    "type": "PowerState",
                                    "cxx_class": "gem5::PowerState",
                                    "name": "power_state",
                                    "path": "board.processor.switch.core.branchPred.btb.power_state",
                                    "clk_gate_bins": 20,
                                    "clk_gate_max": 1000000000000,
                                    "clk_gate_min": 1000,
                                    "default_state": "UNDEFINED",
                                    "eventq_index": 0,
                                    "leaders": [],
                                    "possible_states": []
                                },
                                "tagBits": 19
                            },
                            "eventq_index": 0,
                            "indirectBranchPred": {
                                "type": "SimpleIndirectPredictor",
                                "cxx_class": "gem5::branch_prediction::SimpleIndirectPredictor",
                                "name": "indirectBranchPred",
                                "path": "board.processor.switch.core.branchPred.indirectBranchPred",
                                "eventq_index": 0,
                                "indirectGHRBits": 16,
                                "indirectHashGHR": true,
                                "indirectHashTargets": true,
                                "indirectPathLength": 7,
                                "indirectSets": 128,
                                "indirectTagSize": 16,
                                "indirectWays": 4,
                                "instShiftAmt": 2,
                                "numThreads": 1,
                                "speculativePathLength": 256
                            },
                            "instShiftAmt": 2,
                            "loop_predictor": {
                                "type": "LoopPredictor",
                                "cxx_class": "gem5::branch_prediction::LoopPredictor",
                                "name": "loop_predictor",
                                "path": "board.processor.switch.core.branchPred.loop_predictor",
                                "eventq_index": 0,
                                "initialLoopAge": 255,
                                "initialLoopIter": 1,
                                "logLoopTableAssoc": 2,
                                "logSizeLoopPred": 8,
                                "loopTableAgeBits": 8,
                                "loopTableConfidenceBits": 2,
                                "loopTableIterBits": 14,
                                "loopTableTagBits": 14,
                                "optionalAgeReset": true,
                                "restrictAllocation": false,
                                "useDirectionBit": false,
                                "useHashing": false,
                                "useSpeculation": false,
                                "withLoopBits": 7
                            },
                            "numThreads": 1,
                            "ras": {
                                "type": "ReturnAddrStack",
                                "cxx_class": "gem5::branch_prediction::ReturnAddrStack",
                                "name": "ras",
                                "path": "board.processor.switch.core.branchPred.ras",
                                "eventq_index": 0,
                                "numEntries": 32,
                                "numThreads": 1
                            },
                            "requiresBTBHit": false,
                            "tage": {
                                "type": "TAGEBase",
                                "cxx_class": "gem5::branch_prediction::TAGEBase",
                                "name": "tage",
                                "path": "board.processor.switch.core.branchPred.tage",
                                "eventq_index": 0,
                                "histBufferSize": 2097152,
                                "initialTCounterValue": 131072,
                                "instShiftAmt": 2,
                                "logRatioBiModalHystEntries": 2,
                                "logTagTableSizes": [
                                    14,
                                    10,
                                    10,
                                    11,
                                    11,
                                    11,
                                    11,
                                    10,
                                    10,
                                    10,
                                    10,
                                    9,
                                    9
                                ],
                                "logUResetPeriod": 19,
                                "maxHist": 34,
                                "maxNumAlloc": 1,
                                "minHist": 4,
                                "nHistoryTables": 12,
                                "noSkip": [],
                                "numThreads": 1,
                                "numUseAltOnNa": 1,
                                "pathHistBits": 16,
                                "speculativeHistUpdate": true,
                                "tagTableCounterBits": 3,
                                "tagTableTagWidths": [
                                    0,
                                    7,
                                    7,
                                    8,
                                    8,
                                    9,
                                    10,
                                    11,
                                    12,
                                    12,
                                    13,
                                    14,
                                    15
                                ],
                                "tagTableUBits": 2,
                                "useAltOnNaBits": 4
                            }
                        },
                        "cacheLoadPorts": 200,
                        "cacheStorePorts": 200,
                        "checker": null,
                        "clk_domain": "board.clk_domain",
                        "commitToDecodeDelay": 1,
                        "commitToFetchDelay": 1,
                        "commitToIEWDelay": 1,
                        "commitToRenameDelay": 1,
                        "commitWidth": 8,
                        "cpu_id": 0,
                        "decodeToFetchDelay": 1,
                        "decodeToRenameDelay": 1,
                        "decodeWidth": 4,
                        "decoder": [
                            {
                                "type": "X86Decoder",
                                "cxx_class": "gem5::X86ISA::Decoder",
                                "name": "decoder",
                                "path": "board.processor.switch.core.decoder",
                                "eventq_index": 0,
                                "isa": "board.processor.switch.core.isa"
                            }
                        ],
                        "dispatchWidth": 8,
                        "do_checkpoint_insts": true,
                        "do_statistics_insts": true,
                        "eventq_index": 0,
                        "fetchBufferSize": 16,
                        "fetchQueueSize": 50,
                        "fetchToDecodeDelay": 3,
                        "fetchTrapLatency": 1,
                        "fetchWidth": 4,
                        "forwardComSize": 19,
                        "fuPool": {
                            "type": "FUPool",
                            "cxx_class": "gem5::o3::FUPool",
                            "name": "fuPool",
                            "path": "board.processor.switch.core.fuPool",
                            "FUList": [
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList0",
                                    "path": "board.processor.switch.core.fuPool.FUList0",
                                    "count": 1,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList00",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList00",
                                            "eventq_index": 0,
                                            "opClass": "IntAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList01",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList01",
                                            "eventq_index": 0,
                                            "opClass": "IntDiv",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList02",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList02",
                                            "eventq_index": 0,
                                            "opClass": "FloatDiv",
                                            "opLat": 12,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList03",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList03",
                                            "eventq_index": 0,
                                            "opClass": "FloatSqrt",
                                            "opLat": 24,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList04",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList04",
                                            "eventq_index": 0,
                                            "opClass": "FloatAdd",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList05",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList05",
                                            "eventq_index": 0,
                                            "opClass": "FloatCmp",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList06",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList06",
                                            "eventq_index": 0,
                                            "opClass": "FloatCvt",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList07",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList07",
                                            "eventq_index": 0,
                                            "opClass": "FloatMult",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList08",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList08",
                                            "eventq_index": 0,
                                            "opClass": "FloatMultAcc",
                                            "opLat": 5,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList09",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList09",
                                            "eventq_index": 0,
                                            "opClass": "SimdAdd",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList10",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList10",
                                            "eventq_index": 0,
                                            "opClass": "SimdAddAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList11",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList11",
                                            "eventq_index": 0,
                                            "opClass": "SimdAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList12",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList12",
                                            "eventq_index": 0,
                                            "opClass": "SimdCmp",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList13",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList13",
                                            "eventq_index": 0,
                                            "opClass": "SimdShift",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList14",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList14",
                                            "eventq_index": 0,
                                            "opClass": "SimdShiftAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList15",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList15",
                                            "eventq_index": 0,
                                            "opClass": "SimdReduceAdd",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList16",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList16",
                                            "eventq_index": 0,
                                            "opClass": "SimdReduceAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList17",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList17",
                                            "eventq_index": 0,
                                            "opClass": "SimdReduceCmp",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList18",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList18",
                                            "eventq_index": 0,
                                            "opClass": "SimdCvt",
                                            "opLat": 3,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList19",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList19",
                                            "eventq_index": 0,
                                            "opClass": "SimdMisc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList20",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList20",
                                            "eventq_index": 0,
                                            "opClass": "SimdMult",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList21",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList21",
                                            "eventq_index": 0,
                                            "opClass": "SimdMultAcc",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList22",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList22",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatAdd",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList23",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList23",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatAlu",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList24",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList24",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatCmp",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList25",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList25",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatReduceAdd",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList26",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList26",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatReduceCmp",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList27",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList27",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatCvt",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList28",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList28",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatMult",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList29",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList29",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatMultAcc",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList30",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList30",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatDiv",
                                            "opLat": 12,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList31",
                                            "path": "board.processor.switch.core.fuPool.FUList0.opList31",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatSqrt",
                                            "opLat": 20,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList1",
                                    "path": "board.processor.switch.core.fuPool.FUList1",
                                    "count": 1,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList00",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList00",
                                            "eventq_index": 0,
                                            "opClass": "IntAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList01",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList01",
                                            "eventq_index": 0,
                                            "opClass": "IntMult",
                                            "opLat": 3,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList02",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList02",
                                            "eventq_index": 0,
                                            "opClass": "FloatAdd",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList03",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList03",
                                            "eventq_index": 0,
                                            "opClass": "FloatCmp",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList04",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList04",
                                            "eventq_index": 0,
                                            "opClass": "FloatCvt",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList05",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList05",
                                            "eventq_index": 0,
                                            "opClass": "FloatMult",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList06",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList06",
                                            "eventq_index": 0,
                                            "opClass": "FloatMultAcc",
                                            "opLat": 5,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList07",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList07",
                                            "eventq_index": 0,
                                            "opClass": "SimdAdd",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList08",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList08",
                                            "eventq_index": 0,
                                            "opClass": "SimdAddAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList09",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList09",
                                            "eventq_index": 0,
                                            "opClass": "SimdAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList10",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList10",
                                            "eventq_index": 0,
                                            "opClass": "SimdCmp",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList11",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList11",
                                            "eventq_index": 0,
                                            "opClass": "SimdShift",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList12",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList12",
                                            "eventq_index": 0,
                                            "opClass": "SimdShiftAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList13",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList13",
                                            "eventq_index": 0,
                                            "opClass": "SimdReduceAdd",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList14",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList14",
                                            "eventq_index": 0,
                                            "opClass": "SimdReduceAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList15",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList15",
                                            "eventq_index": 0,
                                            "opClass": "SimdReduceCmp",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList16",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList16",
                                            "eventq_index": 0,
                                            "opClass": "SimdCvt",
                                            "opLat": 3,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList17",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList17",
                                            "eventq_index": 0,
                                            "opClass": "SimdMisc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList18",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList18",
                                            "eventq_index": 0,
                                            "opClass": "SimdMult",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList19",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList19",
                                            "eventq_index": 0,
                                            "opClass": "SimdMultAcc",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList20",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList20",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatAdd",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList21",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList21",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatAlu",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList22",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList22",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatCmp",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList23",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList23",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatReduceAdd",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList24",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList24",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatReduceCmp",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList25",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList25",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatCvt",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList26",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList26",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatMult",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList27",
                                            "path": "board.processor.switch.core.fuPool.FUList1.opList27",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatMultAcc",
                                            "opLat": 4,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList2",
                                    "path": "board.processor.switch.core.fuPool.FUList2",
                                    "count": 1,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList0",
                                            "path": "board.processor.switch.core.fuPool.FUList2.opList0",
                                            "eventq_index": 0,
                                            "opClass": "MemRead",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList1",
                                            "path": "board.processor.switch.core.fuPool.FUList2.opList1",
                                            "eventq_index": 0,
                                            "opClass": "FloatMemRead",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList3",
                                    "path": "board.processor.switch.core.fuPool.FUList3",
                                    "count": 1,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList0",
                                            "path": "board.processor.switch.core.fuPool.FUList3.opList0",
                                            "eventq_index": 0,
                                            "opClass": "MemRead",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList1",
                                            "path": "board.processor.switch.core.fuPool.FUList3.opList1",
                                            "eventq_index": 0,
                                            "opClass": "FloatMemRead",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList4",
                                    "path": "board.processor.switch.core.fuPool.FUList4",
                                    "count": 1,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList0",
                                            "path": "board.processor.switch.core.fuPool.FUList4.opList0",
                                            "eventq_index": 0,
                                            "opClass": "MemWrite",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList1",
                                            "path": "board.processor.switch.core.fuPool.FUList4.opList1",
                                            "eventq_index": 0,
                                            "opClass": "FloatMemWrite",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList5",
                                    "path": "board.processor.switch.core.fuPool.FUList5",
                                    "count": 1,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList00",
                                            "path": "board.processor.switch.core.fuPool.FUList5.opList00",
                                            "eventq_index": 0,
                                            "opClass": "IntAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList01",
                                            "path": "board.processor.switch.core.fuPool.FUList5.opList01",
                                            "eventq_index": 0,
                                            "opClass": "SimdAdd",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList02",
                                            "path": "board.processor.switch.core.fuPool.FUList5.opList02",
                                            "eventq_index": 0,
                                            "opClass": "SimdAddAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList03",
                                            "path": "board.processor.switch.core.fuPool.FUList5.opList03",
                                            "eventq_index": 0,
                                            "opClass": "SimdAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList04",
                                            "path": "board.processor.switch.core.fuPool.FUList5.opList04",
                                            "eventq_index": 0,
                                            "opClass": "SimdCmp",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList05",
                                            "path": "board.processor.switch.core.fuPool.FUList5.opList05",
                                            "eventq_index": 0,
                                            "opClass": "SimdShift",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList06",
                                            "path": "board.processor.switch.core.fuPool.FUList5.opList06",
                                            "eventq_index": 0,
                                            "opClass": "SimdMisc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList07",
                                            "path": "board.processor.switch.core.fuPool.FUList5.opList07",
                                            "eventq_index": 0,
                                            "opClass": "SimdShiftAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList08",
                                            "path": "board.processor.switch.core.fuPool.FUList5.opList08",
                                            "eventq_index": 0,
                                            "opClass": "SimdReduceAdd",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList09",
                                            "path": "board.processor.switch.core.fuPool.FUList5.opList09",
                                            "eventq_index": 0,
                                            "opClass": "SimdReduceAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList10",
                                            "path": "board.processor.switch.core.fuPool.FUList5.opList10",
                                            "eventq_index": 0,
                                            "opClass": "SimdReduceCmp",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList11",
                                            "path": "board.processor.switch.core.fuPool.FUList5.opList11",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatAdd",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList12",
                                            "path": "board.processor.switch.core.fuPool.FUList5.opList12",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatAlu",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList13",
                                            "path": "board.processor.switch.core.fuPool.FUList5.opList13",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatCmp",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList14",
                                            "path": "board.processor.switch.core.fuPool.FUList5.opList14",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatReduceAdd",
                                            "opLat": 4,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList15",
                                            "path": "board.processor.switch.core.fuPool.FUList5.opList15",
                                            "eventq_index": 0,
                                            "opClass": "SimdFloatReduceCmp",
                                            "opLat": 4,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList6",
                                    "path": "board.processor.switch.core.fuPool.FUList6",
                                    "count": 1,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList0",
                                            "path": "board.processor.switch.core.fuPool.FUList6.opList0",
                                            "eventq_index": 0,
                                            "opClass": "IntAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList1",
                                            "path": "board.processor.switch.core.fuPool.FUList6.opList1",
                                            "eventq_index": 0,
                                            "opClass": "SimdAdd",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList2",
                                            "path": "board.processor.switch.core.fuPool.FUList6.opList2",
                                            "eventq_index": 0,
                                            "opClass": "SimdAddAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList3",
                                            "path": "board.processor.switch.core.fuPool.FUList6.opList3",
                                            "eventq_index": 0,
                                            "opClass": "SimdAlu",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList4",
                                            "path": "board.processor.switch.core.fuPool.FUList6.opList4",
                                            "eventq_index": 0,
                                            "opClass": "SimdCmp",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList5",
                                            "path": "board.processor.switch.core.fuPool.FUList6.opList5",
                                            "eventq_index": 0,
                                            "opClass": "SimdShift",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList6",
                                            "path": "board.processor.switch.core.fuPool.FUList6.opList6",
                                            "eventq_index": 0,
                                            "opClass": "SimdShiftAcc",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                },
                                {
                                    "type": "FUDesc",
                                    "cxx_class": "gem5::FUDesc",
                                    "name": "FUList7",
                                    "path": "board.processor.switch.core.fuPool.FUList7",
                                    "count": 1,
                                    "eventq_index": 0,
                                    "opList": [
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList0",
                                            "path": "board.processor.switch.core.fuPool.FUList7.opList0",
                                            "eventq_index": 0,
                                            "opClass": "MemWrite",
                                            "opLat": 1,
                                            "pipelined": true
                                        },
                                        {
                                            "type": "OpDesc",
                                            "cxx_class": "gem5::OpDesc",
                                            "name": "opList1",
                                            "path": "board.processor.switch.core.fuPool.FUList7.opList1",
                                            "eventq_index": 0,
                                            "opClass": "FloatMemWrite",
                                            "opLat": 1,
                                            "pipelined": true
                                        }
                                    ]
                                }
                            ],
                            "eventq_index": 0
                        },
                        "function_trace": false,
                        "function_trace_start": 0,
                        "iewToCommitDelay": 6,
                        "iewToDecodeDelay": 1,
                        "iewToFetchDelay": 1,
                        "iewToRenameDelay": 1,
                        "interrupts": [],
                        "isa": [
                            {
                                "type": "X86ISA",
                                "cxx_class": "gem5::X86ISA::ISA",
                                "name": "isa",
                                "path": "board.processor.switch.core.isa",
                                "APMInfo": [
                                    2147483672,
                                    1752462657,
                                    1769238117,
                                    1145913699
                                ],
                                "CacheParams": [
                                    0,
                                    0,
                                    0,
                                    0
                                ],
                                "ExtendedFeatures": [
                                    0,
                                    25165824,
                                    0,
                                    0
                                ],
                                "ExtendedState": [
                                    0,
                                    0,
                                    0,
                                    0,
                                    0,
                                    0,
                                    0,
                                    0
                                ],
                                "FamilyModelStepping": [
                                    134993,
                                    2053,
                                    4024171519,
                                    521
                                ],
                                "FamilyModelSteppingBrandFeatures": [
                                    134993,
                                    1029,
                                    3956538367,
                                    131073
                                ],
                                "L1CacheAndTLB": [
                                    4278779656,
                                    4280352544,
                                    1073873216,
                                    1073873216
                                ],
                                "L2L3CacheAndL2TLB": [
                                    0,
                                    1107313152,
                                    0,
                                    67141952
                                ],
                                "LongModeAddressSize": [
                                    12336,
                                    0,
                                    0,
                                    0
                                ],
                                "eventq_index": 0,
                                "name_string": "Fake gem5 x86_64 CPU",
                                "vendor_string": "HygonGenuine"
                            }
                        ],
                        "issueToExecuteDelay": 1,
                        "issueWidth": 8,
                        "max_insts_all_threads": 0,
                        "max_insts_any_thread": 0,
                        "mmu": {
                            "type": "X86MMU",
                            "cxx_class": "gem5::X86ISA::MMU",
                            "name": "mmu",
                            "path": "board.processor.switch.core.mmu",
                            "dtb": {
                                "type": "X86TLB",
                                "cxx_class": "gem5::X86ISA::TLB",
                                "name": "dtb",
                                "path": "board.processor.switch.core.mmu.dtb",
                                "entry_type": "data",
                                "eventq_index": 0,
                                "next_level": null,
                                "size": 64,
                                "system": "board",
                                "walker": {
                                    "type": "X86PagetableWalker",
                                    "cxx_class": "gem5::X86ISA::Walker",
                                    "name": "walker",
                                    "path": "board.processor.switch.core.mmu.dtb.walker",
                                    "clk_domain": "board.clk_domain",
                                    "eventq_index": 0,
                                    "num_squash_per_cycle": 4,
                                    "power_model": [],
                                    "power_state": {
                                        "type": "PowerState",
                                        "cxx_class": "gem5::PowerState",
                                        "name": "power_state",
                                        "path": "board.processor.switch.core.mmu.dtb.walker.power_state",
                                        "clk_gate_bins": 20,
                                        "clk_gate_max": 1000000000000,
                                        "clk_gate_min": 1000,
                                        "default_state": "UNDEFINED",
                                        "eventq_index": 0,
                                        "leaders": [],
                                        "possible_states": []
                                    },
                                    "system": "board"
                                }
                            },
                            "eventq_index": 0,
                            "itb": {
                                "type": "X86TLB",
                                "cxx_class": "gem5::X86ISA::TLB",
                                "name": "itb",
                                "path": "board.processor.switch.core.mmu.itb",
                                "entry_type": "instruction",
                                "eventq_index": 0,
                                "next_level": null,
                                "size": 64,
                                "system": "board",
                                "walker": {
                                    "type": "X86PagetableWalker",
                                    "cxx_class": "gem5::X86ISA::Walker",
                                    "name": "walker",
                                    "path": "board.processor.switch.core.mmu.itb.walker",
                                    "clk_domain": "board.clk_domain",
                                    "eventq_index": 0,
                                    "num_squash_per_cycle": 4,
                                    "power_model": [],
                                    "power_state": {
                                        "type": "PowerState",
                                        "cxx_class": "gem5::PowerState",
                                        "name": "power_state",
                                        "path": "board.processor.switch.core.mmu.itb.walker.power_state",
                                        "clk_gate_bins": 20,
                                        "clk_gate_max": 1000000000000,
                                        "clk_gate_min": 1000,
                                        "default_state": "UNDEFINED",
                                        "eventq_index": 0,
                                        "leaders": [],
                                        "possible_states": []
                                    },
                                    "system": "board"
                                }
                            }
                        },
                        "needsTSO": true,
                        "numIQEntries": 97,
                        "numPhysCCRegs": 900,
                        "numPhysFloatRegs": 168,
                        "numPhysIntRegs": 180,
                        "numPhysMatRegs": 2,
                        "numPhysVecPredRegs": 32,
                        "numPhysVecRegs": 256,
                        "numROBEntries": 224,
                        "numRobs": 1,
                        "numThreads": 1,
                        "power_gating_on_idle": false,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "board.processor.switch.core.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": [
                                "ON",
                                "CLK_GATED",
                                "OFF"
                            ]
                        },
                        "progress_interval": 0,
                        "pwr_gating_latency": 300,
                        "renameToDecodeDelay": 1,
                        "renameToFetchDelay": 1,
                        "renameToIEWDelay": 9,
                        "renameToROBDelay": 1,
                        "renameWidth": 8,
                        "simpoint_start_insts": [],
                        "smtCommitPolicy": "RoundRobin",
                        "smtFetchPolicy": "RoundRobin",
                        "smtIQPolicy": "Partitioned",
                        "smtIQThreshold": 100,
                        "smtLSQPolicy": "Partitioned",
                        "smtLSQThreshold": 100,
                        "smtNumFetchingThreads": 1,
                        "smtROBPolicy": "Partitioned",
                        "smtROBThreshold": 100,
                        "socket_id": 0,
                        "squashWidth": 8,
                        "store_set_clear_period": 250000,
                        "switched_out": true,
                        "syscallRetryLatency": 10000,
                        "system": "board",
                        "tracer": {
                            "type": "ExeTracer",
                            "cxx_class": "gem5::trace::ExeTracer",
                            "name": "tracer",
                            "path": "board.processor.switch.core.tracer",
                            "disassembler": {
                                "type": "InstDisassembler",
                                "cxx_class": "gem5::trace::InstDisassembler",
                                "name": "disassembler",
                                "path": "board.processor.switch.core.tracer.disassembler",
                                "eventq_index": 0
                            },
                            "eventq_index": 0
                        },
                        "trapLatency": 13,
                        "wbWidth": 8,
                        "workload": []
                    }
                }
            ]
        },
        "system_port": {
            "role": "GEM5 REQUESTOR",
            "peer": "board.cache_hierarchy.membus.cpu_side_ports[1]",
            "is_source": "True"
        }
    }
}