module lab5_master #(
    parameter ADDR_WIDTH = 32,
    parameter DATA_WIDTH = 32
) (
    input wire clk_i,
    input wire rst_i,

    // TODO: æ·»åŠ éœ?è¦çš„æ§åˆ¶ä¿¡å·ï¼Œä¾‹å¦‚æŒ‰é”®å¼€å…³ï¼Ÿ
    input wire [31:0] addr_i,

    // wishbone master
    output reg wb_cyc_o,
    output reg wb_stb_o,
    input wire wb_ack_i,
    output reg [ADDR_WIDTH-1:0] wb_adr_o,
    output reg [DATA_WIDTH-1:0] wb_dat_o,
    input wire [DATA_WIDTH-1:0] wb_dat_i,
    output reg [DATA_WIDTH/8-1:0] wb_sel_o,
    output reg wb_we_o
);

  // TODO: å®ç°å®éªŒ 5 çš„å†…å­?+ä¸²å£ Master
  typedef enum logic [4:0] {
        STATE_IDLE = 0,
        STATE_READ_WAIT_ACTION = 1,
        STATE_READ_WAIT_CHECK = 2,
        STATE_READ_DATA_ACTION = 3,
        STATE_READ_DATA_DONE = 4,
        STATE_WRITE_SRAM_ACTION = 5,
        STATE_WRITE_SRAM_DONE = 6,
        STATE_WRITE_WAIT_ACTION = 7,
        STATE_WRITE_WAIT_CHECK = 8,
        STATE_WRITE_DATA_ACTION = 9,
        STATE_WRITE_DATA_DONE = 10
    } state_t;

    state_t state;
    logic [31:0] addr;
    logic [DATA_WIDTH-1:0] data;
    logic [3:0] cnt;

    always_ff@(posedge clk_i or posedge rst_i) begin 
        if(rst_i)begin 
            state <= STATE_IDLE;
            
            wb_stb_o <= 0;
            wb_adr_o <= 0;
            wb_dat_o <= 0;
            wb_sel_o <= 0;
            wb_we_o <= 0;

            addr <= addr_i;
            cnt <= '0;
        end else begin 
            case(state)
                STATE_IDLE: begin 
                    if(cnt < 4'd9) begin 
                        // è¿›å…¥å‡†å¤‡è¯»å–çŠ¶æ??
                        state <= STATE_READ_WAIT_ACTION;

                        // ä¸‹ä¸€ä¸? state
                        // master å? slave å‘å‡ºè¯·æ±‚ï¼ˆè¯» 0x10000005ï¼?
                        wb_cyc_o <= 1'b1;
                        wb_stb_o <= 1'b1;

                        wb_adr_o <= 32'h1000_0005;
                        wb_we_o <= 1'b0;
                        wb_sel_o <= 4'b0010;
                    end
                end
                STATE_READ_WAIT_ACTION: begin 
                    // å¦‚æœ slave å®Œæˆè¯·æ±‚ï¼ˆè¯»åˆ°äº† 0x10000005ï¼‰ï¼Œæ£?æŸ¥ä¸²å£æ˜¯å¦æ”¶åˆ°æ•°æ?
                    if(wb_ack_i == 1) begin 
                        state <= STATE_READ_WAIT_CHECK;
                        wb_cyc_o <= 0;
                        wb_stb_o <= 0;
                    end
                end
                STATE_READ_WAIT_CHECK: begin 
                    wb_cyc_o <= 1;
                    wb_stb_o <= 1;
                    wb_we_o <= 0;
                    if(wb_dat_i[0] == 1) begin 
                        // å¦‚æœä¸²å£æ”¶åˆ°æ•°æ®ï¼Œå¼€å§‹è¯»ä¸²å£
                        state <= STATE_READ_DATA_ACTION;

                        wb_adr_o <= 32'h1000_0000;
                        wb_sel_o <= 4'b0001;
                    end else begin 
                        // ä¸²å£æ²¡æœ‰æ”¶åˆ°æ•°æ®ï¼Œç»§ç»­ç­‰å¾?
                        state <= STATE_READ_WAIT_ACTION;

                        wb_adr_o <= 32'h1000_0005;
                        wb_sel_o <= 4'b0010;
                    end
                end
                STATE_READ_DATA_ACTION: begin 
                    if(wb_ack_i == 1)begin 
                        // è¯»å–ä¸²å£å®Œæˆï¼Œå†ä¸‹ä¸€ä¸ªçŠ¶æ€? master ä¸å‘å‡ºè¯·æ±‚ï¼ŒæŠŠè¯»åˆ°çš„æ•°æ®å†™å…¥ reg
                        state <= STATE_READ_DATA_DONE;

                        wb_cyc_o <= 0;
                        wb_stb_o <= 0;
                        wb_dat_o <= wb_dat_i;
                        data <= wb_dat_i;
                    end
                end
                STATE_READ_DATA_DONE: begin 
                    // ä¸‹ä¸€çŠ¶æ?å†™ sramï¼Œè®¾ç½? master å‘å‡ºè¯·æ±‚ï¼ˆcyc, stbï¼‰ï¼Œåœ°å€ä¸? addr + cnt * 4ï¼Œæ ¹æ?
                    state <= STATE_WRITE_SRAM_ACTION;

                    wb_cyc_o <= 1;
                    wb_stb_o <= 1;
                    wb_we_o <= 1;
                    wb_adr_o <= addr + cnt * 4;
                    wb_sel_o <= (4'b0001 << ((addr + 4 * cnt) & 2'b11));
                    wb_dat_o <= (data << (((addr + 4 * cnt) & 2'b11) << 3));
                end
                STATE_WRITE_SRAM_ACTION: begin 
                    if(wb_ack_i) begin 
                        state <= STATE_WRITE_SRAM_DONE;

                        wb_cyc_o <= 0;
                        wb_stb_o <= 0;
                    end
                end
                STATE_WRITE_SRAM_DONE: begin 
                    state <= STATE_WRITE_DATA_ACTION;

                    wb_cyc_o <= 1;
                    wb_stb_o <= 1;
                    wb_we_o <= 0;
                    wb_sel_o <= 4'b0010;
                    wb_adr_o <= 32'h1000_0005;
                end
                STATE_WRITE_WAIT_ACTION: begin 
                    if(wb_ack_i == 1) begin 
                        state <= STATE_WRITE_DATA_DONE;
                        wb_cyc_o <= 0;
                        wb_stb_o <= 0;
                        wb_dat_o <= data;
                    end
                end
                STATE_WRITE_WAIT_CHECK: begin 
                    wb_cyc_o <= 1;
                    wb_stb_o <= 1;
                    if(wb_dat_i[5] == 1) begin 
                        state <= STATE_WRITE_DATA_ACTION;

                        wb_we_o <= 1;
                        wb_adr_o <= 32'h1000_0000;
                        wb_sel_o <= 4'b0001;
                    end else begin 
                        state <= STATE_WRITE_WAIT_ACTION;

                        wb_we_o <= 0;
                        wb_adr_o <= 32'h1000_0005;
                        wb_sel_o <= 4'b0010;
                    end
                end
                STATE_WRITE_DATA_ACTION: begin 
                    if (wb_ack_i) begin
                        state <= STATE_WRITE_DATA_DONE;
                        wb_cyc_o <= 0;
                        wb_stb_o <= 0;
                    end
                end

                STATE_WRITE_DATA_DONE: begin 
                    state <= STATE_IDLE;
                    cnt <= cnt+1;
                end
            endcase
        end
    end

endmodule
