##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CydwClock_1
		4.3::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.2::Critical Path Report for (CydwClock_1:R vs. CydwClock_1:R)
		5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                   | Target: 0.13 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                   | Target: 0.13 MHz    | 
Clock: CyBUS_CLK                             | Frequency: 76.98 MHz  | Target: 48.00 MHz   | 
Clock: CyILO                                 | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                                 | N/A                   | Target: 8.00 MHz    | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 48.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                   | Target: 48.00 MHz   | 
Clock: CyXTAL                                | N/A                   | Target: 8.00 MHz    | 
Clock: CydwClock_1                           | Frequency: 35.56 MHz  | Target: 24.00 MHz   | 
Clock: CydwClock_1(fixed-function)           | N/A                   | Target: 24.00 MHz   | 
Clock: UART_1_IntClock                       | Frequency: 49.25 MHz  | Target: 0.46 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK        UART_1_IntClock  20833.3          7843        N/A              N/A         N/A              N/A         N/A              N/A         
CydwClock_1      CydwClock_1      41666.7          13545       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  2.16667e+006     2146360     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name          Setup to Clk  Clock Name:Phase  
-----------------  ------------  ----------------  
Pin_Hall_0(0)_PAD  32855         CydwClock_1:R     
Pin_Hall_1(0)_PAD  30808         CydwClock_1:R     
Pin_Hall_2(0)_PAD  33365         CydwClock_1:R     


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
PWM_A_L(0)_PAD  23712         CydwClock_1:R      
PWM_A_U(0)_PAD  23655         CydwClock_1:R      
PWM_B_L(0)_PAD  25236         CydwClock_1:R      
PWM_B_U(0)_PAD  23996         CydwClock_1:R      
PWM_C_L(0)_PAD  25176         CydwClock_1:R      
PWM_C_U(0)_PAD  26618         CydwClock_1:R      
Pin_TC(0)_PAD   22960         CydwClock_1:R      
Tx_1(0)_PAD     31622         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
Pin_SW(0)_PAD       Pin_LED(0)_PAD           40728  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 76.98 MHz | Target: 48.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7843p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   7843  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      2831   3851   7843  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350   7201   7843  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2318   9520   7843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CydwClock_1
*****************************************
Clock: CydwClock_1
Frequency: 35.56 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 13545p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23891
-------------------------------------   ----- 
End-of-path arrival time (ps)           23891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/main_0                  macrocell13    11028  12238  13545  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/q                       macrocell13     3350  15588  13545  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell6   3173  18761  13545  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell6   5130  23891  13545  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell7      0  23891  13545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 49.25 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146360p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14946
-------------------------------------   ----- 
End-of-path arrival time (ps)           14946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell31   1250   1250  2146360  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell6    8034   9284  2146360  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350  12634  2146360  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2312  14946  2146360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7843p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   7843  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      2831   3851   7843  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350   7201   7843  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2318   9520   7843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CydwClock_1:R vs. CydwClock_1:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 13545p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23891
-------------------------------------   ----- 
End-of-path arrival time (ps)           23891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/main_0                  macrocell13    11028  12238  13545  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/q                       macrocell13     3350  15588  13545  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell6   3173  18761  13545  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell6   5130  23891  13545  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell7      0  23891  13545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146360p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14946
-------------------------------------   ----- 
End-of-path arrival time (ps)           14946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell31   1250   1250  2146360  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell6    8034   9284  2146360  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350  12634  2146360  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2312  14946  2146360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7843p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   7843  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell7      2831   3851   7843  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350   7201   7843  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2318   9520   7843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 11664p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                  synccell      1020   1020   7843  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell35   4640   5660  11664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 12572p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   7843  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell32   3731   4751  12572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 12572p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   7843  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell41   3731   4751  12572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13472p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   7843  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell38   2831   3851  13472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13472p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   7843  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell39   2831   3851  13472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 13472p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#104 vs. UART_1_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell      1020   1020   7843  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell42   2831   3851  13472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 13545p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23891
-------------------------------------   ----- 
End-of-path arrival time (ps)           23891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/main_0                  macrocell13    11028  12238  13545  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/q                       macrocell13     3350  15588  13545  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell6   3173  18761  13545  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell6   5130  23891  13545  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell7      0  23891  13545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 15318p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22118
-------------------------------------   ----- 
End-of-path arrival time (ps)           22118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/main_1                  macrocell11     7671   8881  15318  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/q                       macrocell11     3350  12231  15318  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell4   4757  16988  15318  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell4   5130  22118  15318  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell5      0  22118  15318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_0:last\/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 16299p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21138
-------------------------------------   ----- 
End-of-path arrival time (ps)           21138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_0:last\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\EdgeDetect_0:last\/q                                  macrocell62      1250   1250  16299  RISE       1
\Counter_Hall:CounterUDB:reload\/main_2                macrocell18      7744   8994  16299  RISE       1
\Counter_Hall:CounterUDB:reload\/q                     macrocell18      3350  12344  16299  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   3665  16008  16299  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell10   5130  21138  16299  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ci         datapathcell11      0  21138  16299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 16715p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18761
-------------------------------------   ----- 
End-of-path arrival time (ps)           18761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/main_0                  macrocell13    11028  12238  13545  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/q                       macrocell13     3350  15588  13545  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell6   3173  18761  16715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 16813p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20624
-------------------------------------   ----- 
End-of-path arrival time (ps)           20624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/main_0                  macrocell16     7671   8881  16813  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/q                       macrocell16     3350  12231  16813  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell8   3263  15494  16813  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/co_msb              datapathcell8   5130  20624  16813  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ci                  datapathcell9      0  20624  16813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 17333p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23834
-------------------------------------   ----- 
End-of-path arrival time (ps)           23834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell10   1240   1240  17333  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell11      0   1240  17333  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell11   2270   3510  17333  RISE       1
\Counter_Hall:CounterUDB:status_2\/main_0             macrocell20      8657  12167  17333  RISE       1
\Counter_Hall:CounterUDB:status_2\/q                  macrocell20      3350  15517  17333  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_2     statusicell4     8316  23834  17333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 17634p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17843
-------------------------------------   ----- 
End-of-path arrival time (ps)           17843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/main_0                  macrocell13    11028  12238  13545  RISE       1
\PWM_B:PWMUDB:cs_addr_1\/q                       macrocell13     3350  15588  13545  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_1           datapathcell7   2255  17843  17634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 18488p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16988
-------------------------------------   ----- 
End-of-path arrival time (ps)           16988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/main_1                  macrocell11     7671   8881  15318  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/q                       macrocell11     3350  12231  15318  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell4   4757  16988  18488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18497p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16980
-------------------------------------   ----- 
End-of-path arrival time (ps)           16980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/main_1                  macrocell11     7671   8881  15318  RISE       1
\PWM_C:PWMUDB:cs_addr_1\/q                       macrocell11     3350  12231  15318  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_1           datapathcell5   4749  16980  18497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_0:last\/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18927p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16550
-------------------------------------   ----- 
End-of-path arrival time (ps)           16550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_0:last\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\EdgeDetect_0:last\/q                                  macrocell62      1250   1250  16299  RISE       1
\Counter_Hall:CounterUDB:reload\/main_2                macrocell18      7744   8994  16299  RISE       1
\Counter_Hall:CounterUDB:reload\/q                     macrocell18      3350  12344  16299  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell11   4206  16550  18927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN5_0/main_5
Capture Clock  : MODIN5_0/clock_0
Path slack     : 18962p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19195
-------------------------------------   ----- 
End-of-path arrival time (ps)           19195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  18962  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  18962  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  18962  RISE       1
MODIN5_0_split/main_8                  macrocell1      9802  13552  18962  RISE       1
MODIN5_0_split/q                       macrocell1      3350  16902  18962  RISE       1
MODIN5_0/main_5                        macrocell50     2292  19195  18962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_0:last\/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 19469p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16008
-------------------------------------   ----- 
End-of-path arrival time (ps)           16008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_0:last\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\EdgeDetect_0:last\/q                                  macrocell62      1250   1250  16299  RISE       1
\Counter_Hall:CounterUDB:reload\/main_2                macrocell18      7744   8994  16299  RISE       1
\Counter_Hall:CounterUDB:reload\/q                     macrocell18      3350  12344  16299  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell10   3665  16008  19469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19983p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15494
-------------------------------------   ----- 
End-of-path arrival time (ps)           15494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/main_0                  macrocell16     7671   8881  16813  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/q                       macrocell16     3350  12231  16813  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1           datapathcell8   3263  15494  19983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19992p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15485
-------------------------------------   ----- 
End-of-path arrival time (ps)           15485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/main_0                  macrocell16     7671   8881  16813  RISE       1
\PWM_A:PWMUDB:cs_addr_1\/q                       macrocell16     3350  12231  16813  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_1           datapathcell9   3254  15485  19992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_5
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 20811p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17346
-------------------------------------   ----- 
End-of-path arrival time (ps)           17346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20811  RISE       1
\PWM_A:PWMUDB:db_cnt_0_split\/main_8   macrocell40     6675  10425  20811  RISE       1
\PWM_A:PWMUDB:db_cnt_0_split\/q        macrocell40     3350  13775  20811  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_5         macrocell70     3571  17346  20811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : MODIN7_0/main_5
Capture Clock  : MODIN7_0/clock_0
Path slack     : 21181p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16976
-------------------------------------   ----- 
End-of-path arrival time (ps)           16976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  21181  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  21181  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  21181  RISE       1
MODIN7_0_split/main_7                  macrocell74     7888  11398  21181  RISE       1
MODIN7_0_split/q                       macrocell74     3350  14748  21181  RISE       1
MODIN7_0/main_5                        macrocell59     2228  16976  21181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 21636p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13840
-------------------------------------   ----- 
End-of-path arrival time (ps)           13840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sCTRLReg:ctrlreg\/clock           controlcell8        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell8     1210   1210  18466  RISE       1
\Counter_Hall:CounterUDB:count_enable\/main_0          macrocell21      6194   7404  18466  RISE       1
\Counter_Hall:CounterUDB:count_enable\/q               macrocell21      3350  10754  18466  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell10   3087  13840  21636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 21639p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13837
-------------------------------------   ----- 
End-of-path arrival time (ps)           13837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sCTRLReg:ctrlreg\/clock           controlcell8        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell8     1210   1210  18466  RISE       1
\Counter_Hall:CounterUDB:count_enable\/main_0          macrocell21      6194   7404  18466  RISE       1
\Counter_Hall:CounterUDB:count_enable\/q               macrocell21      3350  10754  18466  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell11   3084  13837  21639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 22037p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13439
-------------------------------------   ----- 
End-of-path arrival time (ps)           13439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  19730  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  19730  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  19730  RISE       1
\PWM_B:PWMUDB:up_cnt_final\/main_0      macrocell12     3432   6932  19730  RISE       1
\PWM_B:PWMUDB:up_cnt_final\/q           macrocell12     3350  10282  19730  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   3158  13439  22037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 22336p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13140
-------------------------------------   ----- 
End-of-path arrival time (ps)           13140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_0           datapathcell7  11930  13140  22336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 22900p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12576
-------------------------------------   ----- 
End-of-path arrival time (ps)           12576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  19730  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  19730  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  19730  RISE       1
\PWM_B:PWMUDB:up_cnt_final\/main_0      macrocell12     3432   6932  19730  RISE       1
\PWM_B:PWMUDB:up_cnt_final\/q           macrocell12     3350  10282  19730  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2294  12576  22900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 23171p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12306
-------------------------------------   ----- 
End-of-path arrival time (ps)           12306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  20011  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  20011  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  20011  RISE       1
\PWM_A:PWMUDB:up_cnt_final\/main_0      macrocell15     2637   6137  20011  RISE       1
\PWM_A:PWMUDB:up_cnt_final\/q           macrocell15     3350   9487  20011  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2819  12306  23171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 23181p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12296
-------------------------------------   ----- 
End-of-path arrival time (ps)           12296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  20011  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  20011  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  20011  RISE       1
\PWM_A:PWMUDB:up_cnt_final\/main_0      macrocell15     2637   6137  20011  RISE       1
\PWM_A:PWMUDB:up_cnt_final\/q           macrocell15     3350   9487  20011  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2809  12296  23181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN5_1/main_8
Capture Clock  : MODIN5_1/clock_0
Path slack     : 23252p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14905
-------------------------------------   ----- 
End-of-path arrival time (ps)           14905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  18962  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  18962  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  18962  RISE       1
MODIN5_1/main_8                        macrocell49    11155  14905  23252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_0:last\/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 23390p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15146
-------------------------------------   ----- 
End-of-path arrival time (ps)           15146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_0:last\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\EdgeDetect_0:last\/q                                macrocell62      1250   1250  16299  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/main_2           macrocell17      7744   8994  23390  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/q                macrocell17      3350  12344  23390  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell11   2803  15146  23390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/clock          datapathcell11      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_0:last\/q
Path End       : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/f0_load
Capture Clock  : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 23397p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15139
-------------------------------------   ----- 
End-of-path arrival time (ps)           15139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_0:last\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\EdgeDetect_0:last\/q                                macrocell62      1250   1250  16299  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/main_2           macrocell17      7744   8994  23390  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/q                macrocell17      3350  12344  23390  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/f0_load  datapathcell10   2796  15139  23397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 23499p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11978
-------------------------------------   ----- 
End-of-path arrival time (ps)           11978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  20329  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  20329  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  20329  RISE       1
\PWM_C:PWMUDB:up_cnt_final\/main_0      macrocell10     2326   5826  20329  RISE       1
\PWM_C:PWMUDB:up_cnt_final\/q           macrocell10     3350   9176  20329  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2801  11978  23499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 23502p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11975
-------------------------------------   ----- 
End-of-path arrival time (ps)           11975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  20329  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  20329  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  20329  RISE       1
\PWM_C:PWMUDB:up_cnt_final\/main_0      macrocell10     2326   5826  20329  RISE       1
\PWM_C:PWMUDB:up_cnt_final\/q           macrocell10     3350   9176  20329  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   2798  11975  23502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_B:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 23669p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11808
-------------------------------------   ----- 
End-of-path arrival time (ps)           11808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_0           datapathcell6  10598  11808  23669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_6
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 23715p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14441
-------------------------------------   ----- 
End-of-path arrival time (ps)           14441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  18962  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  18962  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  18962  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_6  macrocell47    10691  14441  23715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 24213p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13944
-------------------------------------   ----- 
End-of-path arrival time (ps)           13944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  19462  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  19462  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  19462  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_5  macrocell47    10434  13944  24213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_B:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 24815p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13341
-------------------------------------   ----- 
End-of-path arrival time (ps)           13341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  21181  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  21181  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  21181  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/main_1       macrocell53     9831  13341  24815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : MODIN5_1/main_7
Capture Clock  : MODIN5_1/clock_0
Path slack     : 25114p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13043
-------------------------------------   ----- 
End-of-path arrival time (ps)           13043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  19462  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  19462  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  19462  RISE       1
MODIN5_1/main_7                        macrocell49     9533  13043  25114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_B:PWMUDB:pwm_db_reg\/main_2
Capture Clock  : \PWM_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 25188p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12969
-------------------------------------   ----- 
End-of-path arrival time (ps)           12969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  21559  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  21559  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  21559  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/main_2       macrocell53     9219  12969  25188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_C:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_C:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 25344p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12813
-------------------------------------   ----- 
End-of-path arrival time (ps)           12813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  19462  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  19462  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  19462  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/main_1       macrocell44     9303  12813  25344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 25344p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12813
-------------------------------------   ----- 
End-of-path arrival time (ps)           12813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  19462  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  19462  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  19462  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_5  macrocell48     9303  12813  25344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : Net_4787/main_0
Capture Clock  : Net_4787/clock_0
Path slack     : 25573p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12584
-------------------------------------   ----- 
End-of-path arrival time (ps)           12584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  14517  RISE       1
Net_4787/main_0                  macrocell55  11334  12584  25573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 25618p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15548
-------------------------------------   ----- 
End-of-path arrival time (ps)           15548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q         macrocell63    1250   1250  20609  RISE       1
\PWM_A:PWMUDB:status_2\/main_0          macrocell14    7309   8559  25618  RISE       1
\PWM_A:PWMUDB:status_2\/q               macrocell14    3350  11909  25618  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_2  statusicell3   3640  15548  25618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4788/main_3
Capture Clock  : Net_4788/clock_0
Path slack     : 25732p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12425
-------------------------------------   ----- 
End-of-path arrival time (ps)           12425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  21181  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  21181  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  21181  RISE       1
Net_4788/main_3                        macrocell54     8915  12425  25732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 25754p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12403
-------------------------------------   ----- 
End-of-path arrival time (ps)           12403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  21181  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  21181  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  21181  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_5  macrocell56     8893  12403  25754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter_Hall:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_Hall:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 25989p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12167
-------------------------------------   ----- 
End-of-path arrival time (ps)           12167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell10   1240   1240  17333  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell11      0   1240  17333  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell11   2270   3510  17333  RISE       1
\Counter_Hall:CounterUDB:overflow_reg_i\/main_0       macrocell79      8657  12167  25989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:overflow_reg_i\/clock_0           macrocell79         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4788/main_4
Capture Clock  : Net_4788/clock_0
Path slack     : 26103p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12054
-------------------------------------   ----- 
End-of-path arrival time (ps)           12054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  21559  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  21559  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  21559  RISE       1
Net_4788/main_4                        macrocell54     8304  12054  26103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_6
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 26120p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12036
-------------------------------------   ----- 
End-of-path arrival time (ps)           12036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  21559  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  21559  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  21559  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_6  macrocell56     8286  12036  26120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_0:last\/q
Path End       : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26506p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14661
-------------------------------------   ----- 
End-of-path arrival time (ps)           14661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_0:last\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_0:last\/q                              macrocell62    1250   1250  16299  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/main_2         macrocell17    7744   8994  23390  RISE       1
\Counter_Hall:CounterUDB:hwCapture\/q              macrocell17    3350  12344  23390  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_4  statusicell4   2317  14661  26506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 26601p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8876
-------------------------------------   ---- 
End-of-path arrival time (ps)           8876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_0           datapathcell8   7666   8876  26601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26603p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8874
-------------------------------------   ---- 
End-of-path arrival time (ps)           8874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_0           datapathcell9   7664   8874  26603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell9       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_C:PWMUDB:pwm_db_reg\/main_2
Capture Clock  : \PWM_C:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 26649p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11508
-------------------------------------   ----- 
End-of-path arrival time (ps)           11508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  18962  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  18962  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  18962  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/main_2       macrocell44     7758  11508  26649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_6
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 26649p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11508
-------------------------------------   ----- 
End-of-path arrival time (ps)           11508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  18962  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  18962  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  18962  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_6  macrocell48     7758  11508  26649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : MODIN7_1/main_7
Capture Clock  : MODIN7_1/clock_0
Path slack     : 26746p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11410
-------------------------------------   ----- 
End-of-path arrival time (ps)           11410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  21181  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  21181  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  21181  RISE       1
MODIN7_1/main_7                        macrocell58     7900  11410  26746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 26890p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11266
-------------------------------------   ----- 
End-of-path arrival time (ps)           11266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q        macrocell52   1250   1250  14517  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_0  macrocell57  10016  11266  26890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN7_1/main_8
Capture Clock  : MODIN7_1/clock_0
Path slack     : 27120p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11037
-------------------------------------   ----- 
End-of-path arrival time (ps)           11037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  21559  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  21559  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  21559  RISE       1
MODIN7_1/main_8                        macrocell58     7287  11037  27120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_6
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 27194p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10962
-------------------------------------   ----- 
End-of-path arrival time (ps)           10962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20811  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_6  macrocell67     7212  10962  27194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_A:PWMUDB:prevCompare1\/clock_0
Path slack     : 27218p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10938
-------------------------------------   ----- 
End-of-path arrival time (ps)           10938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20811  RISE       1
\PWM_A:PWMUDB:prevCompare1\/main_1     macrocell71     7188  10938  27218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_A:PWMUDB:prevCompare1\/clock_0
Path slack     : 27753p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10404
-------------------------------------   ----- 
End-of-path arrival time (ps)           10404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  22703  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  22703  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  22703  RISE       1
\PWM_A:PWMUDB:prevCompare1\/main_0     macrocell71     6894  10404  27753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/ar_0
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 27973p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13694
-------------------------------------   ----- 
End-of-path arrival time (ps)           13694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/ar_0              macrocell47   12484  13694  27973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/ar_0
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 27973p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13694
-------------------------------------   ----- 
End-of-path arrival time (ps)           13694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/ar_0              macrocell57   12484  13694  27973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : Net_4800/main_1
Capture Clock  : Net_4800/clock_0
Path slack     : 28117p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10040
-------------------------------------   ----- 
End-of-path arrival time (ps)           10040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q  macrocell64   1250   1250  22606  RISE       1
Net_4800/main_1              macrocell65   8790  10040  28117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 28117p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10040
-------------------------------------   ----- 
End-of-path arrival time (ps)           10040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q     macrocell64   1250   1250  22606  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_1  macrocell69   8790  10040  28117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28136p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13031
-------------------------------------   ----- 
End-of-path arrival time (ps)           13031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell10   1600   1600  28136  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell11      0   1600  28136  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell11   2270   3870  28136  RISE       1
\Counter_Hall:CounterUDB:status_0\/main_0             macrocell19      2899   6769  28136  RISE       1
\Counter_Hall:CounterUDB:status_0\/q                  macrocell19      3350  10119  28136  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4     2912  13031  28136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_4776/main_2
Capture Clock  : Net_4776/clock_0
Path slack     : 28595p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9562
-------------------------------------   ---- 
End-of-path arrival time (ps)           9562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph1_run_temp\/q  macrocell47   1250   1250  26693  RISE       1
Net_4776/main_2                   macrocell45   8312   9562  28595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : \PWM_C:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_C:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 28603p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9554
-------------------------------------   ---- 
End-of-path arrival time (ps)           9554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q   macrocell43   1250   1250  18549  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/main_0  macrocell44   8304   9554  28603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 28603p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9554
-------------------------------------   ---- 
End-of-path arrival time (ps)           9554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q        macrocell43   1250   1250  18549  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_0  macrocell48   8304   9554  28603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : Net_4787/main_1
Capture Clock  : Net_4787/clock_0
Path slack     : 28690p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9467
-------------------------------------   ---- 
End-of-path arrival time (ps)           9467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q  macrocell53   1250   1250  26030  RISE       1
Net_4787/main_1              macrocell55   8217   9467  28690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 28706p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9450
-------------------------------------   ---- 
End-of-path arrival time (ps)           9450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q            macrocell53   1250   1250  26030  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_1  macrocell57   8200   9450  28706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : Net_4775/main_1
Capture Clock  : Net_4775/clock_0
Path slack     : 28733p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9423
-------------------------------------   ---- 
End-of-path arrival time (ps)           9423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  26357  RISE       1
Net_4775/main_1              macrocell46   8173   9423  28733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4787/main_3
Capture Clock  : Net_4787/clock_0
Path slack     : 28931p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9225
-------------------------------------   ---- 
End-of-path arrival time (ps)           9225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  21181  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  21181  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  21181  RISE       1
Net_4787/main_3                        macrocell55     5715   9225  28931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 28997p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9159
-------------------------------------   ---- 
End-of-path arrival time (ps)           9159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q            macrocell64   1250   1250  22606  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_1  macrocell67   7909   9159  28997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : Net_4799/main_0
Capture Clock  : Net_4799/clock_0
Path slack     : 29047p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9110
-------------------------------------   ---- 
End-of-path arrival time (ps)           9110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  20609  RISE       1
Net_4799/main_0                  macrocell66   7860   9110  29047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : Net_4774/main_0
Capture Clock  : Net_4774/clock_0
Path slack     : 29047p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9110
-------------------------------------   ---- 
End-of-path arrival time (ps)           9110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  20609  RISE       1
Net_4774/main_0                  macrocell76   7860   9110  29047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4774/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 29095p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9062
-------------------------------------   ---- 
End-of-path arrival time (ps)           9062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  22703  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  22703  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  22703  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_5  macrocell67     5552   9062  29095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_B:PWMUDB:up_cnt\/main_0
Capture Clock  : \PWM_B:PWMUDB:up_cnt\/clock_0
Path slack     : 29137p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9019
-------------------------------------   ---- 
End-of-path arrival time (ps)           9019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell6    760    760  19730  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell7      0    760  19730  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell7   2740   3500  19730  RISE       1
\PWM_B:PWMUDB:up_cnt\/main_0          macrocell60     5519   9019  29137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:up_cnt\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_0:last\/q
Path End       : \Counter_Hall:CounterUDB:prevCapture\/main_2
Capture Clock  : \Counter_Hall:CounterUDB:prevCapture\/clock_0
Path slack     : 29140p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9017
-------------------------------------   ---- 
End-of-path arrival time (ps)           9017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_0:last\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_0:last\/q                         macrocell62   1250   1250  16299  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/main_2  macrocell78   7767   9017  29140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/clock_0              macrocell78         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4776/main_4
Capture Clock  : Net_4776/clock_0
Path slack     : 29225p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8932
-------------------------------------   ---- 
End-of-path arrival time (ps)           8932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  18962  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  18962  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  18962  RISE       1
Net_4776/main_4                        macrocell45     5182   8932  29225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN5_1/ar_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 29277p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12390
-------------------------------------   ----- 
End-of-path arrival time (ps)           12390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
MODIN5_1/ar_0                                    macrocell49   11180  12390  29277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN5_0/ar_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 29277p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12390
-------------------------------------   ----- 
End-of-path arrival time (ps)           12390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
MODIN5_0/ar_0                                    macrocell50   11180  12390  29277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:pwm_db_reg\/main_2
Capture Clock  : \PWM_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 29316p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20811  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/main_2       macrocell64     5091   8841  29316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4799/main_4
Capture Clock  : Net_4799/clock_0
Path slack     : 29329p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8828
-------------------------------------   ---- 
End-of-path arrival time (ps)           8828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20811  RISE       1
Net_4799/main_4                        macrocell66     5078   8828  29329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4800/main_4
Capture Clock  : Net_4800/clock_0
Path slack     : 29475p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8682
-------------------------------------   ---- 
End-of-path arrival time (ps)           8682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20811  RISE       1
Net_4800/main_4                        macrocell65     4932   8682  29475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_8
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 29475p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8682
-------------------------------------   ---- 
End-of-path arrival time (ps)           8682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20811  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_8         macrocell69     4932   8682  29475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_6
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 29488p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8668
-------------------------------------   ---- 
End-of-path arrival time (ps)           8668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20811  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_6  macrocell68     4918   8668  29488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 29517p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8639
-------------------------------------   ---- 
End-of-path arrival time (ps)           8639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  18549  RISE       1
MODIN5_1/main_0                  macrocell49   7389   8639  29517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 29517p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8639
-------------------------------------   ---- 
End-of-path arrival time (ps)           8639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  18549  RISE       1
MODIN5_0/main_0                  macrocell50   7389   8639  29517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4776/main_3
Capture Clock  : Net_4776/clock_0
Path slack     : 29544p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8613
-------------------------------------   ---- 
End-of-path arrival time (ps)           8613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  19462  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  19462  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  19462  RISE       1
Net_4776/main_3                        macrocell45     5103   8613  29544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4799/main_3
Capture Clock  : Net_4799/clock_0
Path slack     : 29597p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  22703  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  22703  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  22703  RISE       1
Net_4799/main_3                        macrocell66     5050   8560  29597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_4775/main_2
Capture Clock  : Net_4775/clock_0
Path slack     : 29642p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8514
-------------------------------------   ---- 
End-of-path arrival time (ps)           8514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph2_run_temp\/q  macrocell48   1250   1250  27876  RISE       1
Net_4775/main_2                   macrocell46   7264   8514  29642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : Net_4775/main_0
Capture Clock  : Net_4775/clock_0
Path slack     : 29916p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  18549  RISE       1
Net_4775/main_0                  macrocell46   6991   8241  29916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN7_1/main_3
Capture Clock  : MODIN7_1/clock_0
Path slack     : 29967p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph2_run_temp\/q  macrocell57   1250   1250  24397  RISE       1
MODIN7_1/main_3                   macrocell58   6940   8190  29967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN7_0/main_3
Capture Clock  : MODIN7_0/clock_0
Path slack     : 29967p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph2_run_temp\/q  macrocell57   1250   1250  24397  RISE       1
MODIN7_0/main_3                   macrocell59   6940   8190  29967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 29983p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8174
-------------------------------------   ---- 
End-of-path arrival time (ps)           8174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q                             macrocell59   1250   1250  27692  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_4  macrocell57   6924   8174  29983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 29994p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q   macrocell63   1250   1250  20609  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/main_0  macrocell64   6912   8162  29994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/ar_0
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 30107p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11560
-------------------------------------   ----- 
End-of-path arrival time (ps)           11560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/ar_0              macrocell48   10350  11560  30107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 30128p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8029
-------------------------------------   ---- 
End-of-path arrival time (ps)           8029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q                             macrocell58   1250   1250  27440  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_3  macrocell57   6779   8029  30128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 30180p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cs_addr_0           datapathcell5   4087   5297  30180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_C:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 30182p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3    1210   1210  13545  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cs_addr_0           datapathcell4   4084   5294  30182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : \PWM_B:PWMUDB:up_cnt\/main_2
Capture Clock  : \PWM_B:PWMUDB:up_cnt\/clock_0
Path slack     : 30186p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7971
-------------------------------------   ---- 
End-of-path arrival time (ps)           7971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell6   1370   1370  30186  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell7      0   1370  30186  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell7   2260   3630  30186  RISE       1
\PWM_B:PWMUDB:up_cnt\/main_2           macrocell60     4341   7971  30186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:up_cnt\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 30191p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7965
-------------------------------------   ---- 
End-of-path arrival time (ps)           7965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q            macrocell53   1250   1250  26030  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_1  macrocell56   6715   7965  30191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 30342p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7815
-------------------------------------   ---- 
End-of-path arrival time (ps)           7815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell6   1240   1240  21181  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell7      0   1240  21181  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell7   2270   3510  21181  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_5  macrocell57     4305   7815  30342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_4774/main_1
Capture Clock  : Net_4774/clock_0
Path slack     : 30366p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7790
-------------------------------------   ---- 
End-of-path arrival time (ps)           7790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell8    760    760  20011  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell9      0    760  20011  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell9   2740   3500  20011  RISE       1
Net_4774/main_1                       macrocell76     4290   7790  30366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4774/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 30384p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7773
-------------------------------------   ---- 
End-of-path arrival time (ps)           7773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q        macrocell43   1250   1250  18549  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_0  macrocell47   6523   7773  30384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : Net_4776/main_1
Capture Clock  : Net_4776/clock_0
Path slack     : 30394p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  26357  RISE       1
Net_4776/main_1              macrocell45   6513   7763  30394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 30400p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7756
-------------------------------------   ---- 
End-of-path arrival time (ps)           7756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  20811  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  20811  RISE       1
\PWM_A:PWMUDB:status_0\/main_2         macrocell72     4006   7756  30400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4787/main_4
Capture Clock  : Net_4787/clock_0
Path slack     : 30531p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7626
-------------------------------------   ---- 
End-of-path arrival time (ps)           7626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  21559  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  21559  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  21559  RISE       1
Net_4787/main_4                        macrocell55     3876   7626  30531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : MODIN7_1/main_0
Capture Clock  : MODIN7_1/clock_0
Path slack     : 30578p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7579
-------------------------------------   ---- 
End-of-path arrival time (ps)           7579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  14517  RISE       1
MODIN7_1/main_0                  macrocell58   6329   7579  30578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : MODIN7_0/main_0
Capture Clock  : MODIN7_0/clock_0
Path slack     : 30578p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7579
-------------------------------------   ---- 
End-of-path arrival time (ps)           7579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  14517  RISE       1
MODIN7_0/main_0                  macrocell59   6329   7579  30578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 30621p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7536
-------------------------------------   ---- 
End-of-path arrival time (ps)           7536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  22703  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  22703  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  22703  RISE       1
\PWM_A:PWMUDB:status_0\/main_1         macrocell72     4026   7536  30621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 30658p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  22703  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  22703  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  22703  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/main_1       macrocell64     3989   7499  30658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 30803p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7354
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph1_run_temp\/q  macrocell47   1250   1250  26693  RISE       1
MODIN5_1/main_2                   macrocell49   6104   7354  30803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 30803p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7354
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph1_run_temp\/q  macrocell47   1250   1250  26693  RISE       1
MODIN5_0/main_2                   macrocell50   6104   7354  30803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_0\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_6
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 30809p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7347
-------------------------------------   ---- 
End-of-path arrival time (ps)           7347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_0\/q       macrocell70   1250   1250  25320  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_6  macrocell69   6097   7347  30809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:prevCompare1\/q
Path End       : \PWM_A:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 30861p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7296
-------------------------------------   ---- 
End-of-path arrival time (ps)           7296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:prevCompare1\/q   macrocell71   1250   1250  30861  RISE       1
\PWM_A:PWMUDB:status_0\/main_0  macrocell72   6046   7296  30861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4775/main_4
Capture Clock  : Net_4775/clock_0
Path slack     : 30889p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7267
-------------------------------------   ---- 
End-of-path arrival time (ps)           7267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  18962  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  18962  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  18962  RISE       1
Net_4775/main_4                        macrocell46     3517   7267  30889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_6
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 31060p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  21559  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  21559  RISE       1
\PWM_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  21559  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_6  macrocell57     3346   7096  31060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : MODIN7_1/main_1
Capture Clock  : MODIN7_1/clock_0
Path slack     : 31081p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7076
-------------------------------------   ---- 
End-of-path arrival time (ps)           7076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q  macrocell53   1250   1250  26030  RISE       1
MODIN7_1/main_1              macrocell58   5826   7076  31081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : MODIN7_0/main_1
Capture Clock  : MODIN7_0/clock_0
Path slack     : 31081p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7076
-------------------------------------   ---- 
End-of-path arrival time (ps)           7076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q  macrocell53   1250   1250  26030  RISE       1
MODIN7_0/main_1              macrocell59   5826   7076  31081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 31109p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q            macrocell44   1250   1250  26357  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_1  macrocell47   5798   7048  31109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4775/main_3
Capture Clock  : Net_4775/clock_0
Path slack     : 31211p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6946
-------------------------------------   ---- 
End-of-path arrival time (ps)           6946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell4   1240   1240  19462  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell5      0   1240  19462  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell5   2270   3510  19462  RISE       1
Net_4775/main_3                        macrocell46     3436   6946  31211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4775/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 31245p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q     macrocell64   1250   1250  22606  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_1  macrocell70   5661   6911  31245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 31246p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q  macrocell67   1250   1250  26531  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_2    macrocell70   5661   6911  31246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 31285p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6872
-------------------------------------   ---- 
End-of-path arrival time (ps)           6872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q            macrocell64   1250   1250  22606  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_1  macrocell68   5622   6872  31285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_4800/main_3
Capture Clock  : Net_4800/clock_0
Path slack     : 31383p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  22703  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  22703  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  22703  RISE       1
Net_4800/main_3                        macrocell65     3264   6774  31383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_7
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 31383p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  22703  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  22703  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  22703  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_7         macrocell69     3264   6774  31383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 31383p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6773
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  22703  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  22703  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  22703  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_5  macrocell68     3263   6773  31383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_Hall:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_Hall:CounterUDB:prevCompare\/clock_0
Path slack     : 31388p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6769
-------------------------------------   ---- 
End-of-path arrival time (ps)           6769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell10   1600   1600  28136  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell11      0   1600  28136  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell11   2270   3870  28136  RISE       1
\Counter_Hall:CounterUDB:prevCompare\/main_0          macrocell80      2899   6769  31388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCompare\/clock_0              macrocell80         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_A:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_A:PWMUDB:status_1\/clock_0
Path slack     : 31401p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6756
-------------------------------------   ---- 
End-of-path arrival time (ps)           6756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell8   1600   1600  31401  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell9      0   1600  31401  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell9   2270   3870  31401  RISE       1
\PWM_A:PWMUDB:status_1\/main_0         macrocell73     2886   6756  31401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:runmode_enable\/q
Path End       : Net_4776/main_0
Capture Clock  : Net_4776/clock_0
Path slack     : 31579p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6578
-------------------------------------   ---- 
End-of-path arrival time (ps)           6578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  18549  RISE       1
Net_4776/main_0                  macrocell45   5328   6578  31579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4776/clock_0                                           macrocell45         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_4799/main_2
Capture Clock  : Net_4799/clock_0
Path slack     : 31582p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6575
-------------------------------------   ---- 
End-of-path arrival time (ps)           6575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q  macrocell68   1250   1250  26333  RISE       1
Net_4799/main_2                   macrocell66   5325   6575  31582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 31641p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q        macrocell52   1250   1250  14517  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_0  macrocell56   5266   6516  31641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : Net_4788/main_0
Capture Clock  : Net_4788/clock_0
Path slack     : 31654p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  14517  RISE       1
Net_4788/main_0                  macrocell54   5253   6503  31654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_0\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 31697p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_0\/q              macrocell70   1250   1250  25320  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_4  macrocell67   5210   6460  31697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/ar_0
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 31767p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/ar_0              macrocell67    8690   9900  31767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_C:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_C:PWMUDB:runmode_enable\/clock_0
Path slack     : 31767p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
\PWM_C:PWMUDB:runmode_enable\/ar_0               macrocell43    8690   9900  31767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN7_1/ar_0
Capture Clock  : MODIN7_1/clock_0
Path slack     : 31767p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
MODIN7_1/ar_0                                    macrocell58    8690   9900  31767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN7_0/ar_0
Capture Clock  : MODIN7_0/clock_0
Path slack     : 31767p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
MODIN7_0/ar_0                                    macrocell59    8690   9900  31767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 31809p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6348
-------------------------------------   ---- 
End-of-path arrival time (ps)           6348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q                             macrocell49   1250   1250  27646  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_3  macrocell48   5098   6348  31809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN7_1/main_2
Capture Clock  : MODIN7_1/clock_0
Path slack     : 31849p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6307
-------------------------------------   ---- 
End-of-path arrival time (ps)           6307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph1_run_temp\/q  macrocell56   1250   1250  26802  RISE       1
MODIN7_1/main_2                   macrocell58   5057   6307  31849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN7_0/main_2
Capture Clock  : MODIN7_0/clock_0
Path slack     : 31849p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6307
-------------------------------------   ---- 
End-of-path arrival time (ps)           6307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph1_run_temp\/q  macrocell56   1250   1250  26802  RISE       1
MODIN7_0/main_2                   macrocell59   5057   6307  31849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 32010p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6147
-------------------------------------   ---- 
End-of-path arrival time (ps)           6147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  26357  RISE       1
MODIN5_1/main_1              macrocell49   4897   6147  32010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 32010p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6147
-------------------------------------   ---- 
End-of-path arrival time (ps)           6147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  26357  RISE       1
MODIN5_0/main_1              macrocell50   4897   6147  32010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_1\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32015p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_1\/q              macrocell69   1250   1250  25618  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_3  macrocell67   4892   6142  32015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:up_cnt\/main_0
Capture Clock  : \PWM_A:PWMUDB:up_cnt\/clock_0
Path slack     : 32020p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell8    760    760  20011  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell9      0    760  20011  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell9   2740   3500  20011  RISE       1
\PWM_A:PWMUDB:up_cnt\/main_0          macrocell75     2637   6137  32020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:up_cnt\/clock_0                              macrocell75         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_6
Capture Clock  : MODIN5_1/clock_0
Path slack     : 32049p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q       macrocell50   1250   1250  26969  RISE       1
MODIN5_1/main_6  macrocell49   4858   6108  32049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : Net_4800/main_0
Capture Clock  : Net_4800/clock_0
Path slack     : 32095p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6062
-------------------------------------   ---- 
End-of-path arrival time (ps)           6062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  20609  RISE       1
Net_4800/main_0                  macrocell65   4812   6062  32095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 32095p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6062
-------------------------------------   ---- 
End-of-path arrival time (ps)           6062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  20609  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_0   macrocell69   4812   6062  32095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_4800/main_2
Capture Clock  : Net_4800/clock_0
Path slack     : 32161p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q  macrocell67   1250   1250  26531  RISE       1
Net_4800/main_2                   macrocell65   4746   5996  32161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4800/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 32161p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q  macrocell67   1250   1250  26531  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_2    macrocell69   4746   5996  32161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : \PWM_A:PWMUDB:up_cnt\/main_2
Capture Clock  : \PWM_A:PWMUDB:up_cnt\/clock_0
Path slack     : 32212p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell8   1370   1370  32212  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell9      0   1370  32212  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell9   2260   3630  32212  RISE       1
\PWM_A:PWMUDB:up_cnt\/main_2           macrocell75     2315   5945  32212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:up_cnt\/clock_0                              macrocell75         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : \PWM_C:PWMUDB:up_cnt\/main_2
Capture Clock  : \PWM_C:PWMUDB:up_cnt\/clock_0
Path slack     : 32221p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell4   1370   1370  32221  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell5      0   1370  32221  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell5   2260   3630  32221  RISE       1
\PWM_C:PWMUDB:up_cnt\/main_2           macrocell51     2305   5935  32221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:up_cnt\/clock_0                              macrocell51         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_C:PWMUDB:up_cnt\/main_0
Capture Clock  : \PWM_C:PWMUDB:up_cnt\/clock_0
Path slack     : 32330p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell4    760    760  20329  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell5      0    760  20329  RISE       1
\PWM_C:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell5   2740   3500  20329  RISE       1
\PWM_C:PWMUDB:up_cnt\/main_0          macrocell51     2326   5826  32330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:up_cnt\/clock_0                              macrocell51         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32368p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q                             macrocell59   1250   1250  27692  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_4  macrocell56   4538   5788  32368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \Counter_Hall:CounterUDB:prevCapture\/main_4
Capture Clock  : \Counter_Hall:CounterUDB:prevCapture\/clock_0
Path slack     : 32461p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell77         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                         macrocell77   1250   1250  20166  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/main_4  macrocell78   4446   5696  32461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/clock_0              macrocell78         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 32571p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q   macrocell52   1250   1250  14517  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/main_0  macrocell53   4336   5586  32571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32648p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q        macrocell63   1250   1250  20609  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_0  macrocell68   4259   5509  32648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32663p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q                             macrocell58   1250   1250  27440  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_3  macrocell56   4244   5494  32663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32668p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q                             macrocell50   1250   1250  26969  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_4  macrocell48   4238   5488  32668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32688p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q                             macrocell50   1250   1250  26969  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_4  macrocell47   4218   5468  32688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_5
Capture Clock  : MODIN5_1/clock_0
Path slack     : 32726p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell49   1250   1250  27646  RISE       1
MODIN5_1/main_5  macrocell49   4181   5431  32726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_0/main_4
Capture Clock  : MODIN5_0/clock_0
Path slack     : 32726p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell49   1250   1250  27646  RISE       1
MODIN5_0/main_4  macrocell50   4181   5431  32726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32808p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q                             macrocell49   1250   1250  27646  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_3  macrocell47   4099   5349  32808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/ar_0
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32820p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8846
-------------------------------------   ---- 
End-of-path arrival time (ps)           8846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/ar_0              macrocell56    7636   8846  32820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_A:PWMUDB:runmode_enable\/clock_0
Path slack     : 32820p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8846
-------------------------------------   ---- 
End-of-path arrival time (ps)           8846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
\PWM_A:PWMUDB:runmode_enable\/ar_0               macrocell63    7636   8846  32820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/ar_0
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32820p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8846
-------------------------------------   ---- 
End-of-path arrival time (ps)           8846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/ar_0              macrocell68    7636   8846  32820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:db_cnt_1\/ar_0
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 32820p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8846
-------------------------------------   ---- 
End-of-path arrival time (ps)           8846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/ar_0                     macrocell69    7636   8846  32820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 32849p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q  macrocell63   1250   1250  20609  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_0   macrocell70   4058   5308  32849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32859p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q        macrocell63   1250   1250  20609  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_0  macrocell67   4048   5298  32859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_2:last\/q
Path End       : \Counter_Hall:CounterUDB:prevCapture\/main_0
Capture Clock  : \Counter_Hall:CounterUDB:prevCapture\/clock_0
Path slack     : 33076p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell61         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_2:last\/q                         macrocell61   1250   1250  20228  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/main_0  macrocell78   3830   5080  33076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:prevCapture\/clock_0              macrocell78         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33131p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:pwm_db_reg\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:pwm_db_reg\/q            macrocell44   1250   1250  26357  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_1  macrocell48   3775   5025  33131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Counter_Hall:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Counter_Hall:CounterUDB:count_stored_i\/clock_0
Path slack     : 33177p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                     synccell      1020   1020  21603  RISE       1
\Counter_Hall:CounterUDB:count_stored_i\/main_0  macrocell81   3960   4980  33177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:count_stored_i\/clock_0           macrocell81         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_B:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33195p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph2_run_temp\/q       macrocell57   1250   1250  24397  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/main_2  macrocell57   3712   4962  33195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_4787/main_2
Capture Clock  : Net_4787/clock_0
Path slack     : 33210p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph2_run_temp\/q  macrocell57   1250   1250  24397  RISE       1
Net_4787/main_2                   macrocell55   3696   4946  33210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4787/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 33233p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q  macrocell68   1250   1250  26333  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_3    macrocell70   3673   4923  33233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : MODIN7_1/main_6
Capture Clock  : MODIN7_1/clock_0
Path slack     : 33270p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_0/q       macrocell59   1250   1250  27692  RISE       1
MODIN7_1/main_6  macrocell58   3637   4887  33270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_1\/q
Path End       : \PWM_A:PWMUDB:db_cnt_0\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 33404p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_1\/q       macrocell69   1250   1250  25618  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/main_4  macrocell70   3503   4753  33404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Hall:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 33498p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7669
-------------------------------------   ---- 
End-of-path arrival time (ps)           7669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Hall:CounterUDB:sC16:counterdp:u0\/z0       datapathcell10    760    760  33498  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell11      0    760  33498  RISE       1
\Counter_Hall:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell11   2740   3500  33498  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4     4169   7669  33498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Hall:CounterUDB:sSTSReg:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 33531p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph2_run_temp\/q  macrocell48   1250   1250  27876  RISE       1
MODIN5_1/main_3                   macrocell49   3375   4625  33531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 33531p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph2_run_temp\/q  macrocell48   1250   1250  27876  RISE       1
MODIN5_0/main_3                   macrocell50   3375   4625  33531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_1/main_5
Capture Clock  : MODIN7_1/clock_0
Path slack     : 33564p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4593
-------------------------------------   ---- 
End-of-path arrival time (ps)           4593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q       macrocell58   1250   1250  27440  RISE       1
MODIN7_1/main_5  macrocell58   3343   4593  33564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_0/main_4
Capture Clock  : MODIN7_0/clock_0
Path slack     : 33564p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4593
-------------------------------------   ---- 
End-of-path arrival time (ps)           4593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN7_1/q       macrocell58   1250   1250  27440  RISE       1
MODIN7_0/main_4  macrocell59   3343   4593  33564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 33936p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q       macrocell67   1250   1250  26531  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_2  macrocell67   2971   4221  33936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:pwm_db_reg\/q
Path End       : Net_4788/main_1
Capture Clock  : Net_4788/clock_0
Path slack     : 33997p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:pwm_db_reg\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:pwm_db_reg\/q  macrocell53   1250   1250  26030  RISE       1
Net_4788/main_1              macrocell54   2910   4160  33997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_0\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 34000p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_0\/q              macrocell70   1250   1250  25320  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_4  macrocell68   2907   4157  34000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_B:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 34018p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  34018  RISE       1
\PWM_B:PWMUDB:runmode_enable\/main_0      macrocell52    2929   4139  34018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_C:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_C:PWMUDB:runmode_enable\/clock_0
Path slack     : 34028p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  34028  RISE       1
\PWM_C:PWMUDB:runmode_enable\/main_0      macrocell43    2918   4128  34028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:runmode_enable\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 34052p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7615
-------------------------------------   ---- 
End-of-path arrival time (ps)           7615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/reset              statusicell3   6405   7615  34052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:db_cnt_0\/ar_0
Capture Clock  : \PWM_A:PWMUDB:db_cnt_0\/clock_0
Path slack     : 34052p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7615
-------------------------------------   ---- 
End-of-path arrival time (ps)           7615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/ar_0                     macrocell70    6405   7615  34052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 34120p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk7:dbctrlreg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell7   1210   1210  34120  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_4              macrocell69    2826   4036  34120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_4788/main_2
Capture Clock  : Net_4788/clock_0
Path slack     : 34124p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph1_run_temp\/q  macrocell56   1250   1250  26802  RISE       1
Net_4788/main_2                   macrocell54   2783   4033  34124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4788/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_B:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 34129p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:db_ph1_run_temp\/q       macrocell56   1250   1250  26802  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/main_2  macrocell56   2778   4028  34129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q       macrocell68   1250   1250  26333  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_2  macrocell68   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 34135p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q  macrocell68   1250   1250  26333  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_3    macrocell69   2772   4022  34135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:pwm_db_reg\/q
Path End       : Net_4799/main_1
Capture Clock  : Net_4799/clock_0
Path slack     : 34277p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:pwm_db_reg\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:pwm_db_reg\/q  macrocell64   1250   1250  22606  RISE       1
Net_4799/main_1              macrocell66   2629   3879  34277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4799/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_1\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 34300p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_1\/q              macrocell69   1250   1250  25618  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_3  macrocell68   2607   3857  34300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_cnt_1\/q
Path End       : \PWM_A:PWMUDB:db_cnt_1\/main_5
Capture Clock  : \PWM_A:PWMUDB:db_cnt_1\/clock_0
Path slack     : 34303p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_cnt_1\/q       macrocell69   1250   1250  25618  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/main_5  macrocell69   2604   3854  34303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_cnt_1\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_C:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_C:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 34375p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph1_run_temp\/q       macrocell47   1250   1250  26693  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/main_2  macrocell47   2531   3781  34375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:up_cnt\/q
Path End       : \PWM_C:PWMUDB:up_cnt\/main_1
Capture Clock  : \PWM_C:PWMUDB:up_cnt\/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:up_cnt\/clock_0                              macrocell51         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:up_cnt\/q       macrocell51   1250   1250  22598  RISE       1
\PWM_C:PWMUDB:up_cnt\/main_1  macrocell51   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:up_cnt\/clock_0                              macrocell51         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:up_cnt\/q
Path End       : \PWM_B:PWMUDB:up_cnt\/main_1
Capture Clock  : \PWM_B:PWMUDB:up_cnt\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:up_cnt\/clock_0                              macrocell60         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:up_cnt\/q       macrocell60   1250   1250  21441  RISE       1
\PWM_B:PWMUDB:up_cnt\/main_1  macrocell60   2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:up_cnt\/clock_0                              macrocell60         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_C:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_C:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:db_ph2_run_temp\/q       macrocell48   1250   1250  27876  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/main_2  macrocell48   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:up_cnt\/q
Path End       : \PWM_A:PWMUDB:up_cnt\/main_1
Capture Clock  : \PWM_A:PWMUDB:up_cnt\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:up_cnt\/clock_0                              macrocell75         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:up_cnt\/q       macrocell75   1250   1250  22611  RISE       1
\PWM_A:PWMUDB:up_cnt\/main_1  macrocell75   2288   3538  34619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:up_cnt\/clock_0                              macrocell75         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_C:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34641p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3516
-------------------------------------   ---- 
End-of-path arrival time (ps)           3516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_C:PWMUDB:genblk7:dbctrlreg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_C:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell2   1210   1210  34641  RISE       1
MODIN5_1/main_4                             macrocell49    2306   3516  34641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_A:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_A:PWMUDB:runmode_enable\/clock_0
Path slack     : 34646p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk1:ctrlreg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  34646  RISE       1
\PWM_A:PWMUDB:runmode_enable\/main_0      macrocell63    2301   3511  34646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : MODIN7_1/main_4
Capture Clock  : MODIN7_1/clock_0
Path slack     : 34698p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk7:dbctrlreg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_B:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell5   1210   1210  34698  RISE       1
MODIN7_1/main_4                             macrocell58    2249   3459  34698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_B:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 35771p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
\PWM_B:PWMUDB:runmode_enable\/ar_0               macrocell52    4685   5895  35771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:status_0\/ar_0
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 35771p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
\PWM_A:PWMUDB:status_0\/ar_0                     macrocell72    4685   5895  35771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_A:PWMUDB:status_1\/ar_0
Capture Clock  : \PWM_A:PWMUDB:status_1\/clock_0
Path slack     : 35771p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_PWM_Reset:Sync:ctrl_reg\/control_0  controlcell3   1210   1210  13545  RISE       1
\PWM_A:PWMUDB:status_1\/ar_0                     macrocell73    4685   5895  35771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:status_1\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37019p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:status_1\/q               macrocell73    1250   1250  37019  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2898   4148  37019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:status_0\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37019p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CydwClock_1:R#1 vs. CydwClock_1:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:status_0\/q               macrocell72    1250   1250  37019  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2897   4147  37019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146360p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14946
-------------------------------------   ----- 
End-of-path arrival time (ps)           14946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell31   1250   1250  2146360  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell6    8034   9284  2146360  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350  12634  2146360  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2312  14946  2146360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148087p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12389
-------------------------------------   ----- 
End-of-path arrival time (ps)           12389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell28     1250   1250  2148087  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell3      5470   6720  2148087  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350  10070  2148087  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2319  12389  2148087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2148259p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17908
-------------------------------------   ----- 
End-of-path arrival time (ps)           17908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2148259  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell4      4551   8131  2148259  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell4      3350  11481  2148259  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    6427  17908  2148259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2152305p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13862
-------------------------------------   ----- 
End-of-path arrival time (ps)           13862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2152305  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      2905   6485  2152305  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350   9835  2152305  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    4027  13862  2152305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152809p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7848
-------------------------------------   ---- 
End-of-path arrival time (ps)           7848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell28     1250   1250  2148087  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   6598   7848  2152809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153176p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell31     1250   1250  2146360  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6231   7481  2153176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2153872p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9284
-------------------------------------   ---- 
End-of-path arrival time (ps)           9284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2146360  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell34   8034   9284  2153872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2153872p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9284
-------------------------------------   ---- 
End-of-path arrival time (ps)           9284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2146360  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell35   8034   9284  2153872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6422
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell27     1250   1250  2150061  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5172   6422  2154234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2154730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell28   1250   1250  2148087  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell28   7176   8426  2154730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2154781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8375
-------------------------------------   ---- 
End-of-path arrival time (ps)           8375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2146360  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell32   7125   8375  2154781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2154781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8375
-------------------------------------   ---- 
End-of-path arrival time (ps)           8375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2146360  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell33   7125   8375  2154781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8375
-------------------------------------   ---- 
End-of-path arrival time (ps)           8375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell31   1250   1250  2146360  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell37   7125   8375  2154781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2154781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8375
-------------------------------------   ---- 
End-of-path arrival time (ps)           8375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  2146360  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell41   7125   8375  2154781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154884p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell32     1250   1250  2150584  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4523   5773  2154884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154993p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151103  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5474   5664  2154993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155265p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell36     1250   1250  2155265  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4142   5392  2155265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6843
-------------------------------------   ---- 
End-of-path arrival time (ps)           6843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2148259  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell28     3263   6843  2156314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2156433p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell28   1250   1250  2148087  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell27   5474   6724  2156433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2156433p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell28   1250   1250  2148087  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell29   5474   6724  2156433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156485p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156485  RISE       1
\UART_1:BUART:txn\/main_3                macrocell26     2301   6671  2156485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156714p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6443
-------------------------------------   ---- 
End-of-path arrival time (ps)           6443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell27   1250   1250  2150061  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell28   5193   6443  2156714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell27   1250   1250  2150061  RISE       1
\UART_1:BUART:txn\/main_1    macrocell26   5181   6431  2156725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2156725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell27   1250   1250  2150061  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell30   5181   6431  2156725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2157241p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5916
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157241  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell38   3976   5916  2157241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2157241p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5916
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157241  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell39   3976   5916  2157241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2157244p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157244  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell38   3972   5912  2157244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2157244p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157244  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell39   3972   5912  2157244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157345p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell35   1250   1250  2151170  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell32   4562   5812  2157345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157345p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell35   1250   1250  2151170  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell33   4562   5812  2157345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157345p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell35   1250   1250  2151170  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell37   4562   5812  2157345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157345p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell35   1250   1250  2151170  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell41   4562   5812  2157345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2157470p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151103  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell28     5497   5687  2157470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2157489p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151103  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell30     5478   5668  2157489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157537p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell28   1250   1250  2148087  RISE       1
\UART_1:BUART:txn\/main_2    macrocell26   4370   5620  2157537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2157537p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell28   1250   1250  2148087  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell30   4370   5620  2157537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157949p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157949  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell32   3268   5208  2157949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157949p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157949  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell33   3268   5208  2157949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157972  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell32   3245   5185  2157972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157972  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell33   3245   5185  2157972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157974  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell32   3243   5183  2157974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157974  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell33   3243   5183  2157974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158035p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell29   1250   1250  2150772  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell28   3871   5121  2158035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158051p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell29   1250   1250  2150772  RISE       1
\UART_1:BUART:txn\/main_4    macrocell26   3855   5105  2158051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158051p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell29   1250   1250  2150772  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell30   3855   5105  2158051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell32   1250   1250  2150584  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell34   3810   5060  2158096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell32   1250   1250  2150584  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell35   3810   5060  2158096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158276p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell42   1250   1250  2158276  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell35   3630   4880  2158276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158398p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell30   1250   1250  2158398  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell27   3508   4758  2158398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158398p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell30   1250   1250  2158398  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell29   3508   4758  2158398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell38   1250   1250  2153657  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell32   3402   4652  2158505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell38   1250   1250  2153657  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell41   3402   4652  2158505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158671p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2155265  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell32   3236   4486  2158671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158671p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell36   1250   1250  2155265  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell33   3236   4486  2158671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158671p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2155265  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell41   3236   4486  2158671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell34   1250   1250  2152094  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell32   3228   4478  2158678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell34   1250   1250  2152094  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell33   3228   4478  2158678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell34   1250   1250  2152094  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell37   3228   4478  2158678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell34   1250   1250  2152094  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell41   3228   4478  2158678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158682p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell35   1250   1250  2151170  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell34   3225   4475  2158682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158682p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell35   1250   1250  2151170  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell35   3225   4475  2158682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158682p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell27   1250   1250  2150061  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell27   3224   4474  2158682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158682p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell27   1250   1250  2150061  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell29   3224   4474  2158682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q      macrocell39   1250   1250  2153973  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell32   3205   4455  2158702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell39   1250   1250  2153973  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell41   3205   4455  2158702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158707p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell32   1250   1250  2150584  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell32   3200   4450  2158707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158707p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell32   1250   1250  2150584  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell33   3200   4450  2158707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158707p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell32   1250   1250  2150584  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell37   3200   4450  2158707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158707p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell32   1250   1250  2150584  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell41   3200   4450  2158707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158874p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4283
-------------------------------------   ---- 
End-of-path arrival time (ps)           4283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157949  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell34   2343   4283  2158874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158874p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4283
-------------------------------------   ---- 
End-of-path arrival time (ps)           4283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157949  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell35   2343   4283  2158874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157972  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell34   2319   4259  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157972  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell35   2319   4259  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158899p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157974  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell34   2317   4257  2158899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158899p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157974  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell35   2317   4257  2158899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158906p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157241  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell36   2311   4251  2158906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157244  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell36   2307   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158918p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158918  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell36   2298   4238  2158918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell29   1250   1250  2150772  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell27   2773   4023  2159133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell29   1250   1250  2150772  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell29   2773   4023  2159133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159285p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell38   1250   1250  2153657  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell38   2621   3871  2159285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159312p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell30   1250   1250  2158398  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell28   2594   3844  2159312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell30   1250   1250  2158398  RISE       1
\UART_1:BUART:txn\/main_6   macrocell26   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159370p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell33     1250   1250  2153736  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2917   4167  2159370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159453p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3703
-------------------------------------   ---- 
End-of-path arrival time (ps)           3703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151103  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell27     3513   3703  2159453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159453p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3703
-------------------------------------   ---- 
End-of-path arrival time (ps)           3703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151103  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell29     3513   3703  2159453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159573p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3583
-------------------------------------   ---- 
End-of-path arrival time (ps)           3583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159573  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell26     3393   3583  2159573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell26   1250   1250  2159598  RISE       1
\UART_1:BUART:txn\/main_0  macrocell26   2309   3559  2159598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2155265  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell34   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  2155265  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell35   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159601p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell39   1250   1250  2153973  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell38   2305   3555  2159601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2159601p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell39   1250   1250  2153973  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell39   2305   3555  2159601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159606p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell34   1250   1250  2152094  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell34   2301   3551  2159606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159606p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell34   1250   1250  2152094  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell35   2301   3551  2159606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2160340p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2816
-------------------------------------   ---- 
End-of-path arrival time (ps)           2816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159573  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell27     2626   2816  2160340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2160340p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2816
-------------------------------------   ---- 
End-of-path arrival time (ps)           2816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159573  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell29     2626   2816  2160340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2161308p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell41    1250   1250  2161308  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   3609   4859  2161308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

