vendor_name = ModelSim
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire_rom.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire_palette.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire_example.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/powerup/powerup_rom.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/powerup/powerup_palette.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/font_rom.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/brick/brick_rom.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/brick/brick_palette.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bottom_screen/bottom_screen_rom.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bottom_screen/bottom_screen_palette.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_right/varun1_right_rom.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_right/varun1_right_palette.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_forward/varun1_forward_rom.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_forward/varun1_forward_palette.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1/varun1_rom.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1/varun1_palette.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/go/go_rom.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/go/go_palette.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/go/go_example.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/control.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ball.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bubble/bubble_rom.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bubble/bubble_palette.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bubble/bubble_example.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sdc
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/VGA_controller.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/font_rom.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/vga_text_avl_interface.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Lab 7 alt_material/lab7.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.qip
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/lab7soc.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_010.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_010.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_usb_rst.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_timer_0.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_spi_0.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_sdram.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.hex
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.sdc
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_leds_pio.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_keycode.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_key.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_hex_digits_pio.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/vga_text_avl_interface.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/lab7soc/synthesis/submodules/lab7soc_Button.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/HexDriver.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/testbench.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ram7.qip
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/ram7.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player1.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bullet.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/background.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/Level and score.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/player2.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/scfifo_9621.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/a_dpfifo_bb01.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/a_fefifo_7cf.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/cntr_337.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_dtn1.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/cntr_n2b.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_s0c1.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_0n61.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_i2g1.tdf
source_file = 1, lab7soc_onchip_memory2_0.hex
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/alt_sld_fab.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_vi41.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bubble/bubble.mif
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/decode_kk9.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/mux_93b.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_0b41.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/brick/brick.mif
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_e361.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/bottom_screen/bottom_screen.mif
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/decode_8j9.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/mux_02b.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_7341.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/fire/fire.mif
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_tp41.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/powerup/powerup.mif
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_a561.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_forward/varun1_forward.mif
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_2g41.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1/varun1.mif
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/altsyncram_sn51.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/varun1_right/varun1_right.mif
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_9rg.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_drg.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_hrg.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_7kg.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_5vg.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/mult_oks.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/mult_fgs.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/mult_kks.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/lpm_divide_lll.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/sign_div_unsign_klh.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/alt_u_div_ihe.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_t3c.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/add_sub_u3c.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/lpm_divide_ltl.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/sign_div_unsign_nlh.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/alt_u_div_ohe.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/lpm_divide_itl.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/lpm_divide_5kl.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/sign_div_unsign_7kh.tdf
source_file = 1, C:/Users/LocalAdmin/Desktop/Curr_progress/1level1player/db/alt_u_div_oee.tdf
design_name = lab7
instance = comp, \LEDR[0]~output , LEDR[0]~output, lab7, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, lab7, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, lab7, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, lab7, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, lab7, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, lab7, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, lab7, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, lab7, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, lab7, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, lab7, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, lab7, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, lab7, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, lab7, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, lab7, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, lab7, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, lab7, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, lab7, 1
instance = comp, \HEX0[7]~output , HEX0[7]~output, lab7, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, lab7, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, lab7, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, lab7, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, lab7, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, lab7, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, lab7, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, lab7, 1
instance = comp, \HEX1[7]~output , HEX1[7]~output, lab7, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, lab7, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, lab7, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, lab7, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, lab7, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, lab7, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, lab7, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, lab7, 1
instance = comp, \HEX2[7]~output , HEX2[7]~output, lab7, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, lab7, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, lab7, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, lab7, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, lab7, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, lab7, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, lab7, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, lab7, 1
instance = comp, \HEX3[7]~output , HEX3[7]~output, lab7, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, lab7, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, lab7, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, lab7, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, lab7, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, lab7, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, lab7, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, lab7, 1
instance = comp, \HEX4[7]~output , HEX4[7]~output, lab7, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, lab7, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, lab7, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, lab7, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, lab7, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, lab7, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, lab7, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, lab7, 1
instance = comp, \HEX5[7]~output , HEX5[7]~output, lab7, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, lab7, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, lab7, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, lab7, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, lab7, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, lab7, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, lab7, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, lab7, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, lab7, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, lab7, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, lab7, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, lab7, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, lab7, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, lab7, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, lab7, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, lab7, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, lab7, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, lab7, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, lab7, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, lab7, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, lab7, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, lab7, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, lab7, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, lab7, 1
instance = comp, \VGA_HS~output , VGA_HS~output, lab7, 1
instance = comp, \VGA_VS~output , VGA_VS~output, lab7, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, lab7, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, lab7, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, lab7, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, lab7, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, lab7, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, lab7, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, lab7, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, lab7, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, lab7, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, lab7, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, lab7, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, lab7, 1
instance = comp, \ARDUINO_IO[0]~output , ARDUINO_IO[0]~output, lab7, 1
instance = comp, \ARDUINO_IO[1]~output , ARDUINO_IO[1]~output, lab7, 1
instance = comp, \ARDUINO_IO[2]~output , ARDUINO_IO[2]~output, lab7, 1
instance = comp, \ARDUINO_IO[3]~output , ARDUINO_IO[3]~output, lab7, 1
instance = comp, \ARDUINO_IO[4]~output , ARDUINO_IO[4]~output, lab7, 1
instance = comp, \ARDUINO_IO[5]~output , ARDUINO_IO[5]~output, lab7, 1
instance = comp, \ARDUINO_IO[6]~output , ARDUINO_IO[6]~output, lab7, 1
instance = comp, \ARDUINO_IO[7]~output , ARDUINO_IO[7]~output, lab7, 1
instance = comp, \ARDUINO_IO[14]~output , ARDUINO_IO[14]~output, lab7, 1
instance = comp, \ARDUINO_IO[15]~output , ARDUINO_IO[15]~output, lab7, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, lab7, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, lab7, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, lab7, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, lab7, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, lab7, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, lab7, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, lab7, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, lab7, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, lab7, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, lab7, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, lab7, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, lab7, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, lab7, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, lab7, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, lab7, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, lab7, 1
instance = comp, \ARDUINO_IO[8]~output , ARDUINO_IO[8]~output, lab7, 1
instance = comp, \ARDUINO_IO[9]~output , ARDUINO_IO[9]~output, lab7, 1
instance = comp, \ARDUINO_IO[10]~output , ARDUINO_IO[10]~output, lab7, 1
instance = comp, \ARDUINO_IO[11]~output , ARDUINO_IO[11]~output, lab7, 1
instance = comp, \ARDUINO_IO[12]~output , ARDUINO_IO[12]~output, lab7, 1
instance = comp, \ARDUINO_IO[13]~output , ARDUINO_IO[13]~output, lab7, 1
instance = comp, \ARDUINO_RESET_N~output , ARDUINO_RESET_N~output, lab7, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, lab7, 1
instance = comp, \MAX10_CLK1_50~input , MAX10_CLK1_50~input, lab7, 1
instance = comp, \MAX10_CLK1_50~inputclkctrl , MAX10_CLK1_50~inputclkctrl, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, lab7, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rst1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, lab7, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, lab7, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, lab7, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~0 , u0|mm_interconnect_0|router_001|Equal2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src12_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src12_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_013|saved_grant[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0 , u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending , u0|nios2_gen2_0|cpu|hbreak_pending, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~14 , u0|nios2_gen2_0|cpu|Equal0~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~29 , u0|nios2_gen2_0|cpu|D_ctrl_exception~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~9 , u0|nios2_gen2_0|cpu|Equal62~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~13 , u0|nios2_gen2_0|cpu|Equal62~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~7 , u0|nios2_gen2_0|cpu|Equal0~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~1 , u0|nios2_gen2_0|cpu|D_dst_regnum[3]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~2 , u0|nios2_gen2_0|cpu|D_dst_regnum[3]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12 , u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14 , u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16 , u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot , u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~11 , u0|nios2_gen2_0|cpu|Equal62~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~25 , u0|nios2_gen2_0|cpu|D_ctrl_exception~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~2 , u0|nios2_gen2_0|cpu|Equal62~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~0 , u0|nios2_gen2_0|cpu|Equal62~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~28 , u0|nios2_gen2_0|cpu|D_ctrl_exception~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~12 , u0|nios2_gen2_0|cpu|Equal62~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~17 , u0|nios2_gen2_0|cpu|D_ctrl_exception~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~6 , u0|nios2_gen2_0|cpu|Equal62~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~18 , u0|nios2_gen2_0|cpu|D_ctrl_exception~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~20 , u0|nios2_gen2_0|cpu|D_ctrl_exception~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~21 , u0|nios2_gen2_0|cpu|D_ctrl_exception~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~10 , u0|nios2_gen2_0|cpu|Equal62~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~19 , u0|nios2_gen2_0|cpu|D_ctrl_exception~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~14 , u0|nios2_gen2_0|cpu|Equal62~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~22 , u0|nios2_gen2_0|cpu|D_ctrl_exception~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~13 , u0|nios2_gen2_0|cpu|Equal0~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~4 , u0|nios2_gen2_0|cpu|Equal62~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~23 , u0|nios2_gen2_0|cpu|D_ctrl_exception~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~24 , u0|nios2_gen2_0|cpu|D_ctrl_exception~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~26 , u0|nios2_gen2_0|cpu|D_ctrl_exception~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 , u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~8 , u0|nios2_gen2_0|cpu|Equal62~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~15 , u0|nios2_gen2_0|cpu|Equal0~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero , u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10]~15 , u0|nios2_gen2_0|cpu|E_src2[10]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~17 , u0|nios2_gen2_0|cpu|Equal0~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~16 , u0|nios2_gen2_0|cpu|Equal0~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~0 , u0|nios2_gen2_0|cpu|R_src2_use_imm~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~1 , u0|nios2_gen2_0|cpu|R_src2_use_imm~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm , u0|nios2_gen2_0|cpu|R_src2_use_imm, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~3 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[0] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[0], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~1 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[1] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[1], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~9 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~9, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[2] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[2], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~8 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~8, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[3] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[3], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~7 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~7, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[4] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[4], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~6 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~6, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[5] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[5], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~5 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~5, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[6] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[6], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~4 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~4, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[7] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[7], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~2 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[8] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[8], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[9] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|count[9], lab7, 1
instance = comp, \u0|jtag_uart_0|r_val , u0|jtag_uart_0|r_val, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~1 , u0|mm_interconnect_0|cmd_mux|src_payload~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|t_dav , u0|jtag_uart_0|t_dav, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|always0~0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|always0~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write_stalled , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write_stalled, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write_valid , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write_valid, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|t_ena~2 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|t_ena~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write~0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~1 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write1~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write1~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write1 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write2 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|write2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rst2 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rst2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|t_ena~3 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|t_ena~3, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~1 , u0|jtag_uart_0|fifo_rd~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0 , u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[67] , u0|mm_interconnect_0|cmd_mux|src_data[67], lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~3 , u0|jtag_uart_0|fifo_rd~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[38] , u0|mm_interconnect_0|cmd_mux|src_data[38], lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~4 , u0|jtag_uart_0|fifo_rd~4, lab7, 1
instance = comp, \u0|jtag_uart_0|read_0 , u0|jtag_uart_0|read_0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[3]~feeder , u0|rst_controller|r_sync_rst_chain[3]~feeder, lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[3] , u0|rst_controller|r_sync_rst_chain[3], lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain~1 , u0|rst_controller|r_sync_rst_chain~1, lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[2] , u0|rst_controller|r_sync_rst_chain[2], lab7, 1
instance = comp, \u0|rst_controller|always2~0 , u0|rst_controller|always2~0, lab7, 1
instance = comp, \u0|rst_controller|r_early_rst , u0|rst_controller|r_early_rst, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~29 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~28 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~19 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[38] , u0|mm_interconnect_0|cmd_mux_003|src_data[38], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[0] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, lab7, 1
instance = comp, \u0|usb_irq|read_mux_out~0 , u0|usb_irq|read_mux_out~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal4~0 , u0|mm_interconnect_0|router_001|Equal4~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src8_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src8_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_008|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_008|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_008|WideOr1~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo~9 , u0|nios2_gen2_0|cpu|R_src2_lo~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[4]~8 , u0|nios2_gen2_0|cpu|R_src2_lo[4]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[41] , u0|mm_interconnect_0|cmd_mux_003|src_data[41], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[3] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~11 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~59 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~59, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~60 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~60, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~21 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~30 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[27] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0, lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, lab7, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[0]~14 , u0|nios2_gen2_0|cpu|R_src2_lo[0]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[0] , u0|nios2_gen2_0|cpu|E_src2[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[1]~13 , u0|nios2_gen2_0|cpu|R_src2_lo[1]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[1] , u0|nios2_gen2_0|cpu|E_src2[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~0 , u0|jtag_uart_0|fifo_rd~0, lab7, 1
instance = comp, \u0|jtag_uart_0|ien_AF~0 , u0|jtag_uart_0|ien_AF~0, lab7, 1
instance = comp, \u0|jtag_uart_0|ien_AE , u0|jtag_uart_0|ien_AE, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan0~0 , u0|jtag_uart_0|LessThan0~0, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan0~1 , u0|jtag_uart_0|LessThan0~1, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_AE , u0|jtag_uart_0|fifo_AE, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[9] , u0|jtag_uart_0|av_readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[45] , u0|mm_interconnect_0|cmd_mux_003|src_data[45], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[7] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~6 , u0|nios2_gen2_0|cpu|Equal0~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub~0 , u0|nios2_gen2_0|cpu|E_alu_sub~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub , u0|nios2_gen2_0|cpu|E_alu_sub, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~12 , u0|nios2_gen2_0|cpu|Add1~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~11 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~10 , u0|nios2_gen2_0|cpu|Equal0~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~10 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_retaddr , u0|nios2_gen2_0|cpu|R_ctrl_retaddr, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br , u0|nios2_gen2_0|cpu|R_ctrl_br, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~13 , u0|nios2_gen2_0|cpu|R_src1~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|WideOr1 , u0|mm_interconnect_0|cmd_mux_003|WideOr1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|write~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|write~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|write~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|write~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|write , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|write, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|read~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|read~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|read , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|read, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[0]~27 , u0|nios2_gen2_0|cpu|E_logic_result[0]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0]~26 , u0|nios2_gen2_0|cpu|W_alu_result[0]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~7 , u0|nios2_gen2_0|cpu|Equal62~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical , u0|nios2_gen2_0|cpu|R_ctrl_shift_logical, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right , u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[1] , u0|nios2_gen2_0|cpu|E_shift_rot_result[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~12 , u0|nios2_gen2_0|cpu|Equal0~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp , u0|nios2_gen2_0|cpu|R_ctrl_br_cmp, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~3 , u0|nios2_gen2_0|cpu|Equal62~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_rdctl , u0|nios2_gen2_0|cpu|D_op_rdctl, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg , u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal132~0 , u0|nios2_gen2_0|cpu|Equal132~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal135~0 , u0|nios2_gen2_0|cpu|Equal135~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_wrctl , u0|nios2_gen2_0|cpu|D_op_wrctl, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst , u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 , u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[2] , u0|nios2_gen2_0|cpu|W_ienable_reg[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[67] , u0|mm_interconnect_0|cmd_mux_008|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|keycode|always0~4 , u0|keycode|always0~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_valid~0 , u0|mm_interconnect_0|cmd_mux_008|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_valid~1 , u0|mm_interconnect_0|cmd_mux_008|src_valid~1, lab7, 1
instance = comp, \u0|keycode|always0~2 , u0|keycode|always0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~5 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent|cp_ready~0 , u0|mm_interconnect_0|keycode_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_008|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_008|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[67] , u0|mm_interconnect_0|cmd_mux_012|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal8~0 , u0|mm_interconnect_0|router_001|Equal8~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|WideOr1~2 , u0|mm_interconnect_0|cmd_mux_012|WideOr1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~9 , u0|mm_interconnect_0|cmd_demux|WideOr0~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~2 , u0|mm_interconnect_0|router|Equal0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal9~0 , u0|mm_interconnect_0|router|Equal9~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal9~1 , u0|mm_interconnect_0|router|Equal9~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~6 , u0|mm_interconnect_0|router|always1~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~5 , u0|mm_interconnect_0|router|src_channel[6]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~0 , u0|mm_interconnect_0|router|Equal1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~1 , u0|mm_interconnect_0|router|Equal1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_valid~0 , u0|mm_interconnect_0|cmd_mux_012|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~0 , u0|mm_interconnect_0|router|always1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~1 , u0|mm_interconnect_0|router|Equal2~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~2 , u0|mm_interconnect_0|router|Equal2~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~13 , u0|mm_interconnect_0|router|src_channel[6]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~4 , u0|mm_interconnect_0|router|src_channel[6]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~21 , u0|mm_interconnect_0|cmd_mux_006|src_payload~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[38] , u0|mm_interconnect_0|cmd_mux_006|src_data[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[39] , u0|mm_interconnect_0|cmd_mux_006|src_data[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[33] , u0|mm_interconnect_0|cmd_mux_006|src_data[33], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[9]~1 , u0|nios2_gen2_0|cpu|E_st_data[9]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[9] , u0|nios2_gen2_0|cpu|d_writedata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~20 , u0|mm_interconnect_0|cmd_mux_006|src_payload~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 , u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1 , u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed , u0|nios2_gen2_0|cpu|R_ctrl_ld_signed, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[0] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~3 , u0|mm_interconnect_0|cmd_mux|src_payload~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~4 , u0|mm_interconnect_0|cmd_mux|src_payload~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4] , u0|nios2_gen2_0|cpu|d_writedata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~5 , u0|mm_interconnect_0|cmd_mux|src_payload~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~0 , u0|nios2_gen2_0|cpu|E_alu_result~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~12 , u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_006|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_006|src0_valid~0, lab7, 1
instance = comp, \u0|jtag_uart_0|ien_AF , u0|jtag_uart_0|ien_AF, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|always2~0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|always2~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|jupdate , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|jupdate, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|jupdate1 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|jupdate1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|jupdate2 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|jupdate2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|t_pause~1 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|t_pause~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, lab7, 1
instance = comp, \u0|jtag_uart_0|pause_irq~0 , u0|jtag_uart_0|pause_irq~0, lab7, 1
instance = comp, \u0|jtag_uart_0|pause_irq , u0|jtag_uart_0|pause_irq, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~0 , u0|jtag_uart_0|Add0~0, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~2 , u0|jtag_uart_0|Add0~2, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~4 , u0|jtag_uart_0|Add0~4, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~6 , u0|jtag_uart_0|Add0~6, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~8 , u0|jtag_uart_0|Add0~8, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~10 , u0|jtag_uart_0|Add0~10, lab7, 1
instance = comp, \u0|jtag_uart_0|Add0~12 , u0|jtag_uart_0|Add0~12, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan1~1 , u0|jtag_uart_0|LessThan1~1, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan1~0 , u0|jtag_uart_0|LessThan1~0, lab7, 1
instance = comp, \u0|jtag_uart_0|LessThan1~2 , u0|jtag_uart_0|LessThan1~2, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_AF , u0|jtag_uart_0|fifo_AF, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[8]~0 , u0|jtag_uart_0|av_readdata[8]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|leds_pio|data_out[9]~feeder , u0|leds_pio|data_out[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|leds_pio|always0~0 , u0|leds_pio|always0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|leds_pio|Equal0~0 , u0|leds_pio|Equal0~0, lab7, 1
instance = comp, \u0|leds_pio|always0~1 , u0|leds_pio|always0~1, lab7, 1
instance = comp, \u0|leds_pio|data_out[9] , u0|leds_pio|data_out[9], lab7, 1
instance = comp, \u0|leds_pio|readdata[9] , u0|leds_pio|readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[10]~2 , u0|nios2_gen2_0|cpu|R_src2_lo[10]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10] , u0|nios2_gen2_0|cpu|E_src2[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~2 , u0|nios2_gen2_0|cpu|Add1~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[8]~4 , u0|nios2_gen2_0|cpu|R_src2_lo[8]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8] , u0|nios2_gen2_0|cpu|E_src2[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~4 , u0|nios2_gen2_0|cpu|Add1~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~33 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[31] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~16 , u0|mm_interconnect_0|cmd_mux_006|src_payload~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~14 , u0|mm_interconnect_0|cmd_mux_006|src_payload~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~11 , u0|mm_interconnect_0|cmd_mux_006|src_payload~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~12 , u0|mm_interconnect_0|cmd_mux_006|src_payload~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_015|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|WideOr1 , u0|mm_interconnect_0|cmd_mux_015|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[67] , u0|mm_interconnect_0|cmd_mux_015|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|update_grant~0 , u0|mm_interconnect_0|cmd_mux_015|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_015|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|packet_in_progress , u0|mm_interconnect_0|cmd_mux_015|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|update_grant~1 , u0|mm_interconnect_0|cmd_mux_015|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_valid~0 , u0|mm_interconnect_0|cmd_mux_015|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_015|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_015|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[40] , u0|mm_interconnect_0|cmd_mux_015|src_data[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[41] , u0|mm_interconnect_0|cmd_mux_015|src_data[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[39] , u0|mm_interconnect_0|cmd_mux_015|src_data[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[38] , u0|mm_interconnect_0|cmd_mux_015|src_data[38], lab7, 1
instance = comp, \u0|timer_0|Equal3~0 , u0|timer_0|Equal3~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~11 , u0|mm_interconnect_0|cmd_mux_015|src_payload~11, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[10]~feeder , u0|timer_0|period_halfword_2_register[10]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~3 , u0|mm_interconnect_0|timer_0_s1_agent|m0_write~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~2 , u0|mm_interconnect_0|timer_0_s1_agent|m0_write~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_wr_strobe , u0|timer_0|period_halfword_2_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[10] , u0|timer_0|period_halfword_2_register[10], lab7, 1
instance = comp, \u0|timer_0|Equal4~0 , u0|timer_0|Equal4~0, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_wr_strobe , u0|timer_0|period_halfword_3_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[10] , u0|timer_0|period_halfword_3_register[10], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~58 , u0|timer_0|read_mux_out[10]~58, lab7, 1
instance = comp, \u0|timer_0|Equal7~0 , u0|timer_0|Equal7~0, lab7, 1
instance = comp, \u0|timer_0|internal_counter[0]~64 , u0|timer_0|internal_counter[0]~64, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~0 , u0|mm_interconnect_0|cmd_mux_015|src_payload~0, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[0]~0 , u0|timer_0|period_halfword_0_register[0]~0, lab7, 1
instance = comp, \u0|timer_0|Equal1~0 , u0|timer_0|Equal1~0, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_wr_strobe , u0|timer_0|period_halfword_0_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[0] , u0|timer_0|period_halfword_0_register[0], lab7, 1
instance = comp, \u0|timer_0|Equal0~5 , u0|timer_0|Equal0~5, lab7, 1
instance = comp, \u0|timer_0|Equal0~8 , u0|timer_0|Equal0~8, lab7, 1
instance = comp, \u0|timer_0|Equal0~6 , u0|timer_0|Equal0~6, lab7, 1
instance = comp, \u0|timer_0|Equal0~7 , u0|timer_0|Equal0~7, lab7, 1
instance = comp, \u0|timer_0|Equal0~9 , u0|timer_0|Equal0~9, lab7, 1
instance = comp, \u0|timer_0|Equal0~0 , u0|timer_0|Equal0~0, lab7, 1
instance = comp, \u0|timer_0|Equal0~3 , u0|timer_0|Equal0~3, lab7, 1
instance = comp, \u0|timer_0|Equal0~1 , u0|timer_0|Equal0~1, lab7, 1
instance = comp, \u0|timer_0|Equal0~2 , u0|timer_0|Equal0~2, lab7, 1
instance = comp, \u0|timer_0|Equal0~4 , u0|timer_0|Equal0~4, lab7, 1
instance = comp, \u0|timer_0|internal_counter[58]~180 , u0|timer_0|internal_counter[58]~180, lab7, 1
instance = comp, \u0|timer_0|internal_counter[59]~182 , u0|timer_0|internal_counter[59]~182, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~8 , u0|mm_interconnect_0|cmd_mux_015|src_payload~8, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[11] , u0|timer_0|period_halfword_3_register[11], lab7, 1
instance = comp, \u0|timer_0|force_reload~0 , u0|timer_0|force_reload~0, lab7, 1
instance = comp, \u0|timer_0|force_reload~1 , u0|timer_0|force_reload~1, lab7, 1
instance = comp, \u0|timer_0|force_reload , u0|timer_0|force_reload, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~1 , u0|mm_interconnect_0|cmd_mux_015|src_payload~1, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_wr_strobe~0 , u0|timer_0|period_halfword_0_wr_strobe~0, lab7, 1
instance = comp, \u0|timer_0|Equal9~0 , u0|timer_0|Equal9~0, lab7, 1
instance = comp, \u0|timer_0|stop_strobe~0 , u0|timer_0|stop_strobe~0, lab7, 1
instance = comp, \u0|timer_0|control_register[1] , u0|timer_0|control_register[1], lab7, 1
instance = comp, \u0|timer_0|counter_is_running~0 , u0|timer_0|counter_is_running~0, lab7, 1
instance = comp, \u0|timer_0|counter_is_running~1 , u0|timer_0|counter_is_running~1, lab7, 1
instance = comp, \u0|timer_0|counter_is_running , u0|timer_0|counter_is_running, lab7, 1
instance = comp, \u0|timer_0|always0~1 , u0|timer_0|always0~1, lab7, 1
instance = comp, \u0|timer_0|internal_counter[59] , u0|timer_0|internal_counter[59], lab7, 1
instance = comp, \u0|timer_0|internal_counter[60]~184 , u0|timer_0|internal_counter[60]~184, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~10 , u0|mm_interconnect_0|cmd_mux_015|src_payload~10, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[12] , u0|timer_0|period_halfword_3_register[12], lab7, 1
instance = comp, \u0|timer_0|internal_counter[60] , u0|timer_0|internal_counter[60], lab7, 1
instance = comp, \u0|timer_0|internal_counter[61]~186 , u0|timer_0|internal_counter[61]~186, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~9 , u0|mm_interconnect_0|cmd_mux_015|src_payload~9, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[13] , u0|timer_0|period_halfword_3_register[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[61] , u0|timer_0|internal_counter[61], lab7, 1
instance = comp, \u0|timer_0|internal_counter[62]~188 , u0|timer_0|internal_counter[62]~188, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~6 , u0|mm_interconnect_0|cmd_mux_015|src_payload~6, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[14] , u0|timer_0|period_halfword_3_register[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[62] , u0|timer_0|internal_counter[62], lab7, 1
instance = comp, \u0|timer_0|internal_counter[63]~190 , u0|timer_0|internal_counter[63]~190, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~7 , u0|mm_interconnect_0|cmd_mux_015|src_payload~7, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[15] , u0|timer_0|period_halfword_3_register[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[63] , u0|timer_0|internal_counter[63], lab7, 1
instance = comp, \u0|timer_0|Equal0~18 , u0|timer_0|Equal0~18, lab7, 1
instance = comp, \u0|timer_0|Equal0~17 , u0|timer_0|Equal0~17, lab7, 1
instance = comp, \u0|timer_0|Equal0~15 , u0|timer_0|Equal0~15, lab7, 1
instance = comp, \u0|timer_0|Equal0~16 , u0|timer_0|Equal0~16, lab7, 1
instance = comp, \u0|timer_0|Equal0~19 , u0|timer_0|Equal0~19, lab7, 1
instance = comp, \u0|timer_0|Equal0~13 , u0|timer_0|Equal0~13, lab7, 1
instance = comp, \u0|timer_0|Equal0~10 , u0|timer_0|Equal0~10, lab7, 1
instance = comp, \u0|timer_0|Equal0~11 , u0|timer_0|Equal0~11, lab7, 1
instance = comp, \u0|timer_0|Equal0~12 , u0|timer_0|Equal0~12, lab7, 1
instance = comp, \u0|timer_0|Equal0~14 , u0|timer_0|Equal0~14, lab7, 1
instance = comp, \u0|timer_0|Equal0~20 , u0|timer_0|Equal0~20, lab7, 1
instance = comp, \u0|timer_0|always0~0 , u0|timer_0|always0~0, lab7, 1
instance = comp, \u0|timer_0|internal_counter[0] , u0|timer_0|internal_counter[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[1]~66 , u0|timer_0|internal_counter[1]~66, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[1]~1 , u0|timer_0|period_halfword_0_register[1]~1, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[1] , u0|timer_0|period_halfword_0_register[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[1] , u0|timer_0|internal_counter[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[2]~68 , u0|timer_0|internal_counter[2]~68, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~2 , u0|mm_interconnect_0|cmd_mux_015|src_payload~2, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[2]~2 , u0|timer_0|period_halfword_0_register[2]~2, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[2] , u0|timer_0|period_halfword_0_register[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[2] , u0|timer_0|internal_counter[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[3]~70 , u0|timer_0|internal_counter[3]~70, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~3 , u0|mm_interconnect_0|cmd_mux_015|src_payload~3, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[3]~3 , u0|timer_0|period_halfword_0_register[3]~3, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[3] , u0|timer_0|period_halfword_0_register[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[3] , u0|timer_0|internal_counter[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[4]~72 , u0|timer_0|internal_counter[4]~72, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~4 , u0|mm_interconnect_0|cmd_mux_015|src_payload~4, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[4] , u0|timer_0|period_halfword_0_register[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[4] , u0|timer_0|internal_counter[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[5]~74 , u0|timer_0|internal_counter[5]~74, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~5 , u0|mm_interconnect_0|cmd_mux_015|src_payload~5, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[5] , u0|timer_0|period_halfword_0_register[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[5] , u0|timer_0|internal_counter[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[6]~76 , u0|timer_0|internal_counter[6]~76, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[11]~1 , u0|nios2_gen2_0|cpu|R_src2_lo[11]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11] , u0|nios2_gen2_0|cpu|E_src2[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~1 , u0|nios2_gen2_0|cpu|Add1~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~35 , u0|nios2_gen2_0|cpu|Add1~35, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~37 , u0|nios2_gen2_0|cpu|Add1~37, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16 , u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18 , u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~19 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[9] , u0|nios2_gen2_0|cpu|F_pc[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20 , u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22 , u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[13]~17 , u0|nios2_gen2_0|cpu|R_src2_lo[13]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13] , u0|nios2_gen2_0|cpu|E_src2[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[13]~16 , u0|nios2_gen2_0|cpu|E_logic_result[13]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13]~14 , u0|nios2_gen2_0|cpu|W_alu_result[13]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13] , u0|nios2_gen2_0|cpu|W_alu_result[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~18 , u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[14]~16 , u0|nios2_gen2_0|cpu|R_src2_lo[14]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14] , u0|nios2_gen2_0|cpu|E_src2[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~15 , u0|mm_interconnect_0|cmd_demux|sink_ready~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src0_valid~0 , u0|mm_interconnect_0|rsp_demux|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_019|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|packet_in_progress , u0|mm_interconnect_0|cmd_mux_019|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_valid~0 , u0|mm_interconnect_0|cmd_mux_019|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|WideOr1 , u0|mm_interconnect_0|cmd_mux_019|WideOr1, lab7, 1
instance = comp, \u0|spi_0|p1_wr_strobe~0 , u0|spi_0|p1_wr_strobe~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_data[67] , u0|mm_interconnect_0|cmd_mux_019|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~2 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|Add0~0 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~1 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|update_grant~0 , u0|mm_interconnect_0|cmd_mux_019|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|update_grant~1 , u0|mm_interconnect_0|cmd_mux_019|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_019|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_019|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_019|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_019|src0_valid~0, lab7, 1
instance = comp, \u0|jtag_uart_0|rvalid~0 , u0|jtag_uart_0|rvalid~0, lab7, 1
instance = comp, \u0|jtag_uart_0|rvalid , u0|jtag_uart_0|rvalid, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_payload~12 , u0|mm_interconnect_0|cmd_mux_019|src_payload~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_data[39] , u0|mm_interconnect_0|cmd_mux_019|src_data[39], lab7, 1
instance = comp, \u0|spi_0|p1_wr_strobe~1 , u0|spi_0|p1_wr_strobe~1, lab7, 1
instance = comp, \u0|spi_0|p1_wr_strobe~2 , u0|spi_0|p1_wr_strobe~2, lab7, 1
instance = comp, \u0|spi_0|wr_strobe , u0|spi_0|wr_strobe, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_data[38] , u0|mm_interconnect_0|cmd_mux_019|src_data[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_data[40] , u0|mm_interconnect_0|cmd_mux_019|src_data[40], lab7, 1
instance = comp, \u0|spi_0|slaveselect_wr_strobe~0 , u0|spi_0|slaveselect_wr_strobe~0, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[15] , u0|spi_0|spi_slave_select_holding_reg[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_payload~0 , u0|mm_interconnect_0|cmd_mux_019|src_payload~0, lab7, 1
instance = comp, \u0|spi_0|control_wr_strobe , u0|spi_0|control_wr_strobe, lab7, 1
instance = comp, \u0|spi_0|SSO_reg , u0|spi_0|SSO_reg, lab7, 1
instance = comp, \u0|spi_0|p1_data_wr_strobe~0 , u0|spi_0|p1_data_wr_strobe~0, lab7, 1
instance = comp, \u0|spi_0|p1_data_wr_strobe , u0|spi_0|p1_data_wr_strobe, lab7, 1
instance = comp, \u0|spi_0|data_wr_strobe , u0|spi_0|data_wr_strobe, lab7, 1
instance = comp, \u0|spi_0|tx_holding_primed~0 , u0|spi_0|tx_holding_primed~0, lab7, 1
instance = comp, \u0|spi_0|tx_holding_primed , u0|spi_0|tx_holding_primed, lab7, 1
instance = comp, \u0|spi_0|Add1~0 , u0|spi_0|Add1~0, lab7, 1
instance = comp, \u0|spi_0|p1_slowcount[0]~1 , u0|spi_0|p1_slowcount[0]~1, lab7, 1
instance = comp, \u0|spi_0|slowcount[0] , u0|spi_0|slowcount[0], lab7, 1
instance = comp, \u0|spi_0|p1_slowcount[1]~3 , u0|spi_0|p1_slowcount[1]~3, lab7, 1
instance = comp, \u0|spi_0|slowcount[1] , u0|spi_0|slowcount[1], lab7, 1
instance = comp, \u0|spi_0|Add0~1 , u0|spi_0|Add0~1, lab7, 1
instance = comp, \u0|spi_0|p1_slowcount[2]~2 , u0|spi_0|p1_slowcount[2]~2, lab7, 1
instance = comp, \u0|spi_0|slowcount[2] , u0|spi_0|slowcount[2], lab7, 1
instance = comp, \u0|spi_0|Add0~0 , u0|spi_0|Add0~0, lab7, 1
instance = comp, \u0|spi_0|p1_slowcount[3]~0 , u0|spi_0|p1_slowcount[3]~0, lab7, 1
instance = comp, \u0|spi_0|slowcount[3] , u0|spi_0|slowcount[3], lab7, 1
instance = comp, \u0|spi_0|Equal2~0 , u0|spi_0|Equal2~0, lab7, 1
instance = comp, \u0|spi_0|always11~0 , u0|spi_0|always11~0, lab7, 1
instance = comp, \u0|spi_0|state[0] , u0|spi_0|state[0], lab7, 1
instance = comp, \u0|spi_0|Add1~2 , u0|spi_0|Add1~2, lab7, 1
instance = comp, \u0|spi_0|state~1 , u0|spi_0|state~1, lab7, 1
instance = comp, \u0|spi_0|state[1] , u0|spi_0|state[1], lab7, 1
instance = comp, \u0|spi_0|Add1~4 , u0|spi_0|Add1~4, lab7, 1
instance = comp, \u0|spi_0|state[2] , u0|spi_0|state[2], lab7, 1
instance = comp, \u0|spi_0|Add1~6 , u0|spi_0|Add1~6, lab7, 1
instance = comp, \u0|spi_0|state[3] , u0|spi_0|state[3], lab7, 1
instance = comp, \u0|spi_0|Equal9~0 , u0|spi_0|Equal9~0, lab7, 1
instance = comp, \u0|spi_0|Add1~8 , u0|spi_0|Add1~8, lab7, 1
instance = comp, \u0|spi_0|state~0 , u0|spi_0|state~0, lab7, 1
instance = comp, \u0|spi_0|state[4] , u0|spi_0|state[4], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[1]~0 , u0|spi_0|rx_holding_reg[1]~0, lab7, 1
instance = comp, \u0|spi_0|transmitting~0 , u0|spi_0|transmitting~0, lab7, 1
instance = comp, \u0|spi_0|transmitting , u0|spi_0|transmitting, lab7, 1
instance = comp, \u0|spi_0|write_shift_reg~0 , u0|spi_0|write_shift_reg~0, lab7, 1
instance = comp, \u0|spi_0|always6~0 , u0|spi_0|always6~0, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[15] , u0|spi_0|spi_slave_select_reg[15], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_wr_strobe , u0|spi_0|endofpacketvalue_wr_strobe, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[15] , u0|spi_0|endofpacketvalue_reg[15], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[15]~15 , u0|spi_0|p1_data_to_cpu[15]~15, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[15]~17 , u0|spi_0|p1_data_to_cpu[15]~17, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[15] , u0|spi_0|data_to_cpu[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15]~feeder , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~85 , u0|mm_interconnect_0|rsp_mux|src_data[15]~85, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~29 , u0|mm_interconnect_0|rsp_mux|src_payload~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[32] , u0|mm_interconnect_0|cmd_mux_003|src_data[32], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~5 , u0|mm_interconnect_0|cmd_mux_003|src_payload~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[4] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~77 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~77, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~75 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~75, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~76 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~76, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]~13 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~78 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~78, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7] , u0|nios2_gen2_0|cpu|d_writedata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~23 , u0|mm_interconnect_0|cmd_mux_003|src_payload~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[7] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~22 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2]~0 , u0|nios2_gen2_0|cpu|d_byteenable[2]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[17]~12 , u0|nios2_gen2_0|cpu|E_st_data[17]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17] , u0|nios2_gen2_0|cpu|d_writedata[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~19 , u0|mm_interconnect_0|cmd_mux_003|src_payload~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[17] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~0 , u0|mm_interconnect_0|cmd_mux_006|src_payload~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[32] , u0|mm_interconnect_0|cmd_mux_006|src_data[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~1 , u0|mm_interconnect_0|cmd_mux_006|src_payload~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~2 , u0|mm_interconnect_0|cmd_mux_006|src_payload~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~3 , u0|mm_interconnect_0|cmd_mux_006|src_payload~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~4 , u0|mm_interconnect_0|cmd_mux_006|src_payload~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~10 , u0|mm_interconnect_0|cmd_mux_006|src_payload~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~23 , u0|mm_interconnect_0|cmd_mux_006|src_payload~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~22 , u0|mm_interconnect_0|cmd_mux_006|src_payload~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~15 , u0|mm_interconnect_0|cmd_mux_006|src_payload~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~18 , u0|mm_interconnect_0|cmd_mux_006|src_payload~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~17 , u0|mm_interconnect_0|cmd_mux_006|src_payload~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~23 , u0|mm_interconnect_0|rsp_mux|src_payload~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~31 , u0|mm_interconnect_0|cmd_mux_003|src_payload~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[19] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|sdram|f_select , u0|sdram|f_select, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|always2~0 , u0|sdram|the_lab7soc_sdram_input_efifo_module|always2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~5 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~3 , u0|mm_interconnect_0|router_001|Equal0~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~4 , u0|mm_interconnect_0|router_001|Equal0~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44 , u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46 , u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25]~2 , u0|nios2_gen2_0|cpu|E_src2[25]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~11 , u0|nios2_gen2_0|cpu|Equal0~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~0 , u0|nios2_gen2_0|cpu|D_ctrl_logic~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 , u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi~0 , u0|nios2_gen2_0|cpu|R_src2_hi~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25] , u0|nios2_gen2_0|cpu|E_src2[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~42 , u0|nios2_gen2_0|cpu|Add1~42, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~29 , u0|mm_interconnect_0|cmd_mux_006|src_payload~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[21]~13 , u0|nios2_gen2_0|cpu|E_st_data[21]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[21] , u0|nios2_gen2_0|cpu|d_writedata[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~24 , u0|mm_interconnect_0|cmd_mux_006|src_payload~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]~3 , u0|nios2_gen2_0|cpu|E_src2[24]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24] , u0|nios2_gen2_0|cpu|E_src2[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~0 , u0|mm_interconnect_0|router_001|always1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~0 , u0|mm_interconnect_0|router_001|Equal0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~1 , u0|mm_interconnect_0|router_001|Equal0~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~1 , u0|mm_interconnect_0|router_001|always1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src2_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 , u0|mm_interconnect_0|cmd_mux_002|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~1 , u0|mm_interconnect_0|cmd_mux_002|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_002|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~2 , u0|mm_interconnect_0|router|always1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~3 , u0|mm_interconnect_0|router|always1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_002|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|WideOr1 , u0|mm_interconnect_0|cmd_mux_002|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[67] , u0|mm_interconnect_0|cmd_mux_002|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[38] , u0|mm_interconnect_0|cmd_mux_002|src_data[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~1 , u0|mm_interconnect_0|rsp_mux|src_payload~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9, lab7, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, lab7, 1
instance = comp, \u0|sdram|za_data[11] , u0|sdram|za_data[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_valid , u0|mm_interconnect_0|crosser|clock_xer|out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~0 , u0|mm_interconnect_0|cmd_mux_005|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data , u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload[0] , u0|mm_interconnect_0|cmd_mux_005|src_payload[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~59 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~59, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~53 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~53, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~54 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~54, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~50 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~50, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[106] , u0|mm_interconnect_0|cmd_mux_005|src_data[106], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~60 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~60, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~51 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~51, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21, lab7, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, lab7, 1
instance = comp, \u0|sdram|za_data[12] , u0|sdram|za_data[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_valid , u0|mm_interconnect_0|crosser_002|clock_xer|out_valid, lab7, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, lab7, 1
instance = comp, \u0|sdram|za_data[13] , u0|sdram|za_data[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~27 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[30] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15, lab7, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, lab7, 1
instance = comp, \u0|sdram|za_data[14] , u0|sdram|za_data[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30]~14 , u0|nios2_gen2_0|cpu|E_src2[30]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30] , u0|nios2_gen2_0|cpu|E_src2[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12, lab7, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, lab7, 1
instance = comp, \u0|sdram|za_data[15] , u0|sdram|za_data[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|lab7soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[31]~16 , u0|nios2_gen2_0|cpu|R_src1[31]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[31] , u0|nios2_gen2_0|cpu|E_src1[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|lab7soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1 , u0|nios2_gen2_0|cpu|R_src2_hi[15]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2 , u0|nios2_gen2_0|cpu|R_src2_hi[15]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31] , u0|nios2_gen2_0|cpu|E_src2[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[31]~29 , u0|nios2_gen2_0|cpu|E_logic_result[31]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_arith_src1[31] , u0|nios2_gen2_0|cpu|E_arith_src1[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~86 , u0|nios2_gen2_0|cpu|Add1~86, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~87 , u0|nios2_gen2_0|cpu|Add1~87, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[29]~18 , u0|nios2_gen2_0|cpu|R_src1[29]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[29] , u0|nios2_gen2_0|cpu|E_src1[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29]~12 , u0|nios2_gen2_0|cpu|E_src2[29]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29] , u0|nios2_gen2_0|cpu|E_src2[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~88 , u0|nios2_gen2_0|cpu|Add1~88, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28]~13 , u0|nios2_gen2_0|cpu|E_src2[28]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28] , u0|nios2_gen2_0|cpu|E_src2[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~89 , u0|nios2_gen2_0|cpu|Add1~89, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[28]~19 , u0|nios2_gen2_0|cpu|R_src1[28]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[28] , u0|nios2_gen2_0|cpu|E_src1[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]~0 , u0|nios2_gen2_0|cpu|E_src2[27]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27] , u0|nios2_gen2_0|cpu|E_src2[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~83 , u0|nios2_gen2_0|cpu|Add1~83, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26]~1 , u0|nios2_gen2_0|cpu|E_src2[26]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26] , u0|nios2_gen2_0|cpu|E_src2[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~41 , u0|nios2_gen2_0|cpu|Add1~41, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~43 , u0|nios2_gen2_0|cpu|Add1~43, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23]~4 , u0|nios2_gen2_0|cpu|E_src2[23]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23] , u0|nios2_gen2_0|cpu|E_src2[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~44 , u0|nios2_gen2_0|cpu|Add1~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23]~4 , u0|nios2_gen2_0|cpu|E_src1[23]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23] , u0|nios2_gen2_0|cpu|E_src1[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22]~5 , u0|nios2_gen2_0|cpu|E_src2[22]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22] , u0|nios2_gen2_0|cpu|E_src2[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~45 , u0|nios2_gen2_0|cpu|Add1~45, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~46 , u0|nios2_gen2_0|cpu|Add1~46, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21]~6 , u0|nios2_gen2_0|cpu|E_src1[21]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21] , u0|nios2_gen2_0|cpu|E_src1[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20]~7 , u0|nios2_gen2_0|cpu|E_src1[20]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20] , u0|nios2_gen2_0|cpu|E_src1[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20]~7 , u0|nios2_gen2_0|cpu|E_src2[20]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20] , u0|nios2_gen2_0|cpu|E_src2[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~47 , u0|nios2_gen2_0|cpu|Add1~47, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]~8 , u0|nios2_gen2_0|cpu|E_src2[19]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19] , u0|nios2_gen2_0|cpu|E_src2[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~48 , u0|nios2_gen2_0|cpu|Add1~48, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18]~9 , u0|nios2_gen2_0|cpu|E_src1[18]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18]~9 , u0|nios2_gen2_0|cpu|E_src2[18]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18] , u0|nios2_gen2_0|cpu|E_src2[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~49 , u0|nios2_gen2_0|cpu|Add1~49, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17]~10 , u0|nios2_gen2_0|cpu|E_src1[17]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~50 , u0|nios2_gen2_0|cpu|Add1~50, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16]~11 , u0|nios2_gen2_0|cpu|E_src2[16]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16] , u0|nios2_gen2_0|cpu|E_src2[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~51 , u0|nios2_gen2_0|cpu|Add1~51, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16]~11 , u0|nios2_gen2_0|cpu|E_src1[16]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[15]~15 , u0|nios2_gen2_0|cpu|R_src2_lo[15]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15] , u0|nios2_gen2_0|cpu|E_src2[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~52 , u0|nios2_gen2_0|cpu|Add1~52, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15]~12 , u0|nios2_gen2_0|cpu|E_src1[15]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15] , u0|nios2_gen2_0|cpu|E_src1[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~53 , u0|nios2_gen2_0|cpu|Add1~53, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~54 , u0|nios2_gen2_0|cpu|Add1~54, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~0 , u0|nios2_gen2_0|cpu|Add1~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~39 , u0|nios2_gen2_0|cpu|Add1~39, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~55 , u0|nios2_gen2_0|cpu|Add1~55, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~57 , u0|nios2_gen2_0|cpu|Add1~57, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~59 , u0|nios2_gen2_0|cpu|Add1~59, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~61 , u0|nios2_gen2_0|cpu|Add1~61, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~14 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[14] , u0|nios2_gen2_0|cpu|F_pc[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26 , u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28 , u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16] , u0|nios2_gen2_0|cpu|E_src1[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~63 , u0|nios2_gen2_0|cpu|Add1~63, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~13 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[15] , u0|nios2_gen2_0|cpu|F_pc[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30 , u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17] , u0|nios2_gen2_0|cpu|E_src1[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~65 , u0|nios2_gen2_0|cpu|Add1~65, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~12 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[16] , u0|nios2_gen2_0|cpu|F_pc[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32 , u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18] , u0|nios2_gen2_0|cpu|E_src1[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~67 , u0|nios2_gen2_0|cpu|Add1~67, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~69 , u0|nios2_gen2_0|cpu|Add1~69, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~71 , u0|nios2_gen2_0|cpu|Add1~71, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~73 , u0|nios2_gen2_0|cpu|Add1~73, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~75 , u0|nios2_gen2_0|cpu|Add1~75, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~77 , u0|nios2_gen2_0|cpu|Add1~77, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~79 , u0|nios2_gen2_0|cpu|Add1~79, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~81 , u0|nios2_gen2_0|cpu|Add1~81, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~84 , u0|nios2_gen2_0|cpu|Add1~84, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~90 , u0|nios2_gen2_0|cpu|Add1~90, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~92 , u0|nios2_gen2_0|cpu|Add1~92, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~94 , u0|nios2_gen2_0|cpu|Add1~94, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~96 , u0|nios2_gen2_0|cpu|Add1~96, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31]~29 , u0|nios2_gen2_0|cpu|W_alu_result[31]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31] , u0|nios2_gen2_0|cpu|W_alu_result[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~33 , u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[30]~17 , u0|nios2_gen2_0|cpu|R_src1[30]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[30] , u0|nios2_gen2_0|cpu|E_src1[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[30]~31 , u0|nios2_gen2_0|cpu|E_logic_result[30]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30]~31 , u0|nios2_gen2_0|cpu|W_alu_result[30]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30] , u0|nios2_gen2_0|cpu|W_alu_result[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~34 , u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30]~4 , u0|nios2_gen2_0|cpu|d_writedata[30]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30] , u0|nios2_gen2_0|cpu|d_writedata[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~25 , u0|mm_interconnect_0|cmd_mux_006|src_payload~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31]~3 , u0|nios2_gen2_0|cpu|d_writedata[31]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31] , u0|nios2_gen2_0|cpu|d_writedata[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~31 , u0|mm_interconnect_0|cmd_mux_006|src_payload~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 , u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3] , u0|nios2_gen2_0|cpu|d_byteenable[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[35] , u0|mm_interconnect_0|cmd_mux_006|src_data[35], lab7, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[29]~28 , u0|nios2_gen2_0|cpu|E_logic_result[29]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29]~28 , u0|nios2_gen2_0|cpu|W_alu_result[29]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29] , u0|nios2_gen2_0|cpu|W_alu_result[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~35 , u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~35, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29]~5 , u0|nios2_gen2_0|cpu|d_writedata[29]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29] , u0|nios2_gen2_0|cpu|d_writedata[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~26 , u0|mm_interconnect_0|cmd_mux_006|src_payload~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[28]~30 , u0|nios2_gen2_0|cpu|E_logic_result[28]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28]~30 , u0|nios2_gen2_0|cpu|W_alu_result[28]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28] , u0|nios2_gen2_0|cpu|W_alu_result[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~36 , u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28]~6 , u0|nios2_gen2_0|cpu|d_writedata[28]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28] , u0|nios2_gen2_0|cpu|d_writedata[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~27 , u0|mm_interconnect_0|cmd_mux_006|src_payload~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~32 , u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27]~7 , u0|nios2_gen2_0|cpu|d_writedata[27]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27] , u0|nios2_gen2_0|cpu|d_writedata[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~28 , u0|mm_interconnect_0|cmd_mux_006|src_payload~28, lab7, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, lab7, 1
instance = comp, \u0|sdram|za_data[10] , u0|sdram|za_data[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~21 , u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26]~2 , u0|nios2_gen2_0|cpu|d_writedata[26]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26] , u0|nios2_gen2_0|cpu|d_writedata[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~9 , u0|mm_interconnect_0|cmd_mux_006|src_payload~9, lab7, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, lab7, 1
instance = comp, \u0|sdram|za_data[9] , u0|sdram|za_data[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[25]~3 , u0|nios2_gen2_0|cpu|E_logic_result[25]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25]~2 , u0|nios2_gen2_0|cpu|W_alu_result[25]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25] , u0|nios2_gen2_0|cpu|W_alu_result[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~22 , u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24]~3 , u0|nios2_gen2_0|cpu|E_src1[24]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24] , u0|nios2_gen2_0|cpu|E_src1[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[24]~4 , u0|nios2_gen2_0|cpu|E_logic_result[24]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24]~3 , u0|nios2_gen2_0|cpu|W_alu_result[24]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24] , u0|nios2_gen2_0|cpu|W_alu_result[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6, lab7, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, lab7, 1
instance = comp, \u0|sdram|za_data[8] , u0|sdram|za_data[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~23 , u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[22]~8 , u0|nios2_gen2_0|cpu|E_st_data[22]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[22] , u0|nios2_gen2_0|cpu|d_writedata[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~5 , u0|mm_interconnect_0|cmd_mux_006|src_payload~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[23]~9 , u0|nios2_gen2_0|cpu|E_st_data[23]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[23] , u0|nios2_gen2_0|cpu|d_writedata[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~6 , u0|mm_interconnect_0|cmd_mux_006|src_payload~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 , u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2] , u0|nios2_gen2_0|cpu|d_byteenable[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[34] , u0|mm_interconnect_0|cmd_mux_006|src_data[34], lab7, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, lab7, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, lab7, 1
instance = comp, \u0|sdram|za_data[7] , u0|sdram|za_data[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15 , u0|mm_interconnect_0|rsp_mux|src_payload~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16 , u0|mm_interconnect_0|rsp_mux|src_payload~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[23]~5 , u0|nios2_gen2_0|cpu|E_logic_result[23]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23]~4 , u0|nios2_gen2_0|cpu|W_alu_result[23]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23] , u0|nios2_gen2_0|cpu|W_alu_result[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~24 , u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22]~5 , u0|nios2_gen2_0|cpu|E_src1[22]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22] , u0|nios2_gen2_0|cpu|E_src1[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[22]~6 , u0|nios2_gen2_0|cpu|E_logic_result[22]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22]~5 , u0|nios2_gen2_0|cpu|W_alu_result[22]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22] , u0|nios2_gen2_0|cpu|W_alu_result[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~9 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~10 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~10, lab7, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, lab7, 1
instance = comp, \u0|sdram|za_data[6] , u0|sdram|za_data[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~8 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~feeder , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~25 , u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21]~6 , u0|nios2_gen2_0|cpu|E_src2[21]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21] , u0|nios2_gen2_0|cpu|E_src2[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[21]~7 , u0|nios2_gen2_0|cpu|E_logic_result[21]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21]~6 , u0|nios2_gen2_0|cpu|W_alu_result[21]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21] , u0|nios2_gen2_0|cpu|W_alu_result[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~17 , u0|mm_interconnect_0|rsp_mux|src_payload~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~25 , u0|mm_interconnect_0|cmd_mux_003|src_payload~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[21] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~24 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~6 , u0|mm_interconnect_0|cmd_mux_003|src_payload~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[22] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~7 , u0|mm_interconnect_0|cmd_mux_003|src_payload~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[23] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[34] , u0|mm_interconnect_0|cmd_mux_003|src_data[34], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~26 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[21] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], lab7, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, lab7, 1
instance = comp, \u0|sdram|za_data[5] , u0|sdram|za_data[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~18 , u0|mm_interconnect_0|rsp_mux|src_payload~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~19 , u0|mm_interconnect_0|rsp_mux|src_payload~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~26 , u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25]~2 , u0|nios2_gen2_0|cpu|E_src1[25]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25] , u0|nios2_gen2_0|cpu|E_src1[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~5 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[23] , u0|nios2_gen2_0|cpu|F_pc[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48 , u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50 , u0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~16 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~17 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[25] , u0|nios2_gen2_0|cpu|F_pc[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~1 , u0|mm_interconnect_0|router_001|Equal2~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal13~0 , u0|mm_interconnect_0|router_001|Equal13~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~2 , u0|mm_interconnect_0|router_001|always1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~3 , u0|mm_interconnect_0|router_001|always1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[6]~7 , u0|mm_interconnect_0|router_001|src_channel[6]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal11~1 , u0|mm_interconnect_0|router_001|Equal11~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[6]~16 , u0|mm_interconnect_0|router_001|src_channel[6]~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[6]~8 , u0|mm_interconnect_0|router_001|src_channel[6]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal15~0 , u0|mm_interconnect_0|router_001|Equal15~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal9~0 , u0|mm_interconnect_0|router_001|Equal9~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal9~1 , u0|mm_interconnect_0|router_001|Equal9~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[6]~5 , u0|mm_interconnect_0|router_001|src_channel[6]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[6]~6 , u0|mm_interconnect_0|router_001|src_channel[6]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[6]~4 , u0|mm_interconnect_0|router_001|src_channel[6]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[6]~9 , u0|mm_interconnect_0|router_001|src_channel[6]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~15 , u0|mm_interconnect_0|router_001|src_channel[5]~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~2 , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_valid , u0|mm_interconnect_0|crosser_001|clock_xer|out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~4 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|WideOr1 , u0|mm_interconnect_0|cmd_mux_005|WideOr1, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|always2~1 , u0|sdram|the_lab7soc_sdram_input_efifo_module|always2~1, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entries[1]~0 , u0|sdram|the_lab7soc_sdram_input_efifo_module|entries[1]~0, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entries[1] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entries[1], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[43]~0 , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[43]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|last_cycle~0 , u0|mm_interconnect_0|cmd_mux_005|last_cycle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~14 , u0|mm_interconnect_0|router|src_channel[6]~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~6 , u0|mm_interconnect_0|router|src_channel[6]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~0 , u0|mm_interconnect_0|router|Equal4~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~1 , u0|mm_interconnect_0|router|Equal4~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[19]~9 , u0|nios2_gen2_0|cpu|E_logic_result[19]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19]~8 , u0|nios2_gen2_0|cpu|W_alu_result[19]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19] , u0|nios2_gen2_0|cpu|W_alu_result[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[20]~8 , u0|nios2_gen2_0|cpu|E_logic_result[20]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20]~7 , u0|nios2_gen2_0|cpu|W_alu_result[20]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20] , u0|nios2_gen2_0|cpu|W_alu_result[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal17~1 , u0|mm_interconnect_0|router|Equal17~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal17~0 , u0|mm_interconnect_0|router|Equal17~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal17~3 , u0|mm_interconnect_0|router|Equal17~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal18~0 , u0|mm_interconnect_0|router|Equal18~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal17~6 , u0|mm_interconnect_0|router|Equal17~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~7 , u0|mm_interconnect_0|router|src_channel[6]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[5]~11 , u0|mm_interconnect_0|router|src_channel[5]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~3 , u0|mm_interconnect_0|router|Equal0~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~4 , u0|mm_interconnect_0|router|Equal0~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[5]~12 , u0|mm_interconnect_0|router|src_channel[5]~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data , u0|mm_interconnect_0|crosser|clock_xer|take_in_data, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write~0 , u0|mm_interconnect_0|sdram_s1_agent|m0_write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0 , u0|mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~52 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~52, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~5 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~3, lab7, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, lab7, 1
instance = comp, \u0|sdram|za_data[4] , u0|sdram|za_data[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~20 , u0|mm_interconnect_0|rsp_mux|src_payload~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~31 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[20] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~21 , u0|mm_interconnect_0|rsp_mux|src_payload~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~22 , u0|mm_interconnect_0|rsp_mux|src_payload~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~27 , u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[20]~14 , u0|nios2_gen2_0|cpu|E_st_data[20]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[20] , u0|nios2_gen2_0|cpu|d_writedata[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~30 , u0|mm_interconnect_0|cmd_mux_003|src_payload~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[20] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~32 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[19] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], lab7, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, lab7, 1
instance = comp, \u0|sdram|za_data[3] , u0|sdram|za_data[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~24 , u0|mm_interconnect_0|rsp_mux|src_payload~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~25 , u0|mm_interconnect_0|rsp_mux|src_payload~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~28 , u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[19]~15 , u0|nios2_gen2_0|cpu|E_st_data[19]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[19] , u0|nios2_gen2_0|cpu|d_writedata[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~30 , u0|mm_interconnect_0|cmd_mux_006|src_payload~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~12 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~13 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~13, lab7, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, lab7, 1
instance = comp, \u0|sdram|za_data[2] , u0|sdram|za_data[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~11 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~feeder , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[18]~10 , u0|nios2_gen2_0|cpu|E_logic_result[18]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18]~9 , u0|nios2_gen2_0|cpu|W_alu_result[18]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18] , u0|nios2_gen2_0|cpu|W_alu_result[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~29 , u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[18]~11 , u0|nios2_gen2_0|cpu|E_st_data[18]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[18] , u0|nios2_gen2_0|cpu|d_writedata[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~18 , u0|mm_interconnect_0|cmd_mux_003|src_payload~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[18] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~17 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~20 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[17] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~26 , u0|mm_interconnect_0|rsp_mux|src_payload~26, lab7, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, lab7, 1
instance = comp, \u0|sdram|za_data[1] , u0|sdram|za_data[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~27 , u0|mm_interconnect_0|rsp_mux|src_payload~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~28 , u0|mm_interconnect_0|rsp_mux|src_payload~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~30 , u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[16]~10 , u0|nios2_gen2_0|cpu|E_st_data[16]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[16] , u0|nios2_gen2_0|cpu|d_writedata[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~16 , u0|mm_interconnect_0|cmd_mux_003|src_payload~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[16] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~61 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~61, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~62 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~62, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~65 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~65, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~66 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~66, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~8 , u0|mm_interconnect_0|cmd_mux_003|src_payload~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[24] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~9 , u0|mm_interconnect_0|cmd_mux_003|src_payload~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[25] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~10 , u0|mm_interconnect_0|cmd_mux_003|src_payload~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[26] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[26]~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[26]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~3 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~29 , u0|mm_interconnect_0|cmd_mux_003|src_payload~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[27] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~28 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~28 , u0|mm_interconnect_0|cmd_mux_003|src_payload~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[28] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~27 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~27 , u0|mm_interconnect_0|cmd_mux_003|src_payload~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[29] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~26 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~26 , u0|mm_interconnect_0|cmd_mux_003|src_payload~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[30] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~25 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~32 , u0|mm_interconnect_0|cmd_mux_003|src_payload~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[31] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[35] , u0|mm_interconnect_0|cmd_mux_003|src_data[35], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~10 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~79 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~79, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~80 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~80, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~24 , u0|mm_interconnect_0|cmd_mux_003|src_payload~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[6] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~23 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~4 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~11 , u0|mm_interconnect_0|cmd_mux_003|src_payload~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[5] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~10 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~15 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~4 , u0|mm_interconnect_0|cmd_mux_003|src_payload~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[1] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~17 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[16] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], lab7, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, lab7, 1
instance = comp, \u0|sdram|za_data[0] , u0|sdram|za_data[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~30 , u0|mm_interconnect_0|rsp_mux|src_payload~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~31 , u0|mm_interconnect_0|rsp_mux|src_payload~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[16]~12 , u0|nios2_gen2_0|cpu|E_logic_result[16]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16]~11 , u0|nios2_gen2_0|cpu|W_alu_result[16]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16] , u0|nios2_gen2_0|cpu|W_alu_result[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~31 , u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25]~1 , u0|nios2_gen2_0|cpu|d_writedata[25]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25] , u0|nios2_gen2_0|cpu|d_writedata[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~8 , u0|mm_interconnect_0|cmd_mux_006|src_payload~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14 , u0|mm_interconnect_0|rsp_mux|src_payload~14, lab7, 1
instance = comp, \u0|timer_0|Equal6~0 , u0|timer_0|Equal6~0, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[15]~5 , u0|timer_0|counter_snapshot[15]~5, lab7, 1
instance = comp, \u0|timer_0|snap_strobe~0 , u0|timer_0|snap_strobe~0, lab7, 1
instance = comp, \u0|timer_0|snap_strobe~1 , u0|timer_0|snap_strobe~1, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[15] , u0|timer_0|counter_snapshot[15], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[31] , u0|timer_0|counter_snapshot[31], lab7, 1
instance = comp, \u0|timer_0|Equal5~0 , u0|timer_0|Equal5~0, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~39 , u0|timer_0|read_mux_out[15]~39, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[15] , u0|timer_0|period_halfword_2_register[15], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~38 , u0|timer_0|read_mux_out[15]~38, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[63] , u0|timer_0|counter_snapshot[63], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[47] , u0|timer_0|counter_snapshot[47], lab7, 1
instance = comp, \u0|timer_0|Equal8~0 , u0|timer_0|Equal8~0, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~40 , u0|timer_0|read_mux_out[15]~40, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[15]~5 , u0|timer_0|period_halfword_0_register[15]~5, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[15] , u0|timer_0|period_halfword_0_register[15], lab7, 1
instance = comp, \u0|timer_0|Equal2~0 , u0|timer_0|Equal2~0, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_wr_strobe , u0|timer_0|period_halfword_1_wr_strobe, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[15] , u0|timer_0|period_halfword_1_register[15], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~37 , u0|timer_0|read_mux_out[15]~37, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[15]~41 , u0|timer_0|read_mux_out[15]~41, lab7, 1
instance = comp, \u0|timer_0|readdata[15] , u0|timer_0|readdata[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|hex_digits_pio|always0~4 , u0|hex_digits_pio|always0~4, lab7, 1
instance = comp, \u0|hex_digits_pio|always0~2 , u0|hex_digits_pio|always0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|hex_digits_pio|always0~3 , u0|hex_digits_pio|always0~3, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[15] , u0|hex_digits_pio|data_out[15], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[15] , u0|hex_digits_pio|readdata[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~86 , u0|mm_interconnect_0|rsp_mux|src_data[15]~86, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~84 , u0|mm_interconnect_0|rsp_mux|src_data[15]~84, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15] , u0|mm_interconnect_0|rsp_mux|src_data[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~7 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[15]~13 , u0|nios2_gen2_0|cpu|E_logic_result[15]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15]~12 , u0|nios2_gen2_0|cpu|W_alu_result[15]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15] , u0|nios2_gen2_0|cpu|W_alu_result[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~20 , u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14]~13 , u0|nios2_gen2_0|cpu|E_src1[14]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14] , u0|nios2_gen2_0|cpu|E_src1[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[14]~14 , u0|nios2_gen2_0|cpu|E_logic_result[14]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14]~13 , u0|nios2_gen2_0|cpu|W_alu_result[14]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14] , u0|nios2_gen2_0|cpu|W_alu_result[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~19 , u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13]~14 , u0|nios2_gen2_0|cpu|E_src1[13]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13] , u0|nios2_gen2_0|cpu|E_src1[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~18 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[11] , u0|nios2_gen2_0|cpu|F_pc[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24 , u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~20 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[12] , u0|nios2_gen2_0|cpu|F_pc[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~15 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13] , u0|nios2_gen2_0|cpu|F_pc[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~2 , u0|mm_interconnect_0|router_001|Equal16~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~3 , u0|mm_interconnect_0|router_001|Equal16~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~1 , u0|mm_interconnect_0|router_001|Equal16~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~4 , u0|mm_interconnect_0|router_001|Equal16~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~2 , u0|mm_interconnect_0|router_001|Equal3~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src18_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src18_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src18_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src18_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_019|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_019|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_payload~15 , u0|mm_interconnect_0|cmd_mux_019|src_payload~15, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[12] , u0|spi_0|endofpacketvalue_reg[12], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[12] , u0|spi_0|spi_slave_select_holding_reg[12], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[12]~feeder , u0|spi_0|spi_slave_select_reg[12]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[12] , u0|spi_0|spi_slave_select_reg[12], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[12]~20 , u0|spi_0|p1_data_to_cpu[12]~20, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[12] , u0|spi_0|data_to_cpu[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|leds_pio|data_out[12]~feeder , u0|leds_pio|data_out[12]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[12] , u0|leds_pio|data_out[12], lab7, 1
instance = comp, \u0|leds_pio|readdata[12] , u0|leds_pio|readdata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~68 , u0|mm_interconnect_0|rsp_mux|src_data[12]~68, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~18 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[12] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~67 , u0|mm_interconnect_0|rsp_mux|src_data[12]~67, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[12]~feeder , u0|timer_0|period_halfword_2_register[12]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[12] , u0|timer_0|period_halfword_2_register[12], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~53 , u0|timer_0|read_mux_out[12]~53, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[60] , u0|timer_0|counter_snapshot[60], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[44] , u0|timer_0|counter_snapshot[44], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~55 , u0|timer_0|read_mux_out[12]~55, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[12] , u0|timer_0|counter_snapshot[12], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[28] , u0|timer_0|counter_snapshot[28], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~54 , u0|timer_0|read_mux_out[12]~54, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[12] , u0|timer_0|period_halfword_0_register[12], lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[12] , u0|timer_0|period_halfword_1_register[12], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~52 , u0|timer_0|read_mux_out[12]~52, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[12]~56 , u0|timer_0|read_mux_out[12]~56, lab7, 1
instance = comp, \u0|timer_0|readdata[12] , u0|timer_0|readdata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[12]~feeder , u0|hex_digits_pio|data_out[12]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[12] , u0|hex_digits_pio|data_out[12], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[12] , u0|hex_digits_pio|readdata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9 , u0|mm_interconnect_0|rsp_mux|src_payload~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~70 , u0|mm_interconnect_0|rsp_mux|src_data[12]~70, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~69 , u0|mm_interconnect_0|rsp_mux|src_data[12]~69, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~71 , u0|mm_interconnect_0|rsp_mux|src_data[12]~71, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~2 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~15 , u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11]~16 , u0|nios2_gen2_0|cpu|E_src1[11]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11] , u0|nios2_gen2_0|cpu|E_src1[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[11]~17 , u0|nios2_gen2_0|cpu|E_logic_result[11]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11]~16 , u0|nios2_gen2_0|cpu|W_alu_result[11]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11] , u0|nios2_gen2_0|cpu|W_alu_result[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11 , u0|mm_interconnect_0|rsp_mux|src_payload~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~15 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[11] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_payload~13 , u0|mm_interconnect_0|cmd_mux_019|src_payload~13, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[11] , u0|spi_0|endofpacketvalue_reg[11], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[11] , u0|spi_0|spi_slave_select_holding_reg[11], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[11]~feeder , u0|spi_0|spi_slave_select_reg[11]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[11] , u0|spi_0|spi_slave_select_reg[11], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[11]~18 , u0|spi_0|p1_data_to_cpu[11]~18, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[11] , u0|spi_0|data_to_cpu[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~78 , u0|mm_interconnect_0|rsp_mux|src_data[11]~78, lab7, 1
instance = comp, \u0|leds_pio|data_out[11]~feeder , u0|leds_pio|data_out[11]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[11] , u0|leds_pio|data_out[11], lab7, 1
instance = comp, \u0|leds_pio|readdata[11] , u0|leds_pio|readdata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[59]~feeder , u0|timer_0|counter_snapshot[59]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[59] , u0|timer_0|counter_snapshot[59], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[43] , u0|timer_0|counter_snapshot[43], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~45 , u0|timer_0|read_mux_out[11]~45, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[11]~feeder , u0|timer_0|period_halfword_2_register[11]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[11] , u0|timer_0|period_halfword_2_register[11], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~43 , u0|timer_0|read_mux_out[11]~43, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[27]~feeder , u0|timer_0|counter_snapshot[27]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[27] , u0|timer_0|counter_snapshot[27], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[11] , u0|timer_0|counter_snapshot[11], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~44 , u0|timer_0|read_mux_out[11]~44, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[11] , u0|timer_0|period_halfword_1_register[11], lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[11] , u0|timer_0|period_halfword_0_register[11], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~42 , u0|timer_0|read_mux_out[11]~42, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[11]~46 , u0|timer_0|read_mux_out[11]~46, lab7, 1
instance = comp, \u0|timer_0|readdata[11] , u0|timer_0|readdata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~79 , u0|mm_interconnect_0|rsp_mux|src_data[11]~79, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~77 , u0|mm_interconnect_0|rsp_mux|src_data[11]~77, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11] , u0|mm_interconnect_0|rsp_mux|src_data[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~4 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~17 , u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6]~feeder , u0|nios2_gen2_0|cpu|d_writedata[6]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6] , u0|nios2_gen2_0|cpu|d_writedata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~15 , u0|mm_interconnect_0|cmd_mux_015|src_payload~15, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[6]~8 , u0|timer_0|period_halfword_0_register[6]~8, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[6] , u0|timer_0|period_halfword_0_register[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[6] , u0|timer_0|internal_counter[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[7]~78 , u0|timer_0|internal_counter[7]~78, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~14 , u0|mm_interconnect_0|cmd_mux_015|src_payload~14, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[7] , u0|timer_0|period_halfword_0_register[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[7] , u0|timer_0|internal_counter[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[8]~80 , u0|timer_0|internal_counter[8]~80, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~13 , u0|mm_interconnect_0|cmd_mux_015|src_payload~13, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[8]~7 , u0|timer_0|period_halfword_0_register[8]~7, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[8] , u0|timer_0|period_halfword_0_register[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[8] , u0|timer_0|internal_counter[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[9]~82 , u0|timer_0|internal_counter[9]~82, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_payload~12 , u0|mm_interconnect_0|cmd_mux_015|src_payload~12, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[9]~6 , u0|timer_0|period_halfword_0_register[9]~6, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[9] , u0|timer_0|period_halfword_0_register[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[9] , u0|timer_0|internal_counter[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[10]~84 , u0|timer_0|internal_counter[10]~84, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[10] , u0|timer_0|period_halfword_0_register[10], lab7, 1
instance = comp, \u0|timer_0|internal_counter[10] , u0|timer_0|internal_counter[10], lab7, 1
instance = comp, \u0|timer_0|internal_counter[11]~86 , u0|timer_0|internal_counter[11]~86, lab7, 1
instance = comp, \u0|timer_0|internal_counter[11] , u0|timer_0|internal_counter[11], lab7, 1
instance = comp, \u0|timer_0|internal_counter[12]~88 , u0|timer_0|internal_counter[12]~88, lab7, 1
instance = comp, \u0|timer_0|internal_counter[12] , u0|timer_0|internal_counter[12], lab7, 1
instance = comp, \u0|timer_0|internal_counter[13]~90 , u0|timer_0|internal_counter[13]~90, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[13] , u0|timer_0|period_halfword_0_register[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[13] , u0|timer_0|internal_counter[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[14]~92 , u0|timer_0|internal_counter[14]~92, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[14]~4 , u0|timer_0|period_halfword_0_register[14]~4, lab7, 1
instance = comp, \u0|timer_0|period_halfword_0_register[14] , u0|timer_0|period_halfword_0_register[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[14] , u0|timer_0|internal_counter[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[15]~94 , u0|timer_0|internal_counter[15]~94, lab7, 1
instance = comp, \u0|timer_0|internal_counter[15] , u0|timer_0|internal_counter[15], lab7, 1
instance = comp, \u0|timer_0|internal_counter[16]~96 , u0|timer_0|internal_counter[16]~96, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[0] , u0|timer_0|period_halfword_1_register[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[16] , u0|timer_0|internal_counter[16], lab7, 1
instance = comp, \u0|timer_0|internal_counter[17]~98 , u0|timer_0|internal_counter[17]~98, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[1] , u0|timer_0|period_halfword_1_register[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[17] , u0|timer_0|internal_counter[17], lab7, 1
instance = comp, \u0|timer_0|internal_counter[18]~100 , u0|timer_0|internal_counter[18]~100, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[2] , u0|timer_0|period_halfword_1_register[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[18] , u0|timer_0|internal_counter[18], lab7, 1
instance = comp, \u0|timer_0|internal_counter[19]~102 , u0|timer_0|internal_counter[19]~102, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[3] , u0|timer_0|period_halfword_1_register[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[19] , u0|timer_0|internal_counter[19], lab7, 1
instance = comp, \u0|timer_0|internal_counter[20]~104 , u0|timer_0|internal_counter[20]~104, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[4] , u0|timer_0|period_halfword_1_register[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[20] , u0|timer_0|internal_counter[20], lab7, 1
instance = comp, \u0|timer_0|internal_counter[21]~106 , u0|timer_0|internal_counter[21]~106, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[5] , u0|timer_0|period_halfword_1_register[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[21] , u0|timer_0|internal_counter[21], lab7, 1
instance = comp, \u0|timer_0|internal_counter[22]~108 , u0|timer_0|internal_counter[22]~108, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[6] , u0|timer_0|period_halfword_1_register[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[22] , u0|timer_0|internal_counter[22], lab7, 1
instance = comp, \u0|timer_0|internal_counter[23]~110 , u0|timer_0|internal_counter[23]~110, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[7] , u0|timer_0|period_halfword_1_register[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[23] , u0|timer_0|internal_counter[23], lab7, 1
instance = comp, \u0|timer_0|internal_counter[24]~112 , u0|timer_0|internal_counter[24]~112, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[8] , u0|timer_0|period_halfword_1_register[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[24] , u0|timer_0|internal_counter[24], lab7, 1
instance = comp, \u0|timer_0|internal_counter[25]~114 , u0|timer_0|internal_counter[25]~114, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[9] , u0|timer_0|period_halfword_1_register[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[25] , u0|timer_0|internal_counter[25], lab7, 1
instance = comp, \u0|timer_0|internal_counter[26]~116 , u0|timer_0|internal_counter[26]~116, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[10] , u0|timer_0|period_halfword_1_register[10], lab7, 1
instance = comp, \u0|timer_0|internal_counter[26] , u0|timer_0|internal_counter[26], lab7, 1
instance = comp, \u0|timer_0|internal_counter[27]~118 , u0|timer_0|internal_counter[27]~118, lab7, 1
instance = comp, \u0|timer_0|internal_counter[27] , u0|timer_0|internal_counter[27], lab7, 1
instance = comp, \u0|timer_0|internal_counter[28]~120 , u0|timer_0|internal_counter[28]~120, lab7, 1
instance = comp, \u0|timer_0|internal_counter[28] , u0|timer_0|internal_counter[28], lab7, 1
instance = comp, \u0|timer_0|internal_counter[29]~122 , u0|timer_0|internal_counter[29]~122, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[13]~feeder , u0|timer_0|period_halfword_1_register[13]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[13] , u0|timer_0|period_halfword_1_register[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[29] , u0|timer_0|internal_counter[29], lab7, 1
instance = comp, \u0|timer_0|internal_counter[30]~124 , u0|timer_0|internal_counter[30]~124, lab7, 1
instance = comp, \u0|timer_0|period_halfword_1_register[14] , u0|timer_0|period_halfword_1_register[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[30] , u0|timer_0|internal_counter[30], lab7, 1
instance = comp, \u0|timer_0|internal_counter[31]~126 , u0|timer_0|internal_counter[31]~126, lab7, 1
instance = comp, \u0|timer_0|internal_counter[31] , u0|timer_0|internal_counter[31], lab7, 1
instance = comp, \u0|timer_0|internal_counter[32]~128 , u0|timer_0|internal_counter[32]~128, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[0] , u0|timer_0|period_halfword_2_register[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[32] , u0|timer_0|internal_counter[32], lab7, 1
instance = comp, \u0|timer_0|internal_counter[33]~130 , u0|timer_0|internal_counter[33]~130, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[1]~feeder , u0|timer_0|period_halfword_2_register[1]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[1] , u0|timer_0|period_halfword_2_register[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[33] , u0|timer_0|internal_counter[33], lab7, 1
instance = comp, \u0|timer_0|internal_counter[34]~132 , u0|timer_0|internal_counter[34]~132, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[2] , u0|timer_0|period_halfword_2_register[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[34] , u0|timer_0|internal_counter[34], lab7, 1
instance = comp, \u0|timer_0|internal_counter[35]~134 , u0|timer_0|internal_counter[35]~134, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[3] , u0|timer_0|period_halfword_2_register[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[35] , u0|timer_0|internal_counter[35], lab7, 1
instance = comp, \u0|timer_0|internal_counter[36]~136 , u0|timer_0|internal_counter[36]~136, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[4] , u0|timer_0|period_halfword_2_register[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[36] , u0|timer_0|internal_counter[36], lab7, 1
instance = comp, \u0|timer_0|internal_counter[37]~138 , u0|timer_0|internal_counter[37]~138, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[5]~feeder , u0|timer_0|period_halfword_2_register[5]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[5] , u0|timer_0|period_halfword_2_register[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[37] , u0|timer_0|internal_counter[37], lab7, 1
instance = comp, \u0|timer_0|internal_counter[38]~140 , u0|timer_0|internal_counter[38]~140, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[6]~feeder , u0|timer_0|period_halfword_2_register[6]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[6] , u0|timer_0|period_halfword_2_register[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[38] , u0|timer_0|internal_counter[38], lab7, 1
instance = comp, \u0|timer_0|internal_counter[39]~142 , u0|timer_0|internal_counter[39]~142, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[7]~feeder , u0|timer_0|period_halfword_2_register[7]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[7] , u0|timer_0|period_halfword_2_register[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[39] , u0|timer_0|internal_counter[39], lab7, 1
instance = comp, \u0|timer_0|internal_counter[40]~144 , u0|timer_0|internal_counter[40]~144, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[8]~feeder , u0|timer_0|period_halfword_2_register[8]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[8] , u0|timer_0|period_halfword_2_register[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[40] , u0|timer_0|internal_counter[40], lab7, 1
instance = comp, \u0|timer_0|internal_counter[41]~146 , u0|timer_0|internal_counter[41]~146, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[9] , u0|timer_0|period_halfword_2_register[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[41] , u0|timer_0|internal_counter[41], lab7, 1
instance = comp, \u0|timer_0|internal_counter[42]~148 , u0|timer_0|internal_counter[42]~148, lab7, 1
instance = comp, \u0|timer_0|internal_counter[42] , u0|timer_0|internal_counter[42], lab7, 1
instance = comp, \u0|timer_0|internal_counter[43]~150 , u0|timer_0|internal_counter[43]~150, lab7, 1
instance = comp, \u0|timer_0|internal_counter[43] , u0|timer_0|internal_counter[43], lab7, 1
instance = comp, \u0|timer_0|internal_counter[44]~152 , u0|timer_0|internal_counter[44]~152, lab7, 1
instance = comp, \u0|timer_0|internal_counter[44] , u0|timer_0|internal_counter[44], lab7, 1
instance = comp, \u0|timer_0|internal_counter[45]~154 , u0|timer_0|internal_counter[45]~154, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[13]~feeder , u0|timer_0|period_halfword_2_register[13]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[13] , u0|timer_0|period_halfword_2_register[13], lab7, 1
instance = comp, \u0|timer_0|internal_counter[45] , u0|timer_0|internal_counter[45], lab7, 1
instance = comp, \u0|timer_0|internal_counter[46]~156 , u0|timer_0|internal_counter[46]~156, lab7, 1
instance = comp, \u0|timer_0|period_halfword_2_register[14] , u0|timer_0|period_halfword_2_register[14], lab7, 1
instance = comp, \u0|timer_0|internal_counter[46] , u0|timer_0|internal_counter[46], lab7, 1
instance = comp, \u0|timer_0|internal_counter[47]~158 , u0|timer_0|internal_counter[47]~158, lab7, 1
instance = comp, \u0|timer_0|internal_counter[47] , u0|timer_0|internal_counter[47], lab7, 1
instance = comp, \u0|timer_0|internal_counter[48]~160 , u0|timer_0|internal_counter[48]~160, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[0]~feeder , u0|timer_0|period_halfword_3_register[0]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[0] , u0|timer_0|period_halfword_3_register[0], lab7, 1
instance = comp, \u0|timer_0|internal_counter[48] , u0|timer_0|internal_counter[48], lab7, 1
instance = comp, \u0|timer_0|internal_counter[49]~162 , u0|timer_0|internal_counter[49]~162, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[1] , u0|timer_0|period_halfword_3_register[1], lab7, 1
instance = comp, \u0|timer_0|internal_counter[49] , u0|timer_0|internal_counter[49], lab7, 1
instance = comp, \u0|timer_0|internal_counter[50]~164 , u0|timer_0|internal_counter[50]~164, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[2]~feeder , u0|timer_0|period_halfword_3_register[2]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[2] , u0|timer_0|period_halfword_3_register[2], lab7, 1
instance = comp, \u0|timer_0|internal_counter[50] , u0|timer_0|internal_counter[50], lab7, 1
instance = comp, \u0|timer_0|internal_counter[51]~166 , u0|timer_0|internal_counter[51]~166, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[3]~feeder , u0|timer_0|period_halfword_3_register[3]~feeder, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[3] , u0|timer_0|period_halfword_3_register[3], lab7, 1
instance = comp, \u0|timer_0|internal_counter[51] , u0|timer_0|internal_counter[51], lab7, 1
instance = comp, \u0|timer_0|internal_counter[52]~168 , u0|timer_0|internal_counter[52]~168, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[4] , u0|timer_0|period_halfword_3_register[4], lab7, 1
instance = comp, \u0|timer_0|internal_counter[52] , u0|timer_0|internal_counter[52], lab7, 1
instance = comp, \u0|timer_0|internal_counter[53]~170 , u0|timer_0|internal_counter[53]~170, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[5] , u0|timer_0|period_halfword_3_register[5], lab7, 1
instance = comp, \u0|timer_0|internal_counter[53] , u0|timer_0|internal_counter[53], lab7, 1
instance = comp, \u0|timer_0|internal_counter[54]~172 , u0|timer_0|internal_counter[54]~172, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[6] , u0|timer_0|period_halfword_3_register[6], lab7, 1
instance = comp, \u0|timer_0|internal_counter[54] , u0|timer_0|internal_counter[54], lab7, 1
instance = comp, \u0|timer_0|internal_counter[55]~174 , u0|timer_0|internal_counter[55]~174, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[7] , u0|timer_0|period_halfword_3_register[7], lab7, 1
instance = comp, \u0|timer_0|internal_counter[55] , u0|timer_0|internal_counter[55], lab7, 1
instance = comp, \u0|timer_0|internal_counter[56]~176 , u0|timer_0|internal_counter[56]~176, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[8] , u0|timer_0|period_halfword_3_register[8], lab7, 1
instance = comp, \u0|timer_0|internal_counter[56] , u0|timer_0|internal_counter[56], lab7, 1
instance = comp, \u0|timer_0|internal_counter[57]~178 , u0|timer_0|internal_counter[57]~178, lab7, 1
instance = comp, \u0|timer_0|period_halfword_3_register[9] , u0|timer_0|period_halfword_3_register[9], lab7, 1
instance = comp, \u0|timer_0|internal_counter[57] , u0|timer_0|internal_counter[57], lab7, 1
instance = comp, \u0|timer_0|internal_counter[58] , u0|timer_0|internal_counter[58], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[58] , u0|timer_0|counter_snapshot[58], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[42] , u0|timer_0|counter_snapshot[42], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~60 , u0|timer_0|read_mux_out[10]~60, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[26] , u0|timer_0|counter_snapshot[26], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[10] , u0|timer_0|counter_snapshot[10], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~59 , u0|timer_0|read_mux_out[10]~59, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~57 , u0|timer_0|read_mux_out[10]~57, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[10]~61 , u0|timer_0|read_mux_out[10]~61, lab7, 1
instance = comp, \u0|timer_0|readdata[10] , u0|timer_0|readdata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[10] , u0|spi_0|endofpacketvalue_reg[10], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~21 , u0|spi_0|p1_data_to_cpu[10]~21, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[10] , u0|spi_0|spi_slave_select_holding_reg[10], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[10] , u0|spi_0|spi_slave_select_reg[10], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~22 , u0|spi_0|p1_data_to_cpu[10]~22, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~23 , u0|spi_0|p1_data_to_cpu[10]~23, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[10] , u0|spi_0|data_to_cpu[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~72 , u0|mm_interconnect_0|rsp_mux|src_data[10]~72, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~21 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[10] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~73 , u0|mm_interconnect_0|rsp_mux|src_data[10]~73, lab7, 1
instance = comp, \u0|leds_pio|data_out[10] , u0|leds_pio|data_out[10], lab7, 1
instance = comp, \u0|leds_pio|readdata[10] , u0|leds_pio|readdata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[10]~feeder , u0|hex_digits_pio|data_out[10]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[10] , u0|hex_digits_pio|data_out[10], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[10] , u0|hex_digits_pio|readdata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10 , u0|mm_interconnect_0|rsp_mux|src_payload~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~75 , u0|mm_interconnect_0|rsp_mux|src_data[10]~75, lab7, 1
instance = comp, \u0|jtag_uart_0|ac~4 , u0|jtag_uart_0|ac~4, lab7, 1
instance = comp, \u0|jtag_uart_0|ac~2 , u0|jtag_uart_0|ac~2, lab7, 1
instance = comp, \u0|jtag_uart_0|ac~3 , u0|jtag_uart_0|ac~3, lab7, 1
instance = comp, \u0|jtag_uart_0|ac , u0|jtag_uart_0|ac, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~74 , u0|mm_interconnect_0|rsp_mux|src_data[10]~74, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~76 , u0|mm_interconnect_0|rsp_mux|src_data[10]~76, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~3 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~16 , u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24]~0 , u0|nios2_gen2_0|cpu|d_writedata[24]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24] , u0|nios2_gen2_0|cpu|d_writedata[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~7 , u0|mm_interconnect_0|cmd_mux_006|src_payload~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~1 , u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~108 , u0|nios2_gen2_0|cpu|F_iw[31]~108, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~109 , u0|nios2_gen2_0|cpu|F_iw[31]~109, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[31] , u0|nios2_gen2_0|cpu|D_iw[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7]~20 , u0|nios2_gen2_0|cpu|E_src1[7]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7] , u0|nios2_gen2_0|cpu|E_src1[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[6]~6 , u0|nios2_gen2_0|cpu|R_src2_lo[6]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6] , u0|nios2_gen2_0|cpu|E_src2[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~6 , u0|nios2_gen2_0|cpu|Add1~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5]~22 , u0|nios2_gen2_0|cpu|E_src1[5]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2 , u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4 , u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6 , u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5] , u0|nios2_gen2_0|cpu|E_src1[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[5]~7 , u0|nios2_gen2_0|cpu|R_src2_lo[5]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5] , u0|nios2_gen2_0|cpu|E_src2[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~7 , u0|nios2_gen2_0|cpu|Add1~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~8 , u0|nios2_gen2_0|cpu|Add1~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4]~23 , u0|nios2_gen2_0|cpu|E_src1[4]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4] , u0|nios2_gen2_0|cpu|E_src1[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~9 , u0|nios2_gen2_0|cpu|Add1~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~11 , u0|nios2_gen2_0|cpu|Add1~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~14 , u0|nios2_gen2_0|cpu|Add1~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~15 , u0|nios2_gen2_0|cpu|Add1~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~17 , u0|nios2_gen2_0|cpu|Add1~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~19 , u0|nios2_gen2_0|cpu|Add1~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~21 , u0|nios2_gen2_0|cpu|Add1~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~23 , u0|nios2_gen2_0|cpu|Add1~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~25 , u0|nios2_gen2_0|cpu|Add1~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~27 , u0|nios2_gen2_0|cpu|Add1~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~29 , u0|nios2_gen2_0|cpu|Add1~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~31 , u0|nios2_gen2_0|cpu|Add1~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~33 , u0|nios2_gen2_0|cpu|Add1~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~24 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[8] , u0|nios2_gen2_0|cpu|F_pc[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0 , u0|mm_interconnect_0|router_001|Equal1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~1 , u0|mm_interconnect_0|router_001|Equal1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src14_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src14_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_015|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_015|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_begintransfer~0 , u0|mm_interconnect_0|timer_0_s1_translator|av_begintransfer~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~0 , u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_015|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_015|src0_valid~0, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[9]~6 , u0|timer_0|counter_snapshot[9]~6, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[9] , u0|timer_0|counter_snapshot[9], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[25] , u0|timer_0|counter_snapshot[25], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~64 , u0|timer_0|read_mux_out[9]~64, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~62 , u0|timer_0|read_mux_out[9]~62, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[41] , u0|timer_0|counter_snapshot[41], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[57]~feeder , u0|timer_0|counter_snapshot[57]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[57] , u0|timer_0|counter_snapshot[57], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~65 , u0|timer_0|read_mux_out[9]~65, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~63 , u0|timer_0|read_mux_out[9]~63, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[9]~66 , u0|timer_0|read_mux_out[9]~66, lab7, 1
instance = comp, \u0|timer_0|readdata[9] , u0|timer_0|readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~65 , u0|mm_interconnect_0|rsp_mux|src_data[9]~65, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[9] , u0|hex_digits_pio|data_out[9], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[9] , u0|hex_digits_pio|readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~64 , u0|mm_interconnect_0|rsp_mux|src_data[9]~64, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~63 , u0|mm_interconnect_0|rsp_mux|src_data[9]~63, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[8]~3 , u0|spi_0|data_to_cpu[8]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_payload~6 , u0|mm_interconnect_0|cmd_mux_019|src_payload~6, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[9] , u0|spi_0|spi_slave_select_holding_reg[9], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[9] , u0|spi_0|spi_slave_select_reg[9], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~24 , u0|spi_0|p1_data_to_cpu[9]~24, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[9] , u0|spi_0|endofpacketvalue_reg[9], lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[3]~2 , u0|spi_0|data_to_cpu[3]~2, lab7, 1
instance = comp, \u0|spi_0|iEOP_reg , u0|spi_0|iEOP_reg, lab7, 1
instance = comp, \u0|spi_0|status_wr_strobe , u0|spi_0|status_wr_strobe, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_payload~9 , u0|mm_interconnect_0|cmd_mux_019|src_payload~9, lab7, 1
instance = comp, \u0|spi_0|write_tx_holding , u0|spi_0|write_tx_holding, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[2] , u0|spi_0|tx_holding_reg[2], lab7, 1
instance = comp, \u0|spi_0|SCLK_reg~0 , u0|spi_0|SCLK_reg~0, lab7, 1
instance = comp, \u0|spi_0|Equal9~1 , u0|spi_0|Equal9~1, lab7, 1
instance = comp, \u0|spi_0|SCLK_reg~1 , u0|spi_0|SCLK_reg~1, lab7, 1
instance = comp, \u0|spi_0|SCLK_reg , u0|spi_0|SCLK_reg, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_payload~7 , u0|mm_interconnect_0|cmd_mux_019|src_payload~7, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[1] , u0|spi_0|tx_holding_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_payload~1 , u0|mm_interconnect_0|cmd_mux_019|src_payload~1, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[0] , u0|spi_0|tx_holding_reg[0], lab7, 1
instance = comp, \ARDUINO_IO[12]~input , ARDUINO_IO[12]~input, lab7, 1
instance = comp, \u0|spi_0|MISO_reg~0 , u0|spi_0|MISO_reg~0, lab7, 1
instance = comp, \u0|spi_0|MISO_reg , u0|spi_0|MISO_reg, lab7, 1
instance = comp, \u0|spi_0|shift_reg~6 , u0|spi_0|shift_reg~6, lab7, 1
instance = comp, \u0|spi_0|shift_reg[5]~10 , u0|spi_0|shift_reg[5]~10, lab7, 1
instance = comp, \u0|spi_0|shift_reg[0] , u0|spi_0|shift_reg[0], lab7, 1
instance = comp, \u0|spi_0|shift_reg~7 , u0|spi_0|shift_reg~7, lab7, 1
instance = comp, \u0|spi_0|shift_reg[1] , u0|spi_0|shift_reg[1], lab7, 1
instance = comp, \u0|spi_0|shift_reg~8 , u0|spi_0|shift_reg~8, lab7, 1
instance = comp, \u0|spi_0|shift_reg[2] , u0|spi_0|shift_reg[2], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[2]~feeder , u0|spi_0|rx_holding_reg[2]~feeder, lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[2] , u0|spi_0|rx_holding_reg[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_payload~8 , u0|mm_interconnect_0|cmd_mux_019|src_payload~8, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[3]~feeder , u0|spi_0|endofpacketvalue_reg[3]~feeder, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[3] , u0|spi_0|endofpacketvalue_reg[3], lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[3] , u0|spi_0|tx_holding_reg[3], lab7, 1
instance = comp, \u0|spi_0|shift_reg~9 , u0|spi_0|shift_reg~9, lab7, 1
instance = comp, \u0|spi_0|shift_reg[3] , u0|spi_0|shift_reg[3], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[3] , u0|spi_0|rx_holding_reg[3], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[2] , u0|spi_0|endofpacketvalue_reg[2], lab7, 1
instance = comp, \u0|spi_0|EOP~1 , u0|spi_0|EOP~1, lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[1]~feeder , u0|spi_0|rx_holding_reg[1]~feeder, lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[1] , u0|spi_0|rx_holding_reg[1], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[0]~feeder , u0|spi_0|endofpacketvalue_reg[0]~feeder, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[0] , u0|spi_0|endofpacketvalue_reg[0], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[0] , u0|spi_0|rx_holding_reg[0], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[1]~feeder , u0|spi_0|endofpacketvalue_reg[1]~feeder, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[1] , u0|spi_0|endofpacketvalue_reg[1], lab7, 1
instance = comp, \u0|spi_0|EOP~0 , u0|spi_0|EOP~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_payload~10 , u0|mm_interconnect_0|cmd_mux_019|src_payload~10, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[5]~feeder , u0|spi_0|endofpacketvalue_reg[5]~feeder, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[5] , u0|spi_0|endofpacketvalue_reg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_payload~5 , u0|mm_interconnect_0|cmd_mux_019|src_payload~5, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[4] , u0|spi_0|tx_holding_reg[4], lab7, 1
instance = comp, \u0|spi_0|shift_reg~5 , u0|spi_0|shift_reg~5, lab7, 1
instance = comp, \u0|spi_0|shift_reg[4] , u0|spi_0|shift_reg[4], lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[5]~feeder , u0|spi_0|tx_holding_reg[5]~feeder, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[5] , u0|spi_0|tx_holding_reg[5], lab7, 1
instance = comp, \u0|spi_0|shift_reg~4 , u0|spi_0|shift_reg~4, lab7, 1
instance = comp, \u0|spi_0|shift_reg[5] , u0|spi_0|shift_reg[5], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[5] , u0|spi_0|rx_holding_reg[5], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[4] , u0|spi_0|rx_holding_reg[4], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[4]~feeder , u0|spi_0|endofpacketvalue_reg[4]~feeder, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[4] , u0|spi_0|endofpacketvalue_reg[4], lab7, 1
instance = comp, \u0|spi_0|EOP~2 , u0|spi_0|EOP~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_payload~3 , u0|mm_interconnect_0|cmd_mux_019|src_payload~3, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[6] , u0|spi_0|endofpacketvalue_reg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_payload~2 , u0|mm_interconnect_0|cmd_mux_019|src_payload~2, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[7]~feeder , u0|spi_0|tx_holding_reg[7]~feeder, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[7] , u0|spi_0|tx_holding_reg[7], lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[6]~feeder , u0|spi_0|tx_holding_reg[6]~feeder, lab7, 1
instance = comp, \u0|spi_0|tx_holding_reg[6] , u0|spi_0|tx_holding_reg[6], lab7, 1
instance = comp, \u0|spi_0|shift_reg~3 , u0|spi_0|shift_reg~3, lab7, 1
instance = comp, \u0|spi_0|shift_reg[6] , u0|spi_0|shift_reg[6], lab7, 1
instance = comp, \u0|spi_0|shift_reg~2 , u0|spi_0|shift_reg~2, lab7, 1
instance = comp, \u0|spi_0|shift_reg[7] , u0|spi_0|shift_reg[7], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[7] , u0|spi_0|rx_holding_reg[7], lab7, 1
instance = comp, \u0|spi_0|rx_holding_reg[6] , u0|spi_0|rx_holding_reg[6], lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[7]~feeder , u0|spi_0|endofpacketvalue_reg[7]~feeder, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[7] , u0|spi_0|endofpacketvalue_reg[7], lab7, 1
instance = comp, \u0|spi_0|EOP~3 , u0|spi_0|EOP~3, lab7, 1
instance = comp, \u0|spi_0|EOP~4 , u0|spi_0|EOP~4, lab7, 1
instance = comp, \u0|spi_0|EOP~7 , u0|spi_0|EOP~7, lab7, 1
instance = comp, \u0|spi_0|EOP~6 , u0|spi_0|EOP~6, lab7, 1
instance = comp, \u0|spi_0|EOP~5 , u0|spi_0|EOP~5, lab7, 1
instance = comp, \u0|spi_0|EOP~8 , u0|spi_0|EOP~8, lab7, 1
instance = comp, \u0|spi_0|EOP~9 , u0|spi_0|EOP~9, lab7, 1
instance = comp, \u0|spi_0|p1_rd_strobe~0 , u0|spi_0|p1_rd_strobe~0, lab7, 1
instance = comp, \u0|spi_0|rd_strobe , u0|spi_0|rd_strobe, lab7, 1
instance = comp, \u0|spi_0|p1_data_rd_strobe~0 , u0|spi_0|p1_data_rd_strobe~0, lab7, 1
instance = comp, \u0|spi_0|p1_data_rd_strobe , u0|spi_0|p1_data_rd_strobe, lab7, 1
instance = comp, \u0|spi_0|EOP~10 , u0|spi_0|EOP~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_payload~11 , u0|mm_interconnect_0|cmd_mux_019|src_payload~11, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[14] , u0|spi_0|endofpacketvalue_reg[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_payload~14 , u0|mm_interconnect_0|cmd_mux_019|src_payload~14, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[13] , u0|spi_0|endofpacketvalue_reg[13], lab7, 1
instance = comp, \u0|spi_0|EOP~11 , u0|spi_0|EOP~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_payload~4 , u0|mm_interconnect_0|cmd_mux_019|src_payload~4, lab7, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[8] , u0|spi_0|endofpacketvalue_reg[8], lab7, 1
instance = comp, \u0|spi_0|EOP~12 , u0|spi_0|EOP~12, lab7, 1
instance = comp, \u0|spi_0|EOP~13 , u0|spi_0|EOP~13, lab7, 1
instance = comp, \u0|spi_0|EOP~14 , u0|spi_0|EOP~14, lab7, 1
instance = comp, \u0|spi_0|EOP , u0|spi_0|EOP, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~25 , u0|spi_0|p1_data_to_cpu[9]~25, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~26 , u0|spi_0|p1_data_to_cpu[9]~26, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~27 , u0|spi_0|p1_data_to_cpu[9]~27, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[9] , u0|spi_0|data_to_cpu[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~66 , u0|mm_interconnect_0|rsp_mux|src_data[9]~66, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9] , u0|mm_interconnect_0|rsp_mux|src_data[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~1 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~14 , u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[11]~4 , u0|nios2_gen2_0|cpu|E_st_data[11]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[11] , u0|nios2_gen2_0|cpu|d_writedata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~13 , u0|mm_interconnect_0|cmd_mux_006|src_payload~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~9 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8 , u0|mm_interconnect_0|rsp_mux|src_payload~8, lab7, 1
instance = comp, \u0|leds_pio|data_out[8] , u0|leds_pio|data_out[8], lab7, 1
instance = comp, \u0|leds_pio|readdata[8] , u0|leds_pio|readdata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~10 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~10, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~67 , u0|timer_0|read_mux_out[8]~67, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[8]~7 , u0|timer_0|counter_snapshot[8]~7, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[8] , u0|timer_0|counter_snapshot[8], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[24] , u0|timer_0|counter_snapshot[24], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~69 , u0|timer_0|read_mux_out[8]~69, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~68 , u0|timer_0|read_mux_out[8]~68, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[56] , u0|timer_0|counter_snapshot[56], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[40] , u0|timer_0|counter_snapshot[40], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~70 , u0|timer_0|read_mux_out[8]~70, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[8]~71 , u0|timer_0|read_mux_out[8]~71, lab7, 1
instance = comp, \u0|timer_0|readdata[8] , u0|timer_0|readdata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|spi_0|iE_reg , u0|spi_0|iE_reg, lab7, 1
instance = comp, \u0|spi_0|data_rd_strobe~feeder , u0|spi_0|data_rd_strobe~feeder, lab7, 1
instance = comp, \u0|spi_0|data_rd_strobe , u0|spi_0|data_rd_strobe, lab7, 1
instance = comp, \u0|spi_0|RRDY~0 , u0|spi_0|RRDY~0, lab7, 1
instance = comp, \u0|spi_0|RRDY , u0|spi_0|RRDY, lab7, 1
instance = comp, \u0|spi_0|ROE~0 , u0|spi_0|ROE~0, lab7, 1
instance = comp, \u0|spi_0|ROE , u0|spi_0|ROE, lab7, 1
instance = comp, \u0|spi_0|TRDY~0 , u0|spi_0|TRDY~0, lab7, 1
instance = comp, \u0|spi_0|TOE~0 , u0|spi_0|TOE~0, lab7, 1
instance = comp, \u0|spi_0|TOE , u0|spi_0|TOE, lab7, 1
instance = comp, \u0|spi_0|E , u0|spi_0|E, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~29 , u0|spi_0|p1_data_to_cpu[8]~29, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[8]~feeder , u0|spi_0|spi_slave_select_holding_reg[8]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[8] , u0|spi_0|spi_slave_select_holding_reg[8], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[8] , u0|spi_0|spi_slave_select_reg[8], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~28 , u0|spi_0|p1_data_to_cpu[8]~28, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~30 , u0|spi_0|p1_data_to_cpu[8]~30, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~31 , u0|spi_0|p1_data_to_cpu[8]~31, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[8] , u0|spi_0|data_to_cpu[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~62 , u0|mm_interconnect_0|rsp_mux|src_data[8]~62, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~11 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~23 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[8] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~8 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~feeder , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~13 , u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[14]~6 , u0|nios2_gen2_0|cpu|E_st_data[14]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[14] , u0|nios2_gen2_0|cpu|d_writedata[14], lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[14] , u0|hex_digits_pio|data_out[14], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[14] , u0|hex_digits_pio|readdata[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[14] , u0|spi_0|spi_slave_select_holding_reg[14], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[14] , u0|spi_0|spi_slave_select_reg[14], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[14]~16 , u0|spi_0|p1_data_to_cpu[14]~16, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[14] , u0|spi_0|data_to_cpu[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~82 , u0|mm_interconnect_0|rsp_mux|src_data[14]~82, lab7, 1
instance = comp, \u0|jtag_uart_0|woverflow~3 , u0|jtag_uart_0|woverflow~3, lab7, 1
instance = comp, \u0|jtag_uart_0|woverflow~2 , u0|jtag_uart_0|woverflow~2, lab7, 1
instance = comp, \u0|jtag_uart_0|woverflow , u0|jtag_uart_0|woverflow, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~13 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[14] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~81 , u0|mm_interconnect_0|rsp_mux|src_data[14]~81, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13 , u0|mm_interconnect_0|rsp_mux|src_payload~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~32 , u0|timer_0|read_mux_out[14]~32, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[30] , u0|timer_0|counter_snapshot[30], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[14]~4 , u0|timer_0|counter_snapshot[14]~4, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[14] , u0|timer_0|counter_snapshot[14], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~34 , u0|timer_0|read_mux_out[14]~34, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[62]~feeder , u0|timer_0|counter_snapshot[62]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[62] , u0|timer_0|counter_snapshot[62], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[46] , u0|timer_0|counter_snapshot[46], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~35 , u0|timer_0|read_mux_out[14]~35, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~33 , u0|timer_0|read_mux_out[14]~33, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[14]~36 , u0|timer_0|read_mux_out[14]~36, lab7, 1
instance = comp, \u0|timer_0|readdata[14] , u0|timer_0|readdata[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~83 , u0|mm_interconnect_0|rsp_mux|src_data[14]~83, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14] , u0|mm_interconnect_0|rsp_mux|src_data[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~6 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6 , u0|mm_interconnect_0|rsp_mux|src_payload~6, lab7, 1
instance = comp, \u0|keycode|always0~3 , u0|keycode|always0~3, lab7, 1
instance = comp, \u0|keycode|data_out[6] , u0|keycode|data_out[6], lab7, 1
instance = comp, \u0|keycode|readdata[6] , u0|keycode|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~25 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[6] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~7 , u0|mm_interconnect_0|cmd_mux|src_payload~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~2 , u0|mm_interconnect_0|cmd_mux|src_payload~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~19 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~19, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~18 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~18, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~16 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~16, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~17 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~17, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[2] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[2], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[3] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[3], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[4] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[4], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[5] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[5], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[6] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[6], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[7] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[7], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[6]~8 , u0|jtag_uart_0|av_readdata[6]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~48 , u0|mm_interconnect_0|rsp_mux|src_data[6]~48, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~49 , u0|mm_interconnect_0|rsp_mux|src_data[6]~49, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src16_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src16_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|src_valid~0 , u0|mm_interconnect_0|cmd_mux_017|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_017|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_017|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_017|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|WideOr1 , u0|mm_interconnect_0|cmd_mux_017|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|src_data[67] , u0|mm_interconnect_0|cmd_mux_017|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|keycode3_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|keycode3_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|keycode3|always0~4 , u0|keycode3|always0~4, lab7, 1
instance = comp, \u0|keycode3|always0~2 , u0|keycode3|always0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter~5 , u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|keycode3_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent|cp_ready~0 , u0|mm_interconnect_0|keycode3_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_017|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|packet_in_progress , u0|mm_interconnect_0|cmd_mux_017|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|update_grant~0 , u0|mm_interconnect_0|cmd_mux_017|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|update_grant~1 , u0|mm_interconnect_0|cmd_mux_017|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_017|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_017|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_017|saved_grant[0], lab7, 1
instance = comp, \u0|keycode3|Equal0~0 , u0|keycode3|Equal0~0, lab7, 1
instance = comp, \u0|keycode3|data_out[6]~feeder , u0|keycode3|data_out[6]~feeder, lab7, 1
instance = comp, \u0|keycode3|always0~3 , u0|keycode3|always0~3, lab7, 1
instance = comp, \u0|keycode3|data_out[6] , u0|keycode3|data_out[6], lab7, 1
instance = comp, \u0|keycode3|readdata[6] , u0|keycode3|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|keycode4|data_out[6]~feeder , u0|keycode4|data_out[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_018|saved_grant[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_018|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|packet_in_progress , u0|mm_interconnect_0|cmd_mux_018|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_018|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_018|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|WideOr1 , u0|mm_interconnect_0|cmd_mux_018|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_data[67] , u0|mm_interconnect_0|cmd_mux_018|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|keycode4_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|keycode4_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|keycode4_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|keycode4_s1_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|keycode4_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|keycode4_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_agent|cp_ready~0 , u0|mm_interconnect_0|keycode4_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|update_grant~0 , u0|mm_interconnect_0|cmd_mux_018|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|update_grant~1 , u0|mm_interconnect_0|cmd_mux_018|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_018|saved_grant[0], lab7, 1
instance = comp, \u0|keycode4|always0~0 , u0|keycode4|always0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|keycode4_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|keycode4_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|keycode4|always0~1 , u0|keycode4|always0~1, lab7, 1
instance = comp, \u0|keycode4|data_out[6] , u0|keycode4|data_out[6], lab7, 1
instance = comp, \u0|keycode4|readdata[6] , u0|keycode4|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|keycode4_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|keycode3_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_017|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_017|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem[0][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_018|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_018|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~52 , u0|mm_interconnect_0|rsp_mux|src_data[6]~52, lab7, 1
instance = comp, \u0|leds_pio|data_out[6] , u0|leds_pio|data_out[6], lab7, 1
instance = comp, \u0|leds_pio|readdata[6] , u0|leds_pio|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[6] , u0|hex_digits_pio|data_out[6], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[6] , u0|hex_digits_pio|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~50 , u0|mm_interconnect_0|rsp_mux|src_data[6]~50, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_016|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_016|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_016|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|packet_in_progress , u0|mm_interconnect_0|cmd_mux_016|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|update_grant~0 , u0|mm_interconnect_0|cmd_mux_016|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|update_grant~1 , u0|mm_interconnect_0|cmd_mux_016|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_016|saved_grant[0], lab7, 1
instance = comp, \u0|keycode2|Equal0~0 , u0|keycode2|Equal0~0, lab7, 1
instance = comp, \u0|keycode2|always0~3 , u0|keycode2|always0~3, lab7, 1
instance = comp, \u0|keycode2|data_out[6] , u0|keycode2|data_out[6], lab7, 1
instance = comp, \u0|keycode2|readdata[6] , u0|keycode2|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[38] , u0|timer_0|counter_snapshot[38], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[54] , u0|timer_0|counter_snapshot[54], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~80 , u0|timer_0|read_mux_out[6]~80, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[6]~8 , u0|timer_0|counter_snapshot[6]~8, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[6] , u0|timer_0|counter_snapshot[6], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[22] , u0|timer_0|counter_snapshot[22], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~79 , u0|timer_0|read_mux_out[6]~79, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~78 , u0|timer_0|read_mux_out[6]~78, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~77 , u0|timer_0|read_mux_out[6]~77, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[6]~81 , u0|timer_0|read_mux_out[6]~81, lab7, 1
instance = comp, \u0|timer_0|readdata[6] , u0|timer_0|readdata[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~51 , u0|mm_interconnect_0|rsp_mux|src_data[6]~51, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[6] , u0|spi_0|spi_slave_select_holding_reg[6], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[6] , u0|spi_0|spi_slave_select_reg[6], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~35 , u0|spi_0|p1_data_to_cpu[6]~35, lab7, 1
instance = comp, \u0|spi_0|iTRDY_reg , u0|spi_0|iTRDY_reg, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~36 , u0|spi_0|p1_data_to_cpu[6]~36, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[2]~1 , u0|spi_0|data_to_cpu[2]~1, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~37 , u0|spi_0|p1_data_to_cpu[6]~37, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[6] , u0|spi_0|data_to_cpu[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6]~feeder , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~53 , u0|mm_interconnect_0|rsp_mux|src_data[6]~53, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~54 , u0|mm_interconnect_0|rsp_mux|src_data[6]~54, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~7 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[1]~0 , u0|nios2_gen2_0|cpu|av_ld_byte0_data[1]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~11 , u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5]~feeder , u0|nios2_gen2_0|cpu|d_writedata[5]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5] , u0|nios2_gen2_0|cpu|d_writedata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~6 , u0|mm_interconnect_0|cmd_mux|src_payload~6, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~14 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~14, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~15 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~15, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[1] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|wdata[1], lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[7]~7 , u0|jtag_uart_0|av_readdata[7]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~24 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[7] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~55 , u0|mm_interconnect_0|rsp_mux|src_data[7]~55, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7 , u0|mm_interconnect_0|rsp_mux|src_payload~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~56 , u0|mm_interconnect_0|rsp_mux|src_data[7]~56, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[7] , u0|hex_digits_pio|data_out[7], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[7] , u0|hex_digits_pio|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|leds_pio|data_out[7]~feeder , u0|leds_pio|data_out[7]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[7] , u0|leds_pio|data_out[7], lab7, 1
instance = comp, \u0|leds_pio|readdata[7] , u0|leds_pio|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~57 , u0|mm_interconnect_0|rsp_mux|src_data[7]~57, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[23] , u0|timer_0|counter_snapshot[23], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[7] , u0|timer_0|counter_snapshot[7], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~74 , u0|timer_0|read_mux_out[7]~74, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~73 , u0|timer_0|read_mux_out[7]~73, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[39] , u0|timer_0|counter_snapshot[39], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[55] , u0|timer_0|counter_snapshot[55], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~75 , u0|timer_0|read_mux_out[7]~75, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~72 , u0|timer_0|read_mux_out[7]~72, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[7]~76 , u0|timer_0|read_mux_out[7]~76, lab7, 1
instance = comp, \u0|timer_0|readdata[7] , u0|timer_0|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|keycode2|data_out[7]~feeder , u0|keycode2|data_out[7]~feeder, lab7, 1
instance = comp, \u0|keycode2|data_out[7] , u0|keycode2|data_out[7], lab7, 1
instance = comp, \u0|keycode2|readdata[7] , u0|keycode2|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~58 , u0|mm_interconnect_0|rsp_mux|src_data[7]~58, lab7, 1
instance = comp, \u0|keycode4|data_out[7] , u0|keycode4|data_out[7], lab7, 1
instance = comp, \u0|keycode4|readdata[7] , u0|keycode4|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|keycode4_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|keycode3|data_out[7]~feeder , u0|keycode3|data_out[7]~feeder, lab7, 1
instance = comp, \u0|keycode3|data_out[7] , u0|keycode3|data_out[7], lab7, 1
instance = comp, \u0|keycode3|readdata[7] , u0|keycode3|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~59 , u0|mm_interconnect_0|rsp_mux|src_data[7]~59, lab7, 1
instance = comp, \u0|spi_0|iRRDY_reg , u0|spi_0|iRRDY_reg, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[7] , u0|spi_0|spi_slave_select_holding_reg[7], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[7] , u0|spi_0|spi_slave_select_reg[7], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~32 , u0|spi_0|p1_data_to_cpu[7]~32, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~33 , u0|spi_0|p1_data_to_cpu[7]~33, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~34 , u0|spi_0|p1_data_to_cpu[7]~34, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[7] , u0|spi_0|data_to_cpu[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7]~feeder , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~60 , u0|mm_interconnect_0|rsp_mux|src_data[7]~60, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~61 , u0|mm_interconnect_0|rsp_mux|src_data[7]~61, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~8 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_fill_bit~0 , u0|nios2_gen2_0|cpu|av_fill_bit~0, lab7, 1
instance = comp, \u0|leds_pio|data_out[13] , u0|leds_pio|data_out[13], lab7, 1
instance = comp, \u0|leds_pio|readdata[13] , u0|leds_pio|readdata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[45] , u0|timer_0|counter_snapshot[45], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[61]~feeder , u0|timer_0|counter_snapshot[61]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[61] , u0|timer_0|counter_snapshot[61], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~50 , u0|timer_0|read_mux_out[13]~50, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~48 , u0|timer_0|read_mux_out[13]~48, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~47 , u0|timer_0|read_mux_out[13]~47, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[29]~feeder , u0|timer_0|counter_snapshot[29]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[29] , u0|timer_0|counter_snapshot[29], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[13] , u0|timer_0|counter_snapshot[13], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~49 , u0|timer_0|read_mux_out[13]~49, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[13]~51 , u0|timer_0|read_mux_out[13]~51, lab7, 1
instance = comp, \u0|timer_0|readdata[13] , u0|timer_0|readdata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~13 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~14 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~16 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[13] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~80 , u0|mm_interconnect_0|rsp_mux|src_data[13]~80, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[13]~feeder , u0|hex_digits_pio|data_out[13]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[13] , u0|hex_digits_pio|data_out[13], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[13] , u0|hex_digits_pio|readdata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12 , u0|mm_interconnect_0|rsp_mux|src_payload~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~15 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~15, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[13] , u0|spi_0|spi_slave_select_holding_reg[13], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[13] , u0|spi_0|spi_slave_select_reg[13], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[13]~19 , u0|spi_0|p1_data_to_cpu[13]~19, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[13] , u0|spi_0|data_to_cpu[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13]~feeder , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~12 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~5 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~feeder , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~5 , u0|mm_interconnect_0|rsp_mux|src_payload~5, lab7, 1
instance = comp, \u0|keycode|data_out[5] , u0|keycode|data_out[5], lab7, 1
instance = comp, \u0|keycode|readdata[5] , u0|keycode|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~12 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[5] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[5]~6 , u0|jtag_uart_0|av_readdata[5]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~41 , u0|mm_interconnect_0|rsp_mux|src_data[5]~41, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~42 , u0|mm_interconnect_0|rsp_mux|src_data[5]~42, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[21]~feeder , u0|timer_0|counter_snapshot[21]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[21] , u0|timer_0|counter_snapshot[21], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[5] , u0|timer_0|counter_snapshot[5], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~29 , u0|timer_0|read_mux_out[5]~29, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[37] , u0|timer_0|counter_snapshot[37], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[53] , u0|timer_0|counter_snapshot[53], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~30 , u0|timer_0|read_mux_out[5]~30, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~28 , u0|timer_0|read_mux_out[5]~28, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~27 , u0|timer_0|read_mux_out[5]~27, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[5]~31 , u0|timer_0|read_mux_out[5]~31, lab7, 1
instance = comp, \u0|timer_0|readdata[5] , u0|timer_0|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|keycode2|data_out[5] , u0|keycode2|data_out[5], lab7, 1
instance = comp, \u0|keycode2|readdata[5] , u0|keycode2|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~44 , u0|mm_interconnect_0|rsp_mux|src_data[5]~44, lab7, 1
instance = comp, \u0|keycode4|data_out[5]~feeder , u0|keycode4|data_out[5]~feeder, lab7, 1
instance = comp, \u0|keycode4|data_out[5] , u0|keycode4|data_out[5], lab7, 1
instance = comp, \u0|keycode4|readdata[5] , u0|keycode4|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|keycode4_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|keycode3|data_out[5] , u0|keycode3|data_out[5], lab7, 1
instance = comp, \u0|keycode3|readdata[5] , u0|keycode3|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~45 , u0|mm_interconnect_0|rsp_mux|src_data[5]~45, lab7, 1
instance = comp, \u0|leds_pio|data_out[5]~feeder , u0|leds_pio|data_out[5]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[5] , u0|leds_pio|data_out[5], lab7, 1
instance = comp, \u0|leds_pio|readdata[5] , u0|leds_pio|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[5] , u0|hex_digits_pio|data_out[5], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[5] , u0|hex_digits_pio|readdata[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~43 , u0|mm_interconnect_0|rsp_mux|src_data[5]~43, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~12 , u0|spi_0|p1_data_to_cpu[5]~12, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[5] , u0|spi_0|spi_slave_select_holding_reg[5], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[5]~feeder , u0|spi_0|spi_slave_select_reg[5]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[5] , u0|spi_0|spi_slave_select_reg[5], lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[5]~0 , u0|spi_0|data_to_cpu[5]~0, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~13 , u0|spi_0|p1_data_to_cpu[5]~13, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~14 , u0|spi_0|p1_data_to_cpu[5]~14, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[5] , u0|spi_0|data_to_cpu[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~46 , u0|mm_interconnect_0|rsp_mux|src_data[5]~46, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~47 , u0|mm_interconnect_0|rsp_mux|src_data[5]~47, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~6 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10 , u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[10]~3 , u0|nios2_gen2_0|cpu|E_st_data[10]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[10] , u0|nios2_gen2_0|cpu|d_writedata[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~19 , u0|mm_interconnect_0|cmd_mux_006|src_payload~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~93 , u0|nios2_gen2_0|cpu|F_iw[30]~93, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~92 , u0|nios2_gen2_0|cpu|F_iw[30]~92, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~94 , u0|nios2_gen2_0|cpu|F_iw[30]~94, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[30] , u0|nios2_gen2_0|cpu|D_iw[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26]~1 , u0|nios2_gen2_0|cpu|E_src1[26]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26] , u0|nios2_gen2_0|cpu|E_src1[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[26]~2 , u0|nios2_gen2_0|cpu|E_logic_result[26]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26]~1 , u0|nios2_gen2_0|cpu|W_alu_result[26]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26] , u0|nios2_gen2_0|cpu|W_alu_result[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~9 , u0|mm_interconnect_0|router|src_channel[6]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~10 , u0|mm_interconnect_0|router|src_channel[6]~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_valid~0 , u0|mm_interconnect_0|cmd_mux_006|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~0 , u0|mm_interconnect_0|cmd_mux_006|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~1 , u0|mm_interconnect_0|cmd_mux_006|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[6]~13 , u0|mm_interconnect_0|router_001|src_channel[6]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[6]~17 , u0|mm_interconnect_0|router_001|src_channel[6]~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[6]~10 , u0|mm_interconnect_0|router_001|src_channel[6]~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[6]~11 , u0|mm_interconnect_0|router_001|src_channel[6]~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[6]~12 , u0|mm_interconnect_0|router_001|src_channel[6]~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[6]~14 , u0|mm_interconnect_0|router_001|src_channel[6]~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_006|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|WideOr1 , u0|mm_interconnect_0|cmd_mux_006|WideOr1, lab7, 1
instance = comp, \u0|onchip_memory2_0|wren~4 , u0|onchip_memory2_0|wren~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~4 , u0|mm_interconnect_0|rsp_mux|src_payload~4, lab7, 1
instance = comp, \u0|keycode|data_out[4] , u0|keycode|data_out[4], lab7, 1
instance = comp, \u0|keycode|readdata[4] , u0|keycode|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~6 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[4] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[4]~5 , u0|jtag_uart_0|av_readdata[4]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~34 , u0|mm_interconnect_0|rsp_mux|src_data[4]~34, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~35 , u0|mm_interconnect_0|rsp_mux|src_data[4]~35, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[4] , u0|hex_digits_pio|data_out[4], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[4] , u0|hex_digits_pio|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|leds_pio|data_out[4] , u0|leds_pio|data_out[4], lab7, 1
instance = comp, \u0|leds_pio|readdata[4] , u0|leds_pio|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~36 , u0|mm_interconnect_0|rsp_mux|src_data[4]~36, lab7, 1
instance = comp, \u0|keycode2|data_out[4]~feeder , u0|keycode2|data_out[4]~feeder, lab7, 1
instance = comp, \u0|keycode2|data_out[4] , u0|keycode2|data_out[4], lab7, 1
instance = comp, \u0|keycode2|readdata[4] , u0|keycode2|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[4]~feeder , u0|timer_0|counter_snapshot[4]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[4] , u0|timer_0|counter_snapshot[4], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[20] , u0|timer_0|counter_snapshot[20], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~24 , u0|timer_0|read_mux_out[4]~24, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~22 , u0|timer_0|read_mux_out[4]~22, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~23 , u0|timer_0|read_mux_out[4]~23, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[52] , u0|timer_0|counter_snapshot[52], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[36]~feeder , u0|timer_0|counter_snapshot[36]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[36] , u0|timer_0|counter_snapshot[36], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~25 , u0|timer_0|read_mux_out[4]~25, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[4]~26 , u0|timer_0|read_mux_out[4]~26, lab7, 1
instance = comp, \u0|timer_0|readdata[4] , u0|timer_0|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~37 , u0|mm_interconnect_0|rsp_mux|src_data[4]~37, lab7, 1
instance = comp, \u0|keycode3|data_out[4]~feeder , u0|keycode3|data_out[4]~feeder, lab7, 1
instance = comp, \u0|keycode3|data_out[4] , u0|keycode3|data_out[4], lab7, 1
instance = comp, \u0|keycode3|readdata[4] , u0|keycode3|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|keycode4|data_out[4]~feeder , u0|keycode4|data_out[4]~feeder, lab7, 1
instance = comp, \u0|keycode4|data_out[4] , u0|keycode4|data_out[4], lab7, 1
instance = comp, \u0|keycode4|readdata[4] , u0|keycode4|readdata[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|keycode4_s1_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~38 , u0|mm_interconnect_0|rsp_mux|src_data[4]~38, lab7, 1
instance = comp, \u0|spi_0|iTOE_reg , u0|spi_0|iTOE_reg, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[4]~feeder , u0|spi_0|spi_slave_select_holding_reg[4]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[4] , u0|spi_0|spi_slave_select_holding_reg[4], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[4] , u0|spi_0|spi_slave_select_reg[4], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~9 , u0|spi_0|p1_data_to_cpu[4]~9, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~10 , u0|spi_0|p1_data_to_cpu[4]~10, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~11 , u0|spi_0|p1_data_to_cpu[4]~11, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[4] , u0|spi_0|data_to_cpu[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~39 , u0|mm_interconnect_0|rsp_mux|src_data[4]~39, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~40 , u0|mm_interconnect_0|rsp_mux|src_data[4]~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~5 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9 , u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[7]~5 , u0|nios2_gen2_0|cpu|R_src2_lo[7]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7] , u0|nios2_gen2_0|cpu|E_src2[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~5 , u0|nios2_gen2_0|cpu|Add1~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[7]~19 , u0|nios2_gen2_0|cpu|E_logic_result[7]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7]~20 , u0|nios2_gen2_0|cpu|W_alu_result[7]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7] , u0|nios2_gen2_0|cpu|W_alu_result[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~0 , u0|mm_interconnect_0|router|Equal3~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|WideOr1~3 , u0|mm_interconnect_0|cmd_mux_012|WideOr1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|WideOr1 , u0|mm_interconnect_0|cmd_mux_012|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready , u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_012|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_012|src0_valid~0, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[3]~feeder , u0|hex_digits_pio|data_out[3]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[3] , u0|hex_digits_pio|data_out[3], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[3] , u0|hex_digits_pio|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|keycode|data_out[3] , u0|keycode|data_out[3], lab7, 1
instance = comp, \u0|keycode|readdata[3] , u0|keycode|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~28 , u0|mm_interconnect_0|rsp_mux|src_data[3]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~0 , u0|mm_interconnect_0|cmd_mux_003|src_payload~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|debugaccess , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|debugaccess, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~3 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[3] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~27 , u0|mm_interconnect_0|rsp_mux|src_data[3]~27, lab7, 1
instance = comp, \u0|leds_pio|data_out[3]~feeder , u0|leds_pio|data_out[3]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[3] , u0|leds_pio|data_out[3], lab7, 1
instance = comp, \u0|leds_pio|readdata[3] , u0|leds_pio|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|timer_0|control_register[3] , u0|timer_0|control_register[3], lab7, 1
instance = comp, \u0|timer_0|Equal9~1 , u0|timer_0|Equal9~1, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[51] , u0|timer_0|counter_snapshot[51], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[35] , u0|timer_0|counter_snapshot[35], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~20 , u0|timer_0|read_mux_out[3]~20, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~17 , u0|timer_0|read_mux_out[3]~17, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[3]~3 , u0|timer_0|counter_snapshot[3]~3, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[3] , u0|timer_0|counter_snapshot[3], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[19] , u0|timer_0|counter_snapshot[19], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~19 , u0|timer_0|read_mux_out[3]~19, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~18 , u0|timer_0|read_mux_out[3]~18, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3]~21 , u0|timer_0|read_mux_out[3]~21, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[3] , u0|timer_0|read_mux_out[3], lab7, 1
instance = comp, \u0|timer_0|readdata[3] , u0|timer_0|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~29 , u0|mm_interconnect_0|rsp_mux|src_data[3]~29, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[3]~4 , u0|jtag_uart_0|av_readdata[3]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~26 , u0|mm_interconnect_0|rsp_mux|src_data[3]~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~30 , u0|mm_interconnect_0|rsp_mux|src_data[3]~30, lab7, 1
instance = comp, \u0|keycode3|data_out[3] , u0|keycode3|data_out[3], lab7, 1
instance = comp, \u0|keycode3|readdata[3] , u0|keycode3|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|keycode2|data_out[3] , u0|keycode2|data_out[3], lab7, 1
instance = comp, \u0|keycode2|readdata[3] , u0|keycode2|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~31 , u0|mm_interconnect_0|rsp_mux|src_data[3]~31, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[3]~feeder , u0|spi_0|spi_slave_select_holding_reg[3]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[3] , u0|spi_0|spi_slave_select_holding_reg[3], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[3] , u0|spi_0|spi_slave_select_reg[3], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~6 , u0|spi_0|p1_data_to_cpu[3]~6, lab7, 1
instance = comp, \u0|spi_0|iROE_reg , u0|spi_0|iROE_reg, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~7 , u0|spi_0|p1_data_to_cpu[3]~7, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~8 , u0|spi_0|p1_data_to_cpu[3]~8, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[3] , u0|spi_0|data_to_cpu[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~32 , u0|mm_interconnect_0|rsp_mux|src_data[3]~32, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~33 , u0|mm_interconnect_0|rsp_mux|src_data[3]~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~4 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[3] , u0|nios2_gen2_0|cpu|W_ienable_reg[3], lab7, 1
instance = comp, \u0|spi_0|irq_reg~0 , u0|spi_0|irq_reg~0, lab7, 1
instance = comp, \u0|spi_0|irq_reg~1 , u0|spi_0|irq_reg~1, lab7, 1
instance = comp, \u0|spi_0|irq_reg~2 , u0|spi_0|irq_reg~2, lab7, 1
instance = comp, \u0|spi_0|irq_reg~3 , u0|spi_0|irq_reg~3, lab7, 1
instance = comp, \u0|spi_0|irq_reg , u0|spi_0|irq_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~0 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[3] , u0|nios2_gen2_0|cpu|W_ipending_reg[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8 , u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9 , u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[3] , u0|nios2_gen2_0|cpu|W_control_rd_data[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7 , u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8 , u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2]~feeder , u0|nios2_gen2_0|cpu|d_writedata[2]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2] , u0|nios2_gen2_0|cpu|d_writedata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~3 , u0|mm_interconnect_0|cmd_mux_003|src_payload~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[2] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2], lab7, 1
instance = comp, \u0|timer_0|delayed_unxcounter_is_zeroxx0 , u0|timer_0|delayed_unxcounter_is_zeroxx0, lab7, 1
instance = comp, \u0|timer_0|timeout_occurred~0 , u0|timer_0|timeout_occurred~0, lab7, 1
instance = comp, \u0|timer_0|timeout_occurred~1 , u0|timer_0|timeout_occurred~1, lab7, 1
instance = comp, \u0|timer_0|timeout_occurred , u0|timer_0|timeout_occurred, lab7, 1
instance = comp, \u0|timer_0|control_register[0] , u0|timer_0|control_register[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[2] , u0|nios2_gen2_0|cpu|W_ipending_reg[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6 , u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7 , u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[2] , u0|nios2_gen2_0|cpu|W_control_rd_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5 , u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3 , u0|mm_interconnect_0|rsp_mux|src_payload~3, lab7, 1
instance = comp, \u0|keycode|data_out[2] , u0|keycode|data_out[2], lab7, 1
instance = comp, \u0|keycode|readdata[2] , u0|keycode|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[2]~3 , u0|jtag_uart_0|av_readdata[2]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~19 , u0|mm_interconnect_0|rsp_mux|src_data[2]~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~20 , u0|mm_interconnect_0|rsp_mux|src_data[2]~20, lab7, 1
instance = comp, \u0|keycode4|data_out[2] , u0|keycode4|data_out[2], lab7, 1
instance = comp, \u0|keycode4|readdata[2] , u0|keycode4|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|keycode4_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|keycode3|data_out[2] , u0|keycode3|data_out[2], lab7, 1
instance = comp, \u0|keycode3|readdata[2] , u0|keycode3|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~23 , u0|mm_interconnect_0|rsp_mux|src_data[2]~23, lab7, 1
instance = comp, \u0|keycode2|data_out[2] , u0|keycode2|data_out[2], lab7, 1
instance = comp, \u0|keycode2|readdata[2] , u0|keycode2|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|timer_0|control_register[2] , u0|timer_0|control_register[2], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~13 , u0|timer_0|read_mux_out[2]~13, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[50]~feeder , u0|timer_0|counter_snapshot[50]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[50] , u0|timer_0|counter_snapshot[50], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[34] , u0|timer_0|counter_snapshot[34], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~15 , u0|timer_0|read_mux_out[2]~15, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[2]~2 , u0|timer_0|counter_snapshot[2]~2, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[2] , u0|timer_0|counter_snapshot[2], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[18] , u0|timer_0|counter_snapshot[18], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~14 , u0|timer_0|read_mux_out[2]~14, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~12 , u0|timer_0|read_mux_out[2]~12, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2]~16 , u0|timer_0|read_mux_out[2]~16, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[2] , u0|timer_0|read_mux_out[2], lab7, 1
instance = comp, \u0|timer_0|readdata[2] , u0|timer_0|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~22 , u0|mm_interconnect_0|rsp_mux|src_data[2]~22, lab7, 1
instance = comp, \u0|leds_pio|data_out[2] , u0|leds_pio|data_out[2], lab7, 1
instance = comp, \u0|leds_pio|readdata[2] , u0|leds_pio|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[2]~feeder , u0|hex_digits_pio|data_out[2]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[2] , u0|hex_digits_pio|data_out[2], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[2] , u0|hex_digits_pio|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~21 , u0|mm_interconnect_0|rsp_mux|src_data[2]~21, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[2] , u0|spi_0|spi_slave_select_holding_reg[2], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[2] , u0|spi_0|spi_slave_select_reg[2], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[2]~4 , u0|spi_0|p1_data_to_cpu[2]~4, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[2]~5 , u0|spi_0|p1_data_to_cpu[2]~5, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[2] , u0|spi_0|data_to_cpu[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2]~feeder , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~24 , u0|mm_interconnect_0|rsp_mux|src_data[2]~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~25 , u0|mm_interconnect_0|rsp_mux|src_data[2]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~3 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6 , u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[15]~7 , u0|nios2_gen2_0|cpu|E_st_data[15]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[15] , u0|nios2_gen2_0|cpu|d_writedata[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~13 , u0|mm_interconnect_0|cmd_mux_003|src_payload~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[15] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~12 , u0|mm_interconnect_0|cmd_mux_003|src_payload~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[14] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~28 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[29] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~95 , u0|nios2_gen2_0|cpu|F_iw[29]~95, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~96 , u0|nios2_gen2_0|cpu|F_iw[29]~96, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~97 , u0|nios2_gen2_0|cpu|F_iw[29]~97, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[29] , u0|nios2_gen2_0|cpu|D_iw[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2]~24 , u0|nios2_gen2_0|cpu|E_src1[2]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2] , u0|nios2_gen2_0|cpu|E_src1[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[2] , u0|nios2_gen2_0|cpu|E_shift_rot_result[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~25 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[3] , u0|nios2_gen2_0|cpu|E_shift_rot_result[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~23 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[4] , u0|nios2_gen2_0|cpu|E_shift_rot_result[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~22 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[5] , u0|nios2_gen2_0|cpu|E_shift_rot_result[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~21 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[6] , u0|nios2_gen2_0|cpu|E_shift_rot_result[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~19 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[7] , u0|nios2_gen2_0|cpu|E_shift_rot_result[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~18 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[8] , u0|nios2_gen2_0|cpu|E_shift_rot_result[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~20 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[9] , u0|nios2_gen2_0|cpu|E_shift_rot_result[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~1 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[10] , u0|nios2_gen2_0|cpu|E_shift_rot_result[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~17 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[11] , u0|nios2_gen2_0|cpu|E_shift_rot_result[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~0 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[12] , u0|nios2_gen2_0|cpu|E_shift_rot_result[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~16 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[13] , u0|nios2_gen2_0|cpu|E_shift_rot_result[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~14 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[14] , u0|nios2_gen2_0|cpu|E_shift_rot_result[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~13 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[15] , u0|nios2_gen2_0|cpu|E_shift_rot_result[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[16] , u0|nios2_gen2_0|cpu|E_shift_rot_result[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~11 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[17] , u0|nios2_gen2_0|cpu|E_shift_rot_result[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~10 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[18] , u0|nios2_gen2_0|cpu|E_shift_rot_result[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~9 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[19] , u0|nios2_gen2_0|cpu|E_shift_rot_result[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~8 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[20] , u0|nios2_gen2_0|cpu|E_shift_rot_result[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~7 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[21] , u0|nios2_gen2_0|cpu|E_shift_rot_result[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~6 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[22] , u0|nios2_gen2_0|cpu|E_shift_rot_result[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~5 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[23] , u0|nios2_gen2_0|cpu|E_shift_rot_result[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~4 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[24] , u0|nios2_gen2_0|cpu|E_shift_rot_result[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~3 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[25] , u0|nios2_gen2_0|cpu|E_shift_rot_result[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~2 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[26] , u0|nios2_gen2_0|cpu|E_shift_rot_result[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~15 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[27] , u0|nios2_gen2_0|cpu|E_shift_rot_result[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[28] , u0|nios2_gen2_0|cpu|E_shift_rot_result[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[29] , u0|nios2_gen2_0|cpu|E_shift_rot_result[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[30] , u0|nios2_gen2_0|cpu|E_shift_rot_result[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[31] , u0|nios2_gen2_0|cpu|E_shift_rot_result[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0 , u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right , u0|nios2_gen2_0|cpu|R_ctrl_rot_right, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 , u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[0] , u0|nios2_gen2_0|cpu|E_shift_rot_result[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0] , u0|nios2_gen2_0|cpu|W_alu_result[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0 , u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[0] , u0|nios2_gen2_0|cpu|av_ld_align_cycle[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[1]~26 , u0|nios2_gen2_0|cpu|E_logic_result[1]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1]~27 , u0|nios2_gen2_0|cpu|W_alu_result[1]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1] , u0|nios2_gen2_0|cpu|W_alu_result[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1 , u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[1] , u0|nios2_gen2_0|cpu|av_ld_align_cycle[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~0 , u0|nios2_gen2_0|cpu|av_ld_rshift8~0, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[1]~2 , u0|jtag_uart_0|av_readdata[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress , u0|mm_interconnect_0|cmd_mux_004|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~0 , u0|mm_interconnect_0|cmd_mux_004|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~1 , u0|mm_interconnect_0|cmd_mux_004|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal14~0 , u0|mm_interconnect_0|router|Equal14~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_valid~0 , u0|mm_interconnect_0|cmd_mux_004|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_004|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_004|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|WideOr1 , u0|mm_interconnect_0|cmd_mux_004|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[38] , u0|mm_interconnect_0|cmd_mux_004|src_data[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[39] , u0|mm_interconnect_0|cmd_mux_004|src_data[39], lab7, 1
instance = comp, \u0|sdram_pll|pfdena_reg~0 , u0|sdram_pll|pfdena_reg~0, lab7, 1
instance = comp, \u0|sdram_pll|pfdena_reg~1 , u0|sdram_pll|pfdena_reg~1, lab7, 1
instance = comp, \u0|sdram_pll|pfdena_reg , u0|sdram_pll|pfdena_reg, lab7, 1
instance = comp, \u0|sdram_pll|readdata[0]~0 , u0|sdram_pll|readdata[0]~0, lab7, 1
instance = comp, \u0|sdram_pll|readdata[1]~2 , u0|sdram_pll|readdata[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[1] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_004|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~10 , u0|mm_interconnect_0|rsp_mux|src_data[1]~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~11 , u0|mm_interconnect_0|rsp_mux|src_data[1]~11, lab7, 1
instance = comp, \u0|keycode|data_out[1] , u0|keycode|data_out[1], lab7, 1
instance = comp, \u0|keycode|readdata[1] , u0|keycode|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~12 , u0|mm_interconnect_0|rsp_mux|src_data[1]~12, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[1] , u0|hex_digits_pio|data_out[1], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[1] , u0|hex_digits_pio|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|leds_pio|data_out[1]~feeder , u0|leds_pio|data_out[1]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[1] , u0|leds_pio|data_out[1], lab7, 1
instance = comp, \u0|leds_pio|readdata[1] , u0|leds_pio|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~13 , u0|mm_interconnect_0|rsp_mux|src_data[1]~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src13_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src13_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src13_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src13_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_valid~0 , u0|mm_interconnect_0|cmd_mux_014|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_014|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|packet_in_progress , u0|mm_interconnect_0|cmd_mux_014|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_014|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|update_grant~0 , u0|mm_interconnect_0|cmd_mux_014|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_014|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_014|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|WideOr1 , u0|mm_interconnect_0|cmd_mux_014|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_data[67] , u0|mm_interconnect_0|cmd_mux_014|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|m0_write~3 , u0|mm_interconnect_0|key_s1_agent|m0_write~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|m0_write~2 , u0|mm_interconnect_0|key_s1_agent|m0_write~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|cp_ready~1 , u0|mm_interconnect_0|key_s1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|cp_ready~0 , u0|mm_interconnect_0|key_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|cp_ready , u0|mm_interconnect_0|key_s1_agent|cp_ready, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|update_grant~1 , u0|mm_interconnect_0|cmd_mux_014|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_014|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_014|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_014|saved_grant[1], lab7, 1
instance = comp, \u0|key|Equal0~0 , u0|key|Equal0~0, lab7, 1
instance = comp, \KEY[1]~input , KEY[1]~input, lab7, 1
instance = comp, \u0|key|read_mux_out[1] , u0|key|read_mux_out[1], lab7, 1
instance = comp, \u0|key|readdata[1] , u0|key|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1]~feeder , u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~8 , u0|timer_0|read_mux_out[1]~8, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~7 , u0|timer_0|read_mux_out[1]~7, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[49]~feeder , u0|timer_0|counter_snapshot[49]~feeder, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[49] , u0|timer_0|counter_snapshot[49], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[33] , u0|timer_0|counter_snapshot[33], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~10 , u0|timer_0|read_mux_out[1]~10, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[1]~1 , u0|timer_0|counter_snapshot[1]~1, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[1] , u0|timer_0|counter_snapshot[1], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[17] , u0|timer_0|counter_snapshot[17], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~9 , u0|timer_0|read_mux_out[1]~9, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~11 , u0|timer_0|read_mux_out[1]~11, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1]~6 , u0|timer_0|read_mux_out[1]~6, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[1] , u0|timer_0|read_mux_out[1], lab7, 1
instance = comp, \u0|timer_0|readdata[1] , u0|timer_0|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_014|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_014|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~14 , u0|mm_interconnect_0|rsp_mux|src_data[1]~14, lab7, 1
instance = comp, \u0|keycode3|data_out[1]~feeder , u0|keycode3|data_out[1]~feeder, lab7, 1
instance = comp, \u0|keycode3|data_out[1] , u0|keycode3|data_out[1], lab7, 1
instance = comp, \u0|keycode3|readdata[1] , u0|keycode3|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|keycode2|data_out[1] , u0|keycode2|data_out[1], lab7, 1
instance = comp, \u0|keycode2|readdata[1] , u0|keycode2|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~15 , u0|mm_interconnect_0|rsp_mux|src_data[1]~15, lab7, 1
instance = comp, \u0|keycode4|data_out[1] , u0|keycode4|data_out[1], lab7, 1
instance = comp, \u0|keycode4|readdata[1] , u0|keycode4|readdata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|keycode4_s1_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~2 , u0|mm_interconnect_0|rsp_mux|src_payload~2, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[1]~feeder , u0|spi_0|spi_slave_select_holding_reg[1]~feeder, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[1] , u0|spi_0|spi_slave_select_holding_reg[1], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[1] , u0|spi_0|spi_slave_select_reg[1], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[1]~2 , u0|spi_0|p1_data_to_cpu[1]~2, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[1]~3 , u0|spi_0|p1_data_to_cpu[1]~3, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[1] , u0|spi_0|data_to_cpu[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~16 , u0|mm_interconnect_0|rsp_mux|src_data[1]~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~17 , u0|mm_interconnect_0|rsp_mux|src_data[1]~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~18 , u0|mm_interconnect_0|rsp_mux|src_data[1]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~9 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[1] , u0|nios2_gen2_0|cpu|W_ienable_reg[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[1] , u0|nios2_gen2_0|cpu|W_ipending_reg[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[1] , u0|nios2_gen2_0|cpu|W_control_rd_data[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3 , u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4 , u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[13]~5 , u0|nios2_gen2_0|cpu|E_st_data[13]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[13] , u0|nios2_gen2_0|cpu|d_writedata[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~15 , u0|mm_interconnect_0|cmd_mux_003|src_payload~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[13] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~81 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~81, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~67 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~67, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~68 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~68, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~69 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~69, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~70 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~70, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~63 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~63, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~64 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~64, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~14 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~11 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[26] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~41 , u0|nios2_gen2_0|cpu|F_iw[26]~41, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~42 , u0|nios2_gen2_0|cpu|F_iw[26]~42, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~43 , u0|nios2_gen2_0|cpu|F_iw[26]~43, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26] , u0|nios2_gen2_0|cpu|D_iw[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[12]~2 , u0|nios2_gen2_0|cpu|E_st_data[12]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[12] , u0|nios2_gen2_0|cpu|d_writedata[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~17 , u0|mm_interconnect_0|cmd_mux_003|src_payload~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[12] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~16 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~5 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~14 , u0|mm_interconnect_0|cmd_mux_003|src_payload~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[11] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~13 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~9 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~20 , u0|mm_interconnect_0|cmd_mux_003|src_payload~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[10] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~19 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~6 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~71 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~71, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~72 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~72, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~73 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~73, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~74 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~74, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~21 , u0|mm_interconnect_0|cmd_mux_003|src_payload~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[9] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~20 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~29 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[28] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~98 , u0|nios2_gen2_0|cpu|F_iw[28]~98, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~99 , u0|nios2_gen2_0|cpu|F_iw[28]~99, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[28] , u0|nios2_gen2_0|cpu|D_iw[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[0]~15 , u0|nios2_gen2_0|cpu|R_src1[0]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[0] , u0|nios2_gen2_0|cpu|E_src1[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1 , u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[1] , u0|nios2_gen2_0|cpu|d_byteenable[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[33] , u0|mm_interconnect_0|cmd_mux_003|src_data[33], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~22 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[9] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~30 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~31 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 , u0|mm_interconnect_0|rsp_mux_001|src_payload~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_015|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_015|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_019|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_019|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~32 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~32, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~33 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[9]~85 , u0|nios2_gen2_0|cpu|F_iw[9]~85, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9] , u0|nios2_gen2_0|cpu|D_iw[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[3]~11 , u0|nios2_gen2_0|cpu|R_src2_lo[3]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[3] , u0|nios2_gen2_0|cpu|E_src2[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~2 , u0|nios2_gen2_0|cpu|E_stall~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R~5 , u0|nios2_gen2_0|cpu|E_valid_from_R~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1 , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~0 , u0|nios2_gen2_0|cpu|E_stall~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~1 , u0|nios2_gen2_0|cpu|E_stall~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R~4 , u0|nios2_gen2_0|cpu|E_valid_from_R~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R , u0|nios2_gen2_0|cpu|E_valid_from_R, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[1]~14 , u0|nios2_gen2_0|cpu|R_src1[1]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1] , u0|nios2_gen2_0|cpu|E_src1[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0 , u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[0] , u0|nios2_gen2_0|cpu|d_byteenable[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|WideOr0~0 , u0|mm_interconnect_0|sdram_s1_agent|WideOr0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[35] , u0|mm_interconnect_0|cmd_mux_005|src_data[35], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[34] , u0|mm_interconnect_0|cmd_mux_005|src_data[34], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|WideOr0~1 , u0|mm_interconnect_0|sdram_s1_agent|WideOr0~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|WideOr0 , u0|mm_interconnect_0|sdram_s1_agent|WideOr0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|cp_ready~0 , u0|mm_interconnect_0|sdram_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[59] , u0|mm_interconnect_0|cmd_mux_005|src_data[59], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~15 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~15, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[40]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[40]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|always2~2 , u0|sdram|the_lab7soc_sdram_input_efifo_module|always2~2, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|wr_address~0 , u0|sdram|the_lab7soc_sdram_input_efifo_module|wr_address~0, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|wr_address , u0|sdram|the_lab7soc_sdram_input_efifo_module|wr_address, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write~1 , u0|mm_interconnect_0|sdram_s1_agent|m0_write~1, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[43]~1 , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[43]~1, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[40] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[40], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[40]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[40]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[43]~0 , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[43]~0, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[40] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[40], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[40]~15 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[40]~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[60] , u0|mm_interconnect_0|cmd_mux_005|src_data[60], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~14 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~14, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[41]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[41]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[41] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[41], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[41] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[41], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[41]~14 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[41]~14, lab7, 1
instance = comp, \u0|sdram|Add0~0 , u0|sdram|Add0~0, lab7, 1
instance = comp, \u0|sdram|refresh_counter[0] , u0|sdram|refresh_counter[0], lab7, 1
instance = comp, \u0|sdram|Add0~2 , u0|sdram|Add0~2, lab7, 1
instance = comp, \u0|sdram|refresh_counter~8 , u0|sdram|refresh_counter~8, lab7, 1
instance = comp, \u0|sdram|refresh_counter[1] , u0|sdram|refresh_counter[1], lab7, 1
instance = comp, \u0|sdram|Equal0~3 , u0|sdram|Equal0~3, lab7, 1
instance = comp, \u0|sdram|Add0~4 , u0|sdram|Add0~4, lab7, 1
instance = comp, \u0|sdram|refresh_counter[2] , u0|sdram|refresh_counter[2], lab7, 1
instance = comp, \u0|sdram|Add0~6 , u0|sdram|Add0~6, lab7, 1
instance = comp, \u0|sdram|refresh_counter[3] , u0|sdram|refresh_counter[3], lab7, 1
instance = comp, \u0|sdram|Add0~8 , u0|sdram|Add0~8, lab7, 1
instance = comp, \u0|sdram|refresh_counter~6 , u0|sdram|refresh_counter~6, lab7, 1
instance = comp, \u0|sdram|refresh_counter[4] , u0|sdram|refresh_counter[4], lab7, 1
instance = comp, \u0|sdram|Add0~10 , u0|sdram|Add0~10, lab7, 1
instance = comp, \u0|sdram|refresh_counter~7 , u0|sdram|refresh_counter~7, lab7, 1
instance = comp, \u0|sdram|refresh_counter[5] , u0|sdram|refresh_counter[5], lab7, 1
instance = comp, \u0|sdram|Add0~12 , u0|sdram|Add0~12, lab7, 1
instance = comp, \u0|sdram|refresh_counter~5 , u0|sdram|refresh_counter~5, lab7, 1
instance = comp, \u0|sdram|refresh_counter[6] , u0|sdram|refresh_counter[6], lab7, 1
instance = comp, \u0|sdram|Add0~14 , u0|sdram|Add0~14, lab7, 1
instance = comp, \u0|sdram|refresh_counter~4 , u0|sdram|refresh_counter~4, lab7, 1
instance = comp, \u0|sdram|refresh_counter[7] , u0|sdram|refresh_counter[7], lab7, 1
instance = comp, \u0|sdram|Add0~16 , u0|sdram|Add0~16, lab7, 1
instance = comp, \u0|sdram|refresh_counter[8]~12 , u0|sdram|refresh_counter[8]~12, lab7, 1
instance = comp, \u0|sdram|refresh_counter[8] , u0|sdram|refresh_counter[8], lab7, 1
instance = comp, \u0|sdram|Add0~18 , u0|sdram|Add0~18, lab7, 1
instance = comp, \u0|sdram|refresh_counter[9]~11 , u0|sdram|refresh_counter[9]~11, lab7, 1
instance = comp, \u0|sdram|refresh_counter[9] , u0|sdram|refresh_counter[9], lab7, 1
instance = comp, \u0|sdram|Equal0~1 , u0|sdram|Equal0~1, lab7, 1
instance = comp, \u0|sdram|Add0~20 , u0|sdram|Add0~20, lab7, 1
instance = comp, \u0|sdram|refresh_counter~1 , u0|sdram|refresh_counter~1, lab7, 1
instance = comp, \u0|sdram|refresh_counter[10] , u0|sdram|refresh_counter[10], lab7, 1
instance = comp, \u0|sdram|Add0~22 , u0|sdram|Add0~22, lab7, 1
instance = comp, \u0|sdram|refresh_counter~3 , u0|sdram|refresh_counter~3, lab7, 1
instance = comp, \u0|sdram|refresh_counter[11] , u0|sdram|refresh_counter[11], lab7, 1
instance = comp, \u0|sdram|Add0~24 , u0|sdram|Add0~24, lab7, 1
instance = comp, \u0|sdram|refresh_counter~2 , u0|sdram|refresh_counter~2, lab7, 1
instance = comp, \u0|sdram|refresh_counter[12] , u0|sdram|refresh_counter[12], lab7, 1
instance = comp, \u0|sdram|Add0~26 , u0|sdram|Add0~26, lab7, 1
instance = comp, \u0|sdram|refresh_counter~0 , u0|sdram|refresh_counter~0, lab7, 1
instance = comp, \u0|sdram|refresh_counter[13] , u0|sdram|refresh_counter[13], lab7, 1
instance = comp, \u0|sdram|Equal0~0 , u0|sdram|Equal0~0, lab7, 1
instance = comp, \u0|sdram|Equal0~2 , u0|sdram|Equal0~2, lab7, 1
instance = comp, \u0|sdram|Equal0~4 , u0|sdram|Equal0~4, lab7, 1
instance = comp, \u0|sdram|Selector8~0 , u0|sdram|Selector8~0, lab7, 1
instance = comp, \u0|sdram|i_state.001 , u0|sdram|i_state.001, lab7, 1
instance = comp, \u0|sdram|WideOr6~0 , u0|sdram|WideOr6~0, lab7, 1
instance = comp, \u0|sdram|i_count[0]~3 , u0|sdram|i_count[0]~3, lab7, 1
instance = comp, \u0|sdram|i_count[0]~4 , u0|sdram|i_count[0]~4, lab7, 1
instance = comp, \u0|sdram|i_count[0] , u0|sdram|i_count[0], lab7, 1
instance = comp, \u0|sdram|Selector13~0 , u0|sdram|Selector13~0, lab7, 1
instance = comp, \u0|sdram|Selector13~1 , u0|sdram|Selector13~1, lab7, 1
instance = comp, \u0|sdram|i_count[2] , u0|sdram|i_count[2], lab7, 1
instance = comp, \u0|sdram|Selector10~0 , u0|sdram|Selector10~0, lab7, 1
instance = comp, \u0|sdram|Selector10~1 , u0|sdram|Selector10~1, lab7, 1
instance = comp, \u0|sdram|i_state.011 , u0|sdram|i_state.011, lab7, 1
instance = comp, \u0|sdram|Selector16~0 , u0|sdram|Selector16~0, lab7, 1
instance = comp, \u0|sdram|Selector6~0 , u0|sdram|Selector6~0, lab7, 1
instance = comp, \u0|sdram|i_refs[0] , u0|sdram|i_refs[0], lab7, 1
instance = comp, \u0|sdram|Selector5~0 , u0|sdram|Selector5~0, lab7, 1
instance = comp, \u0|sdram|i_refs[1] , u0|sdram|i_refs[1], lab7, 1
instance = comp, \u0|sdram|Selector4~0 , u0|sdram|Selector4~0, lab7, 1
instance = comp, \u0|sdram|Selector4~1 , u0|sdram|Selector4~1, lab7, 1
instance = comp, \u0|sdram|i_refs[2] , u0|sdram|i_refs[2], lab7, 1
instance = comp, \u0|sdram|Selector18~1 , u0|sdram|Selector18~1, lab7, 1
instance = comp, \u0|sdram|Selector16~1 , u0|sdram|Selector16~1, lab7, 1
instance = comp, \u0|sdram|i_next.010 , u0|sdram|i_next.010, lab7, 1
instance = comp, \u0|sdram|Selector9~0 , u0|sdram|Selector9~0, lab7, 1
instance = comp, \u0|sdram|i_state.010 , u0|sdram|i_state.010, lab7, 1
instance = comp, \u0|sdram|i_count[1]~1 , u0|sdram|i_count[1]~1, lab7, 1
instance = comp, \u0|sdram|i_count[1]~2 , u0|sdram|i_count[1]~2, lab7, 1
instance = comp, \u0|sdram|i_count[1] , u0|sdram|i_count[1], lab7, 1
instance = comp, \u0|sdram|i_count[0]~0 , u0|sdram|i_count[0]~0, lab7, 1
instance = comp, \u0|sdram|i_next.000~0 , u0|sdram|i_next.000~0, lab7, 1
instance = comp, \u0|sdram|i_next.000 , u0|sdram|i_next.000, lab7, 1
instance = comp, \u0|sdram|Selector7~0 , u0|sdram|Selector7~0, lab7, 1
instance = comp, \u0|sdram|i_state.000 , u0|sdram|i_state.000, lab7, 1
instance = comp, \u0|sdram|Selector18~0 , u0|sdram|Selector18~0, lab7, 1
instance = comp, \u0|sdram|Selector18~2 , u0|sdram|Selector18~2, lab7, 1
instance = comp, \u0|sdram|i_next.111 , u0|sdram|i_next.111, lab7, 1
instance = comp, \u0|sdram|Selector12~0 , u0|sdram|Selector12~0, lab7, 1
instance = comp, \u0|sdram|i_state.111 , u0|sdram|i_state.111, lab7, 1
instance = comp, \u0|sdram|Selector17~0 , u0|sdram|Selector17~0, lab7, 1
instance = comp, \u0|sdram|i_next.101 , u0|sdram|i_next.101, lab7, 1
instance = comp, \u0|sdram|i_state.101~0 , u0|sdram|i_state.101~0, lab7, 1
instance = comp, \u0|sdram|i_state.101 , u0|sdram|i_state.101, lab7, 1
instance = comp, \u0|sdram|init_done~0 , u0|sdram|init_done~0, lab7, 1
instance = comp, \u0|sdram|init_done , u0|sdram|init_done, lab7, 1
instance = comp, \u0|sdram|m_next~18 , u0|sdram|m_next~18, lab7, 1
instance = comp, \u0|sdram|Selector32~1 , u0|sdram|Selector32~1, lab7, 1
instance = comp, \u0|sdram|m_state.100000000 , u0|sdram|m_state.100000000, lab7, 1
instance = comp, \u0|sdram|Selector32~0 , u0|sdram|Selector32~0, lab7, 1
instance = comp, \u0|sdram|Selector30~0 , u0|sdram|Selector30~0, lab7, 1
instance = comp, \u0|sdram|Selector30~1 , u0|sdram|Selector30~1, lab7, 1
instance = comp, \u0|sdram|m_state.001000000 , u0|sdram|m_state.001000000, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[49] , u0|mm_interconnect_0|cmd_mux_005|src_data[49], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~5 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~5, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[30]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[30]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[30] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[30], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[30]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[30]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[30] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[30], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[30]~5 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[30]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[50] , u0|mm_interconnect_0|cmd_mux_005|src_data[50], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~4 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~4, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[31] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[31], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[31] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[31], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[31]~4 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[31]~4, lab7, 1
instance = comp, \u0|sdram|active_addr[13] , u0|sdram|active_addr[13], lab7, 1
instance = comp, \u0|sdram|active_addr[12] , u0|sdram|active_addr[12], lab7, 1
instance = comp, \u0|sdram|pending~2 , u0|sdram|pending~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[52] , u0|mm_interconnect_0|cmd_mux_005|src_data[52], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~6 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~6, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[33] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[33], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[33] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[33], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[33]~6 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[33]~6, lab7, 1
instance = comp, \u0|sdram|active_addr[15] , u0|sdram|active_addr[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[51] , u0|mm_interconnect_0|cmd_mux_005|src_data[51], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~7 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~7, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[32] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[32], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[32] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[32], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[32]~7 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[32]~7, lab7, 1
instance = comp, \u0|sdram|active_addr[14] , u0|sdram|active_addr[14], lab7, 1
instance = comp, \u0|sdram|pending~3 , u0|sdram|pending~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[61] , u0|mm_interconnect_0|cmd_mux_005|src_data[61], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~2 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~2, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[42] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[42], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[42] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[42], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[42]~2 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[42]~2, lab7, 1
instance = comp, \u0|sdram|active_addr[24]~feeder , u0|sdram|active_addr[24]~feeder, lab7, 1
instance = comp, \u0|sdram|active_addr[24] , u0|sdram|active_addr[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[48] , u0|mm_interconnect_0|cmd_mux_005|src_data[48], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~3 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~3, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[29] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[29], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[29] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[29], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[29]~3 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[29]~3, lab7, 1
instance = comp, \u0|sdram|active_addr[11] , u0|sdram|active_addr[11], lab7, 1
instance = comp, \u0|sdram|pending~1 , u0|sdram|pending~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[47] , u0|mm_interconnect_0|cmd_mux_005|src_data[47], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~1 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~1, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[28] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[28], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[28]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[28]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[28] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[28], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[28]~0 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[28]~0, lab7, 1
instance = comp, \u0|sdram|active_addr[10]~feeder , u0|sdram|active_addr[10]~feeder, lab7, 1
instance = comp, \u0|sdram|active_addr[10] , u0|sdram|active_addr[10], lab7, 1
instance = comp, \u0|sdram|pending~0 , u0|sdram|pending~0, lab7, 1
instance = comp, \u0|sdram|pending~4 , u0|sdram|pending~4, lab7, 1
instance = comp, \u0|sdram|m_next~17 , u0|sdram|m_next~17, lab7, 1
instance = comp, \u0|sdram|Selector36~0 , u0|sdram|Selector36~0, lab7, 1
instance = comp, \u0|sdram|Selector38~2 , u0|sdram|Selector38~2, lab7, 1
instance = comp, \u0|sdram|Selector38~3 , u0|sdram|Selector38~3, lab7, 1
instance = comp, \u0|sdram|Selector38~1 , u0|sdram|Selector38~1, lab7, 1
instance = comp, \u0|sdram|Selector39~1 , u0|sdram|Selector39~1, lab7, 1
instance = comp, \u0|sdram|Selector39~2 , u0|sdram|Selector39~2, lab7, 1
instance = comp, \u0|sdram|Selector39~0 , u0|sdram|Selector39~0, lab7, 1
instance = comp, \u0|sdram|Selector38~5 , u0|sdram|Selector38~5, lab7, 1
instance = comp, \u0|sdram|Selector39~3 , u0|sdram|Selector39~3, lab7, 1
instance = comp, \u0|sdram|m_count[0] , u0|sdram|m_count[0], lab7, 1
instance = comp, \u0|sdram|Selector38~0 , u0|sdram|Selector38~0, lab7, 1
instance = comp, \u0|sdram|Selector38~4 , u0|sdram|Selector38~4, lab7, 1
instance = comp, \u0|sdram|m_count[1] , u0|sdram|m_count[1], lab7, 1
instance = comp, \u0|sdram|Selector29~0 , u0|sdram|Selector29~0, lab7, 1
instance = comp, \u0|sdram|m_state.000100000 , u0|sdram|m_state.000100000, lab7, 1
instance = comp, \u0|sdram|m_addr[8]~1 , u0|sdram|m_addr[8]~1, lab7, 1
instance = comp, \u0|sdram|Selector36~1 , u0|sdram|Selector36~1, lab7, 1
instance = comp, \u0|sdram|Selector36~2 , u0|sdram|Selector36~2, lab7, 1
instance = comp, \u0|sdram|m_next.010000000 , u0|sdram|m_next.010000000, lab7, 1
instance = comp, \u0|sdram|Selector31~0 , u0|sdram|Selector31~0, lab7, 1
instance = comp, \u0|sdram|m_state.010000000 , u0|sdram|m_state.010000000, lab7, 1
instance = comp, \u0|sdram|Selector23~0 , u0|sdram|Selector23~0, lab7, 1
instance = comp, \u0|sdram|ack_refresh_request , u0|sdram|ack_refresh_request, lab7, 1
instance = comp, \u0|sdram|refresh_request~0 , u0|sdram|refresh_request~0, lab7, 1
instance = comp, \u0|sdram|refresh_request , u0|sdram|refresh_request, lab7, 1
instance = comp, \u0|sdram|active_rnw~0 , u0|sdram|active_rnw~0, lab7, 1
instance = comp, \u0|sdram|active_rnw~1 , u0|sdram|active_rnw~1, lab7, 1
instance = comp, \u0|sdram|active_rnw~2 , u0|sdram|active_rnw~2, lab7, 1
instance = comp, \u0|sdram|active_addr[22] , u0|sdram|active_addr[22], lab7, 1
instance = comp, \u0|sdram|active_addr[23] , u0|sdram|active_addr[23], lab7, 1
instance = comp, \u0|sdram|pending~8 , u0|sdram|pending~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[56] , u0|mm_interconnect_0|cmd_mux_005|src_data[56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~10 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~10, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[37] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[37], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[37] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[37], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[37]~10 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[37]~10, lab7, 1
instance = comp, \u0|sdram|active_addr[19] , u0|sdram|active_addr[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[55] , u0|mm_interconnect_0|cmd_mux_005|src_data[55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~11 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~11, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[36]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[36]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[36] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[36], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[36]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[36]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[36] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[36], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[36]~11 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[36]~11, lab7, 1
instance = comp, \u0|sdram|active_addr[18] , u0|sdram|active_addr[18], lab7, 1
instance = comp, \u0|sdram|pending~6 , u0|sdram|pending~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[58] , u0|mm_interconnect_0|cmd_mux_005|src_data[58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~12 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~12, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[39] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[39], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[39] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[39], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[39]~12 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[39]~12, lab7, 1
instance = comp, \u0|sdram|active_addr[21] , u0|sdram|active_addr[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[57] , u0|mm_interconnect_0|cmd_mux_005|src_data[57], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~13 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~13, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[38]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[38]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[38] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[38], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[38] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[38], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[38]~13 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[38]~13, lab7, 1
instance = comp, \u0|sdram|active_addr[20] , u0|sdram|active_addr[20], lab7, 1
instance = comp, \u0|sdram|pending~7 , u0|sdram|pending~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[54] , u0|mm_interconnect_0|cmd_mux_005|src_data[54], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~8 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~8, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[35]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[35]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[35] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[35], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[35]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[35]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[35] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[35], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[35]~8 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[35]~8, lab7, 1
instance = comp, \u0|sdram|active_addr[17] , u0|sdram|active_addr[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[53] , u0|mm_interconnect_0|cmd_mux_005|src_data[53], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~9 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~9, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[34] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[34], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[34] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[34], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[34]~9 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[34]~9, lab7, 1
instance = comp, \u0|sdram|active_addr[16] , u0|sdram|active_addr[16], lab7, 1
instance = comp, \u0|sdram|pending~5 , u0|sdram|pending~5, lab7, 1
instance = comp, \u0|sdram|pending~9 , u0|sdram|pending~9, lab7, 1
instance = comp, \u0|sdram|Selector41~0 , u0|sdram|Selector41~0, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entries[0]~1 , u0|sdram|the_lab7soc_sdram_input_efifo_module|entries[0]~1, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entries[0] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entries[0], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|Equal1~0 , u0|sdram|the_lab7soc_sdram_input_efifo_module|Equal1~0, lab7, 1
instance = comp, \u0|sdram|Selector41~1 , u0|sdram|Selector41~1, lab7, 1
instance = comp, \u0|sdram|Selector41~2 , u0|sdram|Selector41~2, lab7, 1
instance = comp, \u0|sdram|f_pop , u0|sdram|f_pop, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_address~0 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_address~0, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_address , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_address, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[43] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[43], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[43] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[43], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[43]~1 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[43]~1, lab7, 1
instance = comp, \u0|sdram|active_rnw , u0|sdram|active_rnw, lab7, 1
instance = comp, \u0|sdram|Selector25~5 , u0|sdram|Selector25~5, lab7, 1
instance = comp, \u0|sdram|m_state.000000010 , u0|sdram|m_state.000000010, lab7, 1
instance = comp, \u0|sdram|Selector34~2 , u0|sdram|Selector34~2, lab7, 1
instance = comp, \u0|sdram|Selector34~3 , u0|sdram|Selector34~3, lab7, 1
instance = comp, \u0|sdram|Selector34~5 , u0|sdram|Selector34~5, lab7, 1
instance = comp, \u0|sdram|Selector34~4 , u0|sdram|Selector34~4, lab7, 1
instance = comp, \u0|sdram|Selector34~7 , u0|sdram|Selector34~7, lab7, 1
instance = comp, \u0|sdram|Selector34~6 , u0|sdram|Selector34~6, lab7, 1
instance = comp, \u0|sdram|m_next.000001000 , u0|sdram|m_next.000001000, lab7, 1
instance = comp, \u0|sdram|Selector27~2 , u0|sdram|Selector27~2, lab7, 1
instance = comp, \u0|sdram|Selector27~5 , u0|sdram|Selector27~5, lab7, 1
instance = comp, \u0|sdram|Selector27~9 , u0|sdram|Selector27~9, lab7, 1
instance = comp, \u0|sdram|Selector27~7 , u0|sdram|Selector27~7, lab7, 1
instance = comp, \u0|sdram|WideOr8~0 , u0|sdram|WideOr8~0, lab7, 1
instance = comp, \u0|sdram|Selector27~6 , u0|sdram|Selector27~6, lab7, 1
instance = comp, \u0|sdram|Selector27~8 , u0|sdram|Selector27~8, lab7, 1
instance = comp, \u0|sdram|m_state.000001000 , u0|sdram|m_state.000001000, lab7, 1
instance = comp, \u0|sdram|WideOr9~0 , u0|sdram|WideOr9~0, lab7, 1
instance = comp, \u0|sdram|Selector26~0 , u0|sdram|Selector26~0, lab7, 1
instance = comp, \u0|sdram|Selector26~1 , u0|sdram|Selector26~1, lab7, 1
instance = comp, \u0|sdram|Selector26~2 , u0|sdram|Selector26~2, lab7, 1
instance = comp, \u0|sdram|m_state.000000100 , u0|sdram|m_state.000000100, lab7, 1
instance = comp, \u0|sdram|Selector24~0 , u0|sdram|Selector24~0, lab7, 1
instance = comp, \u0|sdram|Selector33~0 , u0|sdram|Selector33~0, lab7, 1
instance = comp, \u0|sdram|Selector33~1 , u0|sdram|Selector33~1, lab7, 1
instance = comp, \u0|sdram|Selector33~2 , u0|sdram|Selector33~2, lab7, 1
instance = comp, \u0|sdram|Selector33~3 , u0|sdram|Selector33~3, lab7, 1
instance = comp, \u0|sdram|m_next.000000001 , u0|sdram|m_next.000000001, lab7, 1
instance = comp, \u0|sdram|Selector24~1 , u0|sdram|Selector24~1, lab7, 1
instance = comp, \u0|sdram|Selector24~2 , u0|sdram|Selector24~2, lab7, 1
instance = comp, \u0|sdram|m_state.000000001 , u0|sdram|m_state.000000001, lab7, 1
instance = comp, \u0|sdram|Selector25~4 , u0|sdram|Selector25~4, lab7, 1
instance = comp, \u0|sdram|active_cs_n~0 , u0|sdram|active_cs_n~0, lab7, 1
instance = comp, \u0|sdram|active_cs_n~1 , u0|sdram|active_cs_n~1, lab7, 1
instance = comp, \u0|sdram|active_cs_n , u0|sdram|active_cs_n, lab7, 1
instance = comp, \u0|sdram|Selector27~3 , u0|sdram|Selector27~3, lab7, 1
instance = comp, \u0|sdram|Selector27~4 , u0|sdram|Selector27~4, lab7, 1
instance = comp, \u0|sdram|Selector35~0 , u0|sdram|Selector35~0, lab7, 1
instance = comp, \u0|sdram|m_next.000010000 , u0|sdram|m_next.000010000, lab7, 1
instance = comp, \u0|sdram|Selector28~0 , u0|sdram|Selector28~0, lab7, 1
instance = comp, \u0|sdram|m_state.000010000 , u0|sdram|m_state.000010000, lab7, 1
instance = comp, \u0|sdram|always5~0 , u0|sdram|always5~0, lab7, 1
instance = comp, \u0|sdram|Selector3~0 , u0|sdram|Selector3~0, lab7, 1
instance = comp, \u0|sdram|Selector3~1 , u0|sdram|Selector3~1, lab7, 1
instance = comp, \u0|sdram|i_cmd[0] , u0|sdram|i_cmd[0], lab7, 1
instance = comp, \u0|sdram|Selector22~0 , u0|sdram|Selector22~0, lab7, 1
instance = comp, \u0|sdram|Selector22~1 , u0|sdram|Selector22~1, lab7, 1
instance = comp, \u0|sdram|m_cmd[0]~_Duplicate_1 , u0|sdram|m_cmd[0]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector1~0 , u0|sdram|Selector1~0, lab7, 1
instance = comp, \u0|sdram|i_cmd[2] , u0|sdram|i_cmd[2], lab7, 1
instance = comp, \u0|sdram|Selector20~0 , u0|sdram|Selector20~0, lab7, 1
instance = comp, \u0|sdram|m_cmd[2]~_Duplicate_1 , u0|sdram|m_cmd[2]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector2~0 , u0|sdram|Selector2~0, lab7, 1
instance = comp, \u0|sdram|Selector2~1 , u0|sdram|Selector2~1, lab7, 1
instance = comp, \u0|sdram|i_cmd[1] , u0|sdram|i_cmd[1], lab7, 1
instance = comp, \u0|sdram|Selector21~0 , u0|sdram|Selector21~0, lab7, 1
instance = comp, \u0|sdram|Selector21~1 , u0|sdram|Selector21~1, lab7, 1
instance = comp, \u0|sdram|m_cmd[1]~_Duplicate_1 , u0|sdram|m_cmd[1]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Equal4~0 , u0|sdram|Equal4~0, lab7, 1
instance = comp, \u0|sdram|rd_valid[0] , u0|sdram|rd_valid[0], lab7, 1
instance = comp, \u0|sdram|rd_valid[1] , u0|sdram|rd_valid[1], lab7, 1
instance = comp, \u0|sdram|rd_valid[2] , u0|sdram|rd_valid[2], lab7, 1
instance = comp, \u0|sdram|za_valid , u0|sdram|za_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_valid , u0|mm_interconnect_0|crosser_003|clock_xer|out_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~100 , u0|nios2_gen2_0|cpu|F_iw[27]~100, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~101 , u0|nios2_gen2_0|cpu|F_iw[27]~101, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[27] , u0|nios2_gen2_0|cpu|D_iw[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8]~19 , u0|nios2_gen2_0|cpu|E_src1[8]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8] , u0|nios2_gen2_0|cpu|E_src1[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[8]~18 , u0|nios2_gen2_0|cpu|E_logic_result[8]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8]~19 , u0|nios2_gen2_0|cpu|W_alu_result[8]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8] , u0|nios2_gen2_0|cpu|W_alu_result[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[44] , u0|mm_interconnect_0|cmd_mux_003|src_data[44], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[6] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~57 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~57, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~58 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~58, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~30 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~2 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~7 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~10 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[25] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~39 , u0|nios2_gen2_0|cpu|F_iw[25]~39, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~40 , u0|nios2_gen2_0|cpu|F_iw[25]~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[25] , u0|nios2_gen2_0|cpu|D_iw[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[4]~10 , u0|nios2_gen2_0|cpu|R_src2_lo[4]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[4] , u0|nios2_gen2_0|cpu|E_src2[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[4]~23 , u0|nios2_gen2_0|cpu|E_logic_result[4]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4]~23 , u0|nios2_gen2_0|cpu|W_alu_result[4]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4] , u0|nios2_gen2_0|cpu|W_alu_result[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[40] , u0|mm_interconnect_0|cmd_mux_003|src_data[40], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[2] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~9 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[24] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~37 , u0|nios2_gen2_0|cpu|F_iw[24]~37, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~38 , u0|nios2_gen2_0|cpu|F_iw[24]~38, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[24] , u0|nios2_gen2_0|cpu|D_iw[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17]~10 , u0|nios2_gen2_0|cpu|E_src2[17]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17] , u0|nios2_gen2_0|cpu|E_src2[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[17]~11 , u0|nios2_gen2_0|cpu|E_logic_result[17]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17]~10 , u0|nios2_gen2_0|cpu|W_alu_result[17]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17] , u0|nios2_gen2_0|cpu|W_alu_result[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal17~2 , u0|mm_interconnect_0|router|Equal17~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal17~4 , u0|mm_interconnect_0|router|Equal17~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal17~5 , u0|mm_interconnect_0|router|Equal17~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal12~0 , u0|mm_interconnect_0|router|Equal12~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal12~1 , u0|mm_interconnect_0|router|Equal12~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal12~2 , u0|mm_interconnect_0|router|Equal12~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|WideOr1 , u0|mm_interconnect_0|cmd_mux_008|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|update_grant~0 , u0|mm_interconnect_0|cmd_mux_008|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|packet_in_progress , u0|mm_interconnect_0|cmd_mux_008|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|update_grant~1 , u0|mm_interconnect_0|cmd_mux_008|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_008|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_008|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_008|saved_grant[0], lab7, 1
instance = comp, \u0|keycode|Equal0~0 , u0|keycode|Equal0~0, lab7, 1
instance = comp, \u0|keycode|data_out[7] , u0|keycode|data_out[7], lab7, 1
instance = comp, \u0|keycode|readdata[7] , u0|keycode|readdata[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_008|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_008|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~39 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~39, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~38 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~38, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~41 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~41, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_017|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_017|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~42 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~42, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_013|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_013|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~40 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~40, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~43 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~43, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~44 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[7]~87 , u0|nios2_gen2_0|cpu|F_iw[7]~87, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[7] , u0|nios2_gen2_0|cpu|D_iw[7], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3]~25 , u0|nios2_gen2_0|cpu|E_src1[3]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3] , u0|nios2_gen2_0|cpu|E_src1[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[3]~25 , u0|nios2_gen2_0|cpu|E_logic_result[3]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3]~25 , u0|nios2_gen2_0|cpu|W_alu_result[3]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3] , u0|nios2_gen2_0|cpu|W_alu_result[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[39] , u0|mm_interconnect_0|cmd_mux_003|src_data[39], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[1] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~19 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[18] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~78 , u0|nios2_gen2_0|cpu|F_iw[18]~78, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~79 , u0|nios2_gen2_0|cpu|F_iw[18]~79, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~77 , u0|nios2_gen2_0|cpu|F_iw[18]~77, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~80 , u0|nios2_gen2_0|cpu|F_iw[18]~80, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[18] , u0|nios2_gen2_0|cpu|D_iw[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[12]~0 , u0|nios2_gen2_0|cpu|R_src2_lo[12]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12] , u0|nios2_gen2_0|cpu|E_src2[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[12]~0 , u0|nios2_gen2_0|cpu|E_logic_result[12]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12]~15 , u0|nios2_gen2_0|cpu|W_alu_result[12]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12] , u0|nios2_gen2_0|cpu|W_alu_result[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_valid~0 , u0|mm_interconnect_0|cmd_mux_003|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 , u0|mm_interconnect_0|cmd_mux_003|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~1 , u0|mm_interconnect_0|cmd_mux_003|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~22 , u0|mm_interconnect_0|cmd_mux_003|src_payload~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[8] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~21 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~8 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~53 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~53, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~7 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[22] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~32 , u0|nios2_gen2_0|cpu|F_iw[22]~32, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~33 , u0|nios2_gen2_0|cpu|F_iw[22]~33, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~34 , u0|nios2_gen2_0|cpu|F_iw[22]~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[22] , u0|nios2_gen2_0|cpu|D_iw[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[8]~0 , u0|nios2_gen2_0|cpu|E_st_data[8]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[8] , u0|nios2_gen2_0|cpu|d_writedata[8], lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[8]~feeder , u0|hex_digits_pio|data_out[8]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[8] , u0|hex_digits_pio|data_out[8], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[8] , u0|hex_digits_pio|readdata[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~35 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~35, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~34 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~34, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~36 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~36, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~37 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~37, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~53 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~53, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[8]~86 , u0|nios2_gen2_0|cpu|F_iw[8]~86, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[8] , u0|nios2_gen2_0|cpu|D_iw[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[2]~12 , u0|nios2_gen2_0|cpu|R_src2_lo[2]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[2] , u0|nios2_gen2_0|cpu|E_src2[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~10 , u0|nios2_gen2_0|cpu|Add1~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~29 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[0] , u0|nios2_gen2_0|cpu|F_pc[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~28 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[1] , u0|nios2_gen2_0|cpu|F_pc[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1~0 , u0|mm_interconnect_0|cmd_mux|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1~1 , u0|mm_interconnect_0|cmd_mux|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1 , u0|mm_interconnect_0|cmd_mux|WideOr1, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~2 , u0|jtag_uart_0|fifo_rd~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, lab7, 1
instance = comp, \u0|jtag_uart_0|wr_rfifo , u0|jtag_uart_0|wr_rfifo, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~89 , u0|nios2_gen2_0|cpu|F_iw[21]~89, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~90 , u0|nios2_gen2_0|cpu|F_iw[21]~90, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~91 , u0|nios2_gen2_0|cpu|F_iw[21]~91, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[21] , u0|nios2_gen2_0|cpu|D_iw[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~7 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[4] , u0|nios2_gen2_0|cpu|R_dst_regnum[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1]~feeder , u0|nios2_gen2_0|cpu|d_writedata[1]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1] , u0|nios2_gen2_0|cpu|d_writedata[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~0 , u0|mm_interconnect_0|cmd_mux|src_payload~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|read_req~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|read_req~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|read_req , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|read_req, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|read~0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|read~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|read~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|read~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|read , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|read, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|read1~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|read1~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|read1 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|read1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|read2 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|read2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rvalid0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rvalid0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|r_ena1 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|r_ena1, lab7, 1
instance = comp, \u0|jtag_uart_0|r_val~0 , u0|jtag_uart_0|r_val~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~102 , u0|nios2_gen2_0|cpu|F_iw[20]~102, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~103 , u0|nios2_gen2_0|cpu|F_iw[20]~103, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~104 , u0|nios2_gen2_0|cpu|F_iw[20]~104, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[20] , u0|nios2_gen2_0|cpu|D_iw[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~6 , u0|nios2_gen2_0|cpu|D_dst_regnum[3]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[3] , u0|nios2_gen2_0|cpu|R_dst_regnum[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[9]~3 , u0|nios2_gen2_0|cpu|R_src2_lo[9]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9] , u0|nios2_gen2_0|cpu|E_src2[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~3 , u0|nios2_gen2_0|cpu|Add1~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~21 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[7] , u0|nios2_gen2_0|cpu|F_pc[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal11~0 , u0|mm_interconnect_0|router_001|Equal11~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~0 , u0|mm_interconnect_0|cmd_mux|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress , u0|mm_interconnect_0|cmd_mux|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~1 , u0|mm_interconnect_0|cmd_mux|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[1] , u0|mm_interconnect_0|cmd_mux|saved_grant[1], lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_wr~3 , u0|jtag_uart_0|fifo_wr~3, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_wr~2 , u0|jtag_uart_0|fifo_wr~2, lab7, 1
instance = comp, \u0|jtag_uart_0|fifo_wr , u0|jtag_uart_0|fifo_wr, lab7, 1
instance = comp, \u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_lab7soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~105 , u0|nios2_gen2_0|cpu|F_iw[19]~105, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~106 , u0|nios2_gen2_0|cpu|F_iw[19]~106, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~107 , u0|nios2_gen2_0|cpu|F_iw[19]~107, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[19] , u0|nios2_gen2_0|cpu|D_iw[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5 , u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[2] , u0|nios2_gen2_0|cpu|R_dst_regnum[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9]~18 , u0|nios2_gen2_0|cpu|E_src1[9]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9] , u0|nios2_gen2_0|cpu|E_src1[9], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[9]~20 , u0|nios2_gen2_0|cpu|E_logic_result[9]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9]~18 , u0|nios2_gen2_0|cpu|W_alu_result[9]~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9] , u0|nios2_gen2_0|cpu|W_alu_result[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~4 , u0|mm_interconnect_0|router|always1~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~5 , u0|mm_interconnect_0|router|always1~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_valid~0 , u0|mm_interconnect_0|cmd_mux_002|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_valid~1 , u0|mm_interconnect_0|cmd_mux_002|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~3 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 , u0|mm_interconnect_0|rsp_mux_001|src_payload~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~67 , u0|nios2_gen2_0|cpu|F_iw[13]~67, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~69 , u0|nios2_gen2_0|cpu|F_iw[13]~69, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~68 , u0|nios2_gen2_0|cpu|F_iw[13]~68, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~70 , u0|nios2_gen2_0|cpu|F_iw[13]~70, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~71 , u0|nios2_gen2_0|cpu|F_iw[13]~71, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~72 , u0|nios2_gen2_0|cpu|F_iw[13]~72, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[13] , u0|nios2_gen2_0|cpu|D_iw[13], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~1 , u0|nios2_gen2_0|cpu|Equal62~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~6 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~4 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~5 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[0] , u0|nios2_gen2_0|cpu|R_logic_op[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[6]~21 , u0|nios2_gen2_0|cpu|E_logic_result[6]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6]~21 , u0|nios2_gen2_0|cpu|W_alu_result[6]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6] , u0|nios2_gen2_0|cpu|W_alu_result[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[42] , u0|mm_interconnect_0|cmd_mux_003|src_data[42], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[4] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~4 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~5 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~14 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[15] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~58 , u0|nios2_gen2_0|cpu|F_iw[15]~58, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~57 , u0|nios2_gen2_0|cpu|F_iw[15]~57, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~59 , u0|nios2_gen2_0|cpu|F_iw[15]~59, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~60 , u0|nios2_gen2_0|cpu|F_iw[15]~60, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~61 , u0|nios2_gen2_0|cpu|F_iw[15]~61, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[15] , u0|nios2_gen2_0|cpu|D_iw[15], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~27 , u0|nios2_gen2_0|cpu|D_ctrl_exception~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~4 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[1] , u0|nios2_gen2_0|cpu|R_dst_regnum[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3]~feeder , u0|nios2_gen2_0|cpu|d_writedata[3]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3] , u0|nios2_gen2_0|cpu|d_writedata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~2 , u0|mm_interconnect_0|cmd_mux_003|src_payload~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[3] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~0 , u0|nios2_gen2_0|cpu|hbreak_req~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~1 , u0|nios2_gen2_0|cpu|hbreak_req~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~81 , u0|nios2_gen2_0|cpu|F_iw[17]~81, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~82 , u0|nios2_gen2_0|cpu|F_iw[17]~82, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~83 , u0|nios2_gen2_0|cpu|F_iw[17]~83, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[17] , u0|nios2_gen2_0|cpu|D_iw[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~3 , u0|nios2_gen2_0|cpu|D_dst_regnum[0]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[0] , u0|nios2_gen2_0|cpu|R_dst_regnum[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10]~17 , u0|nios2_gen2_0|cpu|E_src1[10]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10] , u0|nios2_gen2_0|cpu|E_src1[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[10]~1 , u0|nios2_gen2_0|cpu|E_logic_result[10]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10]~17 , u0|nios2_gen2_0|cpu|W_alu_result[10]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10] , u0|nios2_gen2_0|cpu|W_alu_result[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[46] , u0|mm_interconnect_0|cmd_mux_003|src_data[46], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[8] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[8], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~8 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[23] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~35 , u0|nios2_gen2_0|cpu|F_iw[23]~35, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~36 , u0|nios2_gen2_0|cpu|F_iw[23]~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[23] , u0|nios2_gen2_0|cpu|D_iw[23], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19]~8 , u0|nios2_gen2_0|cpu|E_src1[19]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34 , u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19] , u0|nios2_gen2_0|cpu|E_src1[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~11 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[17] , u0|nios2_gen2_0|cpu|F_pc[17], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36 , u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~10 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[18] , u0|nios2_gen2_0|cpu|F_pc[18], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38 , u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~9 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[19] , u0|nios2_gen2_0|cpu|F_pc[19], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40 , u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~8 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[20] , u0|nios2_gen2_0|cpu|F_pc[20], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42 , u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~7 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[21] , u0|nios2_gen2_0|cpu|F_pc[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~6 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[22] , u0|nios2_gen2_0|cpu|F_pc[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~0 , u0|mm_interconnect_0|router_001|Equal16~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~5 , u0|mm_interconnect_0|router_001|Equal16~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_valid~0 , u0|mm_interconnect_0|cmd_mux_001|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_001|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_001|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_001|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|WideOr1 , u0|mm_interconnect_0|cmd_mux_001|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[67] , u0|mm_interconnect_0|cmd_mux_001|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|m0_write~3 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|m0_write~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|m0_write~2 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|m0_write~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter~5 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|cp_ready~2 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|cp_ready~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|cp_ready~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|cp_ready~1 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 , u0|mm_interconnect_0|cmd_mux_001|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|update_grant~1 , u0|mm_interconnect_0|cmd_mux_001|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress , u0|mm_interconnect_0|cmd_mux_001|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_001|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_1_1_1_1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_007|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|update_grant~0 , u0|mm_interconnect_0|cmd_mux_007|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[67] , u0|mm_interconnect_0|cmd_mux_007|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent|m0_write~3 , u0|mm_interconnect_0|button_s1_agent|m0_write~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~0 , u0|mm_interconnect_0|cmd_mux_007|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~1 , u0|mm_interconnect_0|cmd_mux_007|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src7_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src7_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent|m0_write~2 , u0|mm_interconnect_0|button_s1_agent|m0_write~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~5 , u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent|cp_ready~0 , u0|mm_interconnect_0|button_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent|cp_ready , u0|mm_interconnect_0|button_s1_agent|cp_ready, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|update_grant~1 , u0|mm_interconnect_0|cmd_mux_007|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress , u0|mm_interconnect_0|cmd_mux_007|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_007|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_007|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_007|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|WideOr1 , u0|mm_interconnect_0|cmd_mux_007|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent|cp_ready~1 , u0|mm_interconnect_0|button_s1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_007|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_007|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~2 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~3 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 , u0|mm_interconnect_0|rsp_mux_001|src_payload~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 , u0|mm_interconnect_0|rsp_mux_001|src_payload~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 , u0|mm_interconnect_0|rsp_mux_001|src_payload~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~5 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|src_valid~0 , u0|mm_interconnect_0|cmd_mux_009|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src9_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src9_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_009|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|update_grant~0 , u0|mm_interconnect_0|cmd_mux_009|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~3 , u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~2 , u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|src_data[67] , u0|mm_interconnect_0|cmd_mux_009|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready~0 , u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_009|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|packet_in_progress , u0|mm_interconnect_0|cmd_mux_009|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|update_grant~1 , u0|mm_interconnect_0|cmd_mux_009|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_009|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_009|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_009|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_009|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_009|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|WideOr1 , u0|mm_interconnect_0|cmd_mux_009|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready~1 , u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 , u0|mm_interconnect_0|rsp_mux_001|src_payload~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_valid~0 , u0|mm_interconnect_0|cmd_mux_011|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_valid~1 , u0|mm_interconnect_0|cmd_mux_011|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src10_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src10_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src10_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src10_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_011|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|update_grant~0 , u0|mm_interconnect_0|cmd_mux_011|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_011|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|packet_in_progress , u0|mm_interconnect_0|cmd_mux_011|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|update_grant~1 , u0|mm_interconnect_0|cmd_mux_011|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_011|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|WideOr1 , u0|mm_interconnect_0|cmd_mux_011|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_011|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_011|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_011|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[67] , u0|mm_interconnect_0|cmd_mux_011|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|usb_rst|always0~3 , u0|usb_rst|always0~3, lab7, 1
instance = comp, \u0|usb_rst|always0~2 , u0|usb_rst|always0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~0 , u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~1 , u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~2 , u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 , u0|mm_interconnect_0|rsp_mux_001|src_payload~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~0 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~0 , u0|nios2_gen2_0|cpu|i_read_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read , u0|nios2_gen2_0|cpu|i_read, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_data[67] , u0|mm_interconnect_0|cmd_mux_013|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|update_grant~0 , u0|mm_interconnect_0|cmd_mux_013|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_013|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|packet_in_progress , u0|mm_interconnect_0|cmd_mux_013|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|update_grant~1 , u0|mm_interconnect_0|cmd_mux_013|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_valid~0 , u0|mm_interconnect_0|cmd_mux_013|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_013|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_013|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_013|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_013|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_013|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|WideOr1 , u0|mm_interconnect_0|cmd_mux_013|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~5 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_0|leds_pio_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_013|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_013|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0 , u0|mm_interconnect_0|rsp_mux|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~1 , u0|mm_interconnect_0|rsp_mux|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~2 , u0|mm_interconnect_0|rsp_mux|WideOr1~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~5 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~6 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|always1~1 , u0|mm_interconnect_0|router|always1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~5 , u0|mm_interconnect_0|cmd_demux|sink_ready~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~2 , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~3 , u0|mm_interconnect_0|rsp_mux|WideOr1~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~4 , u0|mm_interconnect_0|rsp_mux|WideOr1~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_011|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_011|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_009|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_009|src0_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~5 , u0|mm_interconnect_0|rsp_mux|WideOr1~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~6 , u0|mm_interconnect_0|rsp_mux|WideOr1~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~7 , u0|mm_interconnect_0|rsp_mux|WideOr1~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~8 , u0|mm_interconnect_0|rsp_mux|WideOr1~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~4 , u0|mm_interconnect_0|cmd_demux|sink_ready~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1 , u0|mm_interconnect_0|cmd_demux|sink_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2 , u0|mm_interconnect_0|cmd_demux|sink_ready~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~3 , u0|mm_interconnect_0|cmd_demux|sink_ready~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1 , u0|mm_interconnect_0|cmd_demux|WideOr0~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0 , u0|mm_interconnect_0|cmd_demux|sink_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0 , u0|mm_interconnect_0|cmd_demux|WideOr0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~5 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~0 , u0|mm_interconnect_0|router|Equal5~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~1 , u0|mm_interconnect_0|router|Equal5~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~10 , u0|mm_interconnect_0|cmd_demux|WideOr0~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~11 , u0|mm_interconnect_0|cmd_demux|WideOr0~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~12 , u0|mm_interconnect_0|cmd_demux|WideOr0~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~6 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~7 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~6 , u0|mm_interconnect_0|cmd_demux|sink_ready~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~7 , u0|mm_interconnect_0|cmd_demux|sink_ready~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~2 , u0|mm_interconnect_0|cmd_demux|WideOr0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~13 , u0|mm_interconnect_0|cmd_demux|sink_ready~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~14 , u0|mm_interconnect_0|cmd_demux|sink_ready~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~8 , u0|mm_interconnect_0|router|src_channel[6]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~11 , u0|mm_interconnect_0|cmd_demux|sink_ready~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~12 , u0|mm_interconnect_0|cmd_demux|sink_ready~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~7 , u0|mm_interconnect_0|cmd_demux|WideOr0~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~8 , u0|mm_interconnect_0|cmd_demux|WideOr0~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~3 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~10 , u0|mm_interconnect_0|cmd_demux|sink_ready~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~3 , u0|mm_interconnect_0|cmd_demux|WideOr0~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~9 , u0|mm_interconnect_0|cmd_demux|sink_ready~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~8 , u0|mm_interconnect_0|cmd_demux|sink_ready~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~4 , u0|mm_interconnect_0|cmd_demux|WideOr0~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~5 , u0|mm_interconnect_0|cmd_demux|WideOr0~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~6 , u0|mm_interconnect_0|cmd_demux|WideOr0~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~2 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~4 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~8 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[67] , u0|mm_interconnect_0|cmd_mux_005|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~3 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~2 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~3 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~10 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~55 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~55, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~62 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~62, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~57 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~57, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[73] , u0|mm_interconnect_0|cmd_mux_005|src_data[73], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~64 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~64, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~63 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~63, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~58 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~58, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~49 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~49, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[74] , u0|mm_interconnect_0|cmd_mux_005|src_data[74], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~61 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~61, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~56 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~56, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0], lab7, 1
instance = comp, \u0|sdram_pll|sd1|pll7 , u0|sdram_pll|sd1|pll7, lab7, 1
instance = comp, \u0|sdram_pll|sd1|pll_lock_sync~feeder , u0|sdram_pll|sd1|pll_lock_sync~feeder, lab7, 1
instance = comp, \u0|sdram_pll|sd1|pll_lock_sync , u0|sdram_pll|sd1|pll_lock_sync, lab7, 1
instance = comp, \u0|sdram_pll|sd1|locked , u0|sdram_pll|sd1|locked, lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe4a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe4a[0], lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0], lab7, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0], lab7, 1
instance = comp, \u0|sdram_pll|readdata[0]~1 , u0|sdram_pll|readdata[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|usb_irq|read_mux_out~2 , u0|usb_irq|read_mux_out~2, lab7, 1
instance = comp, \ARDUINO_IO[9]~input , ARDUINO_IO[9]~input, lab7, 1
instance = comp, \u0|usb_irq|read_mux_out~3 , u0|usb_irq|read_mux_out~3, lab7, 1
instance = comp, \u0|usb_irq|readdata[0] , u0|usb_irq|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~11 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~11, lab7, 1
instance = comp, \u0|usb_rst|Equal0~0 , u0|usb_rst|Equal0~0, lab7, 1
instance = comp, \u0|usb_rst|data_out~0 , u0|usb_rst|data_out~0, lab7, 1
instance = comp, \u0|usb_rst|data_out~1 , u0|usb_rst|data_out~1, lab7, 1
instance = comp, \u0|usb_rst|data_out , u0|usb_rst|data_out, lab7, 1
instance = comp, \u0|usb_rst|readdata[0] , u0|usb_rst|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \KEY[0]~input , KEY[0]~input, lab7, 1
instance = comp, \u0|key|read_mux_out[0] , u0|key|read_mux_out[0], lab7, 1
instance = comp, \u0|key|readdata[0] , u0|key|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~12 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~12, lab7, 1
instance = comp, \u0|jtag_uart_0|av_readdata[0]~1 , u0|jtag_uart_0|av_readdata[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[0] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~4 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~4, lab7, 1
instance = comp, \u0|keycode|data_out[0] , u0|keycode|data_out[0], lab7, 1
instance = comp, \u0|keycode|readdata[0] , u0|keycode|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~5 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~5, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[0]~feeder , u0|hex_digits_pio|data_out[0]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[0] , u0|hex_digits_pio|data_out[0], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[0] , u0|hex_digits_pio|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|leds_pio|data_out[0]~feeder , u0|leds_pio|data_out[0]~feeder, lab7, 1
instance = comp, \u0|leds_pio|data_out[0] , u0|leds_pio|data_out[0], lab7, 1
instance = comp, \u0|leds_pio|readdata[0] , u0|leds_pio|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~6 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~6, lab7, 1
instance = comp, \u0|keycode2|data_out[0] , u0|keycode2|data_out[0], lab7, 1
instance = comp, \u0|keycode2|readdata[0] , u0|keycode2|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|keycode2_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~4 , u0|timer_0|read_mux_out[0]~4, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[48] , u0|timer_0|counter_snapshot[48], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[32] , u0|timer_0|counter_snapshot[32], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~3 , u0|timer_0|read_mux_out[0]~3, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~5 , u0|timer_0|read_mux_out[0]~5, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~2 , u0|timer_0|read_mux_out[0]~2, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~1 , u0|timer_0|read_mux_out[0]~1, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[0]~0 , u0|timer_0|counter_snapshot[0]~0, lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[0] , u0|timer_0|counter_snapshot[0], lab7, 1
instance = comp, \u0|timer_0|counter_snapshot[16] , u0|timer_0|counter_snapshot[16], lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0]~0 , u0|timer_0|read_mux_out[0]~0, lab7, 1
instance = comp, \u0|timer_0|read_mux_out[0] , u0|timer_0|read_mux_out[0], lab7, 1
instance = comp, \u0|timer_0|readdata[0] , u0|timer_0|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~7 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~8 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~8, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[0]~0 , u0|spi_0|spi_slave_select_holding_reg[0]~0, lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[0] , u0|spi_0|spi_slave_select_holding_reg[0], lab7, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[0] , u0|spi_0|spi_slave_select_reg[0], lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[0]~0 , u0|spi_0|p1_data_to_cpu[0]~0, lab7, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[0]~1 , u0|spi_0|p1_data_to_cpu[0]~1, lab7, 1
instance = comp, \u0|spi_0|data_to_cpu[0] , u0|spi_0|data_to_cpu[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|keycode4|data_out[0] , u0|keycode4|data_out[0], lab7, 1
instance = comp, \u0|keycode4|readdata[0] , u0|keycode4|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|keycode4_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|keycode3|data_out[0] , u0|keycode3|data_out[0], lab7, 1
instance = comp, \u0|keycode3|readdata[0] , u0|keycode3|readdata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|keycode3_s1_translator|av_readdata_pre[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~9 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~10 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~13 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[0]~4 , u0|nios2_gen2_0|cpu|F_iw[0]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[0] , u0|nios2_gen2_0|cpu|D_iw[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem32~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~4 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~3 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data , u0|nios2_gen2_0|cpu|av_ld_aligning_data, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~1 , u0|nios2_gen2_0|cpu|av_ld_rshift8~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~3 , u0|mm_interconnect_0|rsp_mux|src_data[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~0 , u0|mm_interconnect_0|rsp_mux|src_data[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~1 , u0|mm_interconnect_0|rsp_mux|src_data[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~7 , u0|mm_interconnect_0|rsp_mux|src_data[0]~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~4 , u0|mm_interconnect_0|rsp_mux|src_data[0]~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~6 , u0|mm_interconnect_0|rsp_mux|src_data[0]~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~5 , u0|mm_interconnect_0|rsp_mux|src_data[0]~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~8 , u0|mm_interconnect_0|rsp_mux|src_data[0]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~2 , u0|mm_interconnect_0|rsp_mux|src_data[0]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~9 , u0|mm_interconnect_0|rsp_mux|src_data[0]~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~0 , u0|mm_interconnect_0|rsp_mux|src_payload~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~2 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal134~0 , u0|nios2_gen2_0|cpu|Equal134~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal133~0 , u0|nios2_gen2_0|cpu|Equal133~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg , u0|nios2_gen2_0|cpu|W_estatus_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg , u0|nios2_gen2_0|cpu|W_bstatus_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[0] , u0|nios2_gen2_0|cpu|W_control_rd_data[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[0] , u0|nios2_gen2_0|cpu|R_compare_op[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~98 , u0|nios2_gen2_0|cpu|Add1~98, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[1] , u0|nios2_gen2_0|cpu|R_compare_op[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~6 , u0|nios2_gen2_0|cpu|Equal127~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~8 , u0|nios2_gen2_0|cpu|Equal127~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~5 , u0|nios2_gen2_0|cpu|Equal127~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[2]~24 , u0|nios2_gen2_0|cpu|E_logic_result[2]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~7 , u0|nios2_gen2_0|cpu|Equal127~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~9 , u0|nios2_gen2_0|cpu|Equal127~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~1 , u0|nios2_gen2_0|cpu|Equal127~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[27]~15 , u0|nios2_gen2_0|cpu|E_logic_result[27]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~0 , u0|nios2_gen2_0|cpu|Equal127~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~3 , u0|nios2_gen2_0|cpu|Equal127~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~2 , u0|nios2_gen2_0|cpu|Equal127~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~4 , u0|nios2_gen2_0|cpu|Equal127~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~10 , u0|nios2_gen2_0|cpu|Equal127~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_cmp_result~0 , u0|nios2_gen2_0|cpu|E_cmp_result~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_cmp_result , u0|nios2_gen2_0|cpu|W_cmp_result, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12]~15 , u0|nios2_gen2_0|cpu|E_src1[12]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12] , u0|nios2_gen2_0|cpu|E_src1[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~22 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~23 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[10] , u0|nios2_gen2_0|cpu|F_pc[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src3_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src3_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[43] , u0|mm_interconnect_0|cmd_mux_003|src_data[43], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[5] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|address[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~2 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[2] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|readdata[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~14 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~15 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~18 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~16 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~17 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~19 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~20 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[2]~15 , u0|nios2_gen2_0|cpu|F_iw[2]~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2] , u0|nios2_gen2_0|cpu|D_iw[2], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~2 , u0|nios2_gen2_0|cpu|D_ctrl_ld~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~3 , u0|nios2_gen2_0|cpu|D_ctrl_ld~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld , u0|nios2_gen2_0|cpu|R_ctrl_ld, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt , u0|nios2_gen2_0|cpu|d_read_nxt, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read , u0|nios2_gen2_0|cpu|d_read, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~10 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~9 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~11 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted, lab7, 1
instance = comp, \u0|keycode2|always0~4 , u0|keycode2|always0~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_valid~0 , u0|mm_interconnect_0|cmd_mux_016|src_valid~0, lab7, 1
instance = comp, \u0|keycode2|always0~2 , u0|keycode2|always0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent|cp_ready~2 , u0|mm_interconnect_0|keycode2_s1_agent|cp_ready~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|keycode2_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|keycode2_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 , u0|mm_interconnect_0|rsp_mux_001|src_payload~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~26 , u0|nios2_gen2_0|cpu|F_iw[4]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~27 , u0|nios2_gen2_0|cpu|F_iw[4]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~24 , u0|nios2_gen2_0|cpu|F_iw[4]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~25 , u0|nios2_gen2_0|cpu|F_iw[4]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~29 , u0|nios2_gen2_0|cpu|F_iw[4]~29, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~28 , u0|nios2_gen2_0|cpu|F_iw[4]~28, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~30 , u0|nios2_gen2_0|cpu|F_iw[4]~30, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~31 , u0|nios2_gen2_0|cpu|F_iw[4]~31, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[4] , u0|nios2_gen2_0|cpu|D_iw[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~5 , u0|nios2_gen2_0|cpu|Equal0~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_cmpge~0 , u0|nios2_gen2_0|cpu|D_op_cmpge~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled~0 , u0|nios2_gen2_0|cpu|hbreak_enabled~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled~feeder , u0|nios2_gen2_0|cpu|hbreak_enabled~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled , u0|nios2_gen2_0|cpu|hbreak_enabled, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[8]~1 , u0|nios2_gen2_0|cpu|D_iw[8]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~45 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~45, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~46 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~46, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~49 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~49, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~48 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~48, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~47 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~47, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~50 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~50, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~51 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~51, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[6]~88 , u0|nios2_gen2_0|cpu|F_iw[6]~88, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[6] , u0|nios2_gen2_0|cpu|D_iw[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal132~1 , u0|nios2_gen2_0|cpu|Equal132~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_eret , u0|nios2_gen2_0|cpu|D_op_eret, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie , u0|nios2_gen2_0|cpu|W_status_reg_pie, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[8]~0 , u0|nios2_gen2_0|cpu|D_iw[8]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~52 , u0|nios2_gen2_0|cpu|F_iw[14]~52, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~53 , u0|nios2_gen2_0|cpu|F_iw[14]~53, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~54 , u0|nios2_gen2_0|cpu|F_iw[14]~54, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~55 , u0|nios2_gen2_0|cpu|F_iw[14]~55, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~56 , u0|nios2_gen2_0|cpu|F_iw[14]~56, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~110 , u0|nios2_gen2_0|cpu|F_iw[14]~110, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[14] , u0|nios2_gen2_0|cpu|D_iw[14], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot , u0|nios2_gen2_0|cpu|R_ctrl_shift_rot, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~3 , u0|nios2_gen2_0|cpu|E_stall~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid~5 , u0|nios2_gen2_0|cpu|W_valid~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid~4 , u0|nios2_gen2_0|cpu|W_valid~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid , u0|nios2_gen2_0|cpu|W_valid, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~19 , u0|nios2_gen2_0|cpu|Equal0~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~18 , u0|nios2_gen2_0|cpu|Equal0~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~20 , u0|nios2_gen2_0|cpu|Equal0~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~21 , u0|nios2_gen2_0|cpu|Equal0~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_wr_dst_reg , u0|nios2_gen2_0|cpu|R_wr_dst_reg, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wren , u0|nios2_gen2_0|cpu|W_rf_wren, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0]~feeder , u0|nios2_gen2_0|cpu|d_writedata[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0] , u0|nios2_gen2_0|cpu|d_writedata[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~1 , u0|mm_interconnect_0|cmd_mux_003|src_payload~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[0] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|writedata[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|state~0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|state~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|state~1 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|state~1, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|state~2 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|state~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|state , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|state, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rvalid , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|rvalid, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~13 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~13, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~2 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~2, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3 , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0] , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0], lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder, lab7, 1
instance = comp, \u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo , u0|jtag_uart_0|lab7soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, lab7, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20 , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~clkctrl , u0|nios2_gen2_0|cpu|the_lab7soc_nios2_gen2_0_cpu_nios2_oci|the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~clkctrl, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder, lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|altera_reset_synchronizer_int_chain[0], lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder, lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|altera_reset_synchronizer_int_chain[1], lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[2] , u0|rst_controller|altera_reset_synchronizer_int_chain[2], lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder , u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder, lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[3] , u0|rst_controller|altera_reset_synchronizer_int_chain[3], lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0, lab7, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[4] , u0|rst_controller|altera_reset_synchronizer_int_chain[4], lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain~0 , u0|rst_controller|r_sync_rst_chain~0, lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[1] , u0|rst_controller|r_sync_rst_chain[1], lab7, 1
instance = comp, \u0|rst_controller|WideOr0~0 , u0|rst_controller|WideOr0~0, lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst , u0|rst_controller|r_sync_rst, lab7, 1
instance = comp, \u0|rst_controller|r_sync_rst~clkctrl , u0|rst_controller|r_sync_rst~clkctrl, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src1_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~73 , u0|nios2_gen2_0|cpu|F_iw[16]~73, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~74 , u0|nios2_gen2_0|cpu|F_iw[16]~74, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~75 , u0|nios2_gen2_0|cpu|F_iw[16]~75, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[16] , u0|nios2_gen2_0|cpu|D_iw[16], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~5 , u0|nios2_gen2_0|cpu|Equal62~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~7 , u0|nios2_gen2_0|cpu|D_ctrl_exception~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~8 , u0|nios2_gen2_0|cpu|D_ctrl_exception~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~11 , u0|nios2_gen2_0|cpu|D_ctrl_exception~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~10 , u0|nios2_gen2_0|cpu|D_ctrl_exception~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~12 , u0|nios2_gen2_0|cpu|D_ctrl_exception~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~13 , u0|nios2_gen2_0|cpu|D_ctrl_exception~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~9 , u0|nios2_gen2_0|cpu|D_ctrl_exception~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~14 , u0|nios2_gen2_0|cpu|D_ctrl_exception~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~17 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~15 , u0|nios2_gen2_0|cpu|D_ctrl_exception~15, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~4 , u0|nios2_gen2_0|cpu|D_ctrl_exception~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~5 , u0|nios2_gen2_0|cpu|D_ctrl_exception~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~6 , u0|nios2_gen2_0|cpu|D_ctrl_exception~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~16 , u0|nios2_gen2_0|cpu|D_ctrl_exception~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_exception , u0|nios2_gen2_0|cpu|R_ctrl_exception, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~0 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~27 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~27, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[2] , u0|nios2_gen2_0|cpu|F_pc[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~2 , u0|mm_interconnect_0|router_001|Equal0~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src17_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src17_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_valid~0 , u0|mm_interconnect_0|cmd_mux_018|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_018|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_018|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_018|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|keycode4_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_018|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_018|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~4 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_valid~0 , u0|nios2_gen2_0|cpu|F_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_valid~1 , u0|nios2_gen2_0|cpu|F_valid~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_valid , u0|nios2_gen2_0|cpu|D_valid, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_valid~feeder , u0|nios2_gen2_0|cpu|R_valid~feeder, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_valid , u0|nios2_gen2_0|cpu|R_valid, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_new_inst , u0|nios2_gen2_0|cpu|E_new_inst, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_st~0 , u0|nios2_gen2_0|cpu|D_ctrl_st~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_st , u0|nios2_gen2_0|cpu|R_ctrl_st, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_stall~0 , u0|nios2_gen2_0|cpu|E_st_stall~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_stall~1 , u0|nios2_gen2_0|cpu|E_st_stall~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_stall~2 , u0|nios2_gen2_0|cpu|E_st_stall~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write , u0|nios2_gen2_0|cpu|d_write, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|WideOr1~1 , u0|mm_interconnect_0|cmd_mux_016|WideOr1~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|WideOr1~0 , u0|mm_interconnect_0|cmd_mux_016|WideOr1~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|WideOr1 , u0|mm_interconnect_0|cmd_mux_016|WideOr1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|av_begintransfer~2 , u0|mm_interconnect_0|keycode2_s1_translator|av_begintransfer~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|keycode2_s1_translator|wait_latency_counter[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent|cp_ready~0 , u0|mm_interconnect_0|keycode2_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent|cp_ready~1 , u0|mm_interconnect_0|keycode2_s1_agent|cp_ready~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal4~1 , u0|mm_interconnect_0|router_001|Equal4~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~22 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~24 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~23 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~25 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal7~0 , u0|mm_interconnect_0|router_001|Equal7~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~19 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~19, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~20 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~20, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~21 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~2 , u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~3 , u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~18 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~26 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~27 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted, lab7, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src11_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src11_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_012|packet_in_progress~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|packet_in_progress , u0|mm_interconnect_0|cmd_mux_012|packet_in_progress, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|update_grant~0 , u0|mm_interconnect_0|cmd_mux_012|update_grant~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|update_grant~1 , u0|mm_interconnect_0|cmd_mux_012|update_grant~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_012|arb|grant[1]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_012|saved_grant[1], lab7, 1
instance = comp, \u0|hex_digits_pio|Equal0~0 , u0|hex_digits_pio|Equal0~0, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[11]~feeder , u0|hex_digits_pio|data_out[11]~feeder, lab7, 1
instance = comp, \u0|hex_digits_pio|data_out[11] , u0|hex_digits_pio|data_out[11], lab7, 1
instance = comp, \u0|hex_digits_pio|readdata[11] , u0|hex_digits_pio|readdata[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~63 , u0|nios2_gen2_0|cpu|F_iw[11]~63, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~64 , u0|nios2_gen2_0|cpu|F_iw[11]~64, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~62 , u0|nios2_gen2_0|cpu|F_iw[11]~62, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~65 , u0|nios2_gen2_0|cpu|F_iw[11]~65, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~66 , u0|nios2_gen2_0|cpu|F_iw[11]~66, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[11] , u0|nios2_gen2_0|cpu|D_iw[11], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~9 , u0|nios2_gen2_0|cpu|Equal0~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic , u0|nios2_gen2_0|cpu|D_ctrl_logic, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_logic , u0|nios2_gen2_0|cpu|R_ctrl_logic, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2]~24 , u0|nios2_gen2_0|cpu|W_alu_result[2]~24, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2] , u0|nios2_gen2_0|cpu|W_alu_result[2], lab7, 1
instance = comp, \u0|usb_irq|read_mux_out~1 , u0|usb_irq|read_mux_out~1, lab7, 1
instance = comp, \u0|keycode4|Equal0~0 , u0|keycode4|Equal0~0, lab7, 1
instance = comp, \u0|keycode4|data_out[3] , u0|keycode4|data_out[3], lab7, 1
instance = comp, \u0|keycode4|readdata[3] , u0|keycode4|readdata[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode4_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|keycode4_s1_translator|av_readdata_pre[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~21 , u0|nios2_gen2_0|cpu|F_iw[3]~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 , u0|mm_interconnect_0|rsp_mux_001|src_payload~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~19 , u0|nios2_gen2_0|cpu|F_iw[3]~19, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~20 , u0|nios2_gen2_0|cpu|F_iw[3]~20, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~17 , u0|nios2_gen2_0|cpu|F_iw[3]~17, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~16 , u0|nios2_gen2_0|cpu|F_iw[3]~16, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~18 , u0|nios2_gen2_0|cpu|F_iw[3]~18, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~22 , u0|nios2_gen2_0|cpu|F_iw[3]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~23 , u0|nios2_gen2_0|cpu|F_iw[3]~23, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[3] , u0|nios2_gen2_0|cpu|D_iw[3], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~4 , u0|nios2_gen2_0|cpu|Equal0~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op[1]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[1] , u0|nios2_gen2_0|cpu|R_logic_op[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[5]~22 , u0|nios2_gen2_0|cpu|E_logic_result[5]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5]~22 , u0|nios2_gen2_0|cpu|W_alu_result[5]~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5] , u0|nios2_gen2_0|cpu|W_alu_result[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0 , u0|mm_interconnect_0|router|Equal2~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~0 , u0|mm_interconnect_0|router|Equal16~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_valid~0 , u0|mm_interconnect_0|cmd_mux|src_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0] , u0|mm_interconnect_0|cmd_mux|saved_grant[0], lab7, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~0 , u0|jtag_uart_0|av_waitrequest~0, lab7, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest , u0|jtag_uart_0|av_waitrequest, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src1_valid~0 , u0|mm_interconnect_0|rsp_demux|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~25 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~25, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~26 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~26, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~27 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~27, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~28 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~28, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~29 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~29, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[10]~84 , u0|nios2_gen2_0|cpu|F_iw[10]~84, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[10] , u0|nios2_gen2_0|cpu|D_iw[10], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6]~21 , u0|nios2_gen2_0|cpu|E_src1[6]~21, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8 , u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6] , u0|nios2_gen2_0|cpu|E_src1[6], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~25 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~25, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[4] , u0|nios2_gen2_0|cpu|F_pc[4], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10 , u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~2 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[5] , u0|nios2_gen2_0|cpu|F_pc[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~1 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[6] , u0|nios2_gen2_0|cpu|F_pc[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~0 , u0|mm_interconnect_0|router_001|Equal3~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~1 , u0|mm_interconnect_0|router_001|Equal3~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src15_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src15_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_016|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_016|arb|grant[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_016|saved_grant[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_data[67] , u0|mm_interconnect_0|cmd_mux_016|src_data[67], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[0][85]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|keycode2_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_016|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_016|src1_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~10 , u0|nios2_gen2_0|cpu|F_iw[1]~10, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~9 , u0|nios2_gen2_0|cpu|F_iw[1]~9, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~12 , u0|nios2_gen2_0|cpu|F_iw[1]~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~11 , u0|nios2_gen2_0|cpu|F_iw[1]~11, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~13 , u0|nios2_gen2_0|cpu|F_iw[1]~13, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~7 , u0|nios2_gen2_0|cpu|F_iw[1]~7, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~6 , u0|nios2_gen2_0|cpu|F_iw[1]~6, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~8 , u0|nios2_gen2_0|cpu|F_iw[1]~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~5 , u0|nios2_gen2_0|cpu|F_iw[1]~5, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~14 , u0|nios2_gen2_0|cpu|F_iw[1]~14, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[1] , u0|nios2_gen2_0|cpu|D_iw[1], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1 , u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct , u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~12 , u0|nios2_gen2_0|cpu|R_src1~12, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27]~0 , u0|nios2_gen2_0|cpu|E_src1[27]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27] , u0|nios2_gen2_0|cpu|E_src1[27], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27]~0 , u0|nios2_gen2_0|cpu|W_alu_result[27]~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27] , u0|nios2_gen2_0|cpu|W_alu_result[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~0 , u0|mm_interconnect_0|router|Equal0~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~1 , u0|mm_interconnect_0|router|Equal0~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_valid~1 , u0|mm_interconnect_0|cmd_mux_012|src_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_012|arb|grant[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_012|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_012|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_012|src1_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~22 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~22, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~21 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~21, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~23 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~23, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~24 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~24, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~52 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~52, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[12]~76 , u0|nios2_gen2_0|cpu|F_iw[12]~76, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[12] , u0|nios2_gen2_0|cpu|D_iw[12], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_break~0 , u0|nios2_gen2_0|cpu|D_ctrl_break~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_break , u0|nios2_gen2_0|cpu|R_ctrl_break, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~3 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~3, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~4 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~4, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[24] , u0|nios2_gen2_0|cpu|F_pc[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src6_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src6_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src6_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src6_valid~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85], lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_006|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_006|src1_valid~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~45 , u0|nios2_gen2_0|cpu|F_iw[5]~45, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~44 , u0|nios2_gen2_0|cpu|F_iw[5]~44, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~46 , u0|nios2_gen2_0|cpu|F_iw[5]~46, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~48 , u0|nios2_gen2_0|cpu|F_iw[5]~48, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~47 , u0|nios2_gen2_0|cpu|F_iw[5]~47, lab7, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 , u0|mm_interconnect_0|rsp_mux_001|src_payload~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~49 , u0|nios2_gen2_0|cpu|F_iw[5]~49, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~50 , u0|nios2_gen2_0|cpu|F_iw[5]~50, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~51 , u0|nios2_gen2_0|cpu|F_iw[5]~51, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[5] , u0|nios2_gen2_0|cpu|D_iw[5], lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~8 , u0|nios2_gen2_0|cpu|Equal0~8, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br , u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~22 , u0|nios2_gen2_0|cpu|Equal0~22, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond , u0|nios2_gen2_0|cpu|R_ctrl_br_uncond, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0 , u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~26 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~26, lab7, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[3] , u0|nios2_gen2_0|cpu|F_pc[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src4_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src4_valid~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_004|saved_grant[0], lab7, 1
instance = comp, \u0|sdram_pll|w_reset~0 , u0|sdram_pll|w_reset~0, lab7, 1
instance = comp, \u0|sdram_pll|w_reset~1 , u0|sdram_pll|w_reset~1, lab7, 1
instance = comp, \u0|sdram_pll|w_reset~2 , u0|sdram_pll|w_reset~2, lab7, 1
instance = comp, \u0|sdram_pll|prev_reset , u0|sdram_pll|prev_reset, lab7, 1
instance = comp, \u0|sdram_pll|prev_reset~clkctrl , u0|sdram_pll|prev_reset~clkctrl, lab7, 1
instance = comp, \u0|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl , u0|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~0 , u0|mm_interconnect_0|cmd_mux_005|src_payload~0, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~26 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~26, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[0] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[0], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[0]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[0]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[0] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[0], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[0]~28 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[0]~28, lab7, 1
instance = comp, \u0|sdram|active_data[0] , u0|sdram|active_data[0], lab7, 1
instance = comp, \u0|sdram|m_data[0]~_Duplicate_1 , u0|sdram|m_data[0]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector116~0 , u0|sdram|Selector116~0, lab7, 1
instance = comp, \u0|sdram|Selector116~1 , u0|sdram|Selector116~1, lab7, 1
instance = comp, \u0|sdram|Selector116~2 , u0|sdram|Selector116~2, lab7, 1
instance = comp, \u0|sdram|m_data[0] , u0|sdram|m_data[0], lab7, 1
instance = comp, \u0|sdram|oe , u0|sdram|oe, lab7, 1
instance = comp, \u0|sdram|m_data[1]~_Duplicate_1 , u0|sdram|m_data[1]~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~1 , u0|mm_interconnect_0|cmd_mux_005|src_payload~1, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~27 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~27, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[1] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[1], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[1]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[1]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[1] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[1], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[1]~29 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[1]~29, lab7, 1
instance = comp, \u0|sdram|active_data[1] , u0|sdram|active_data[1], lab7, 1
instance = comp, \u0|sdram|Selector115~0 , u0|sdram|Selector115~0, lab7, 1
instance = comp, \u0|sdram|Selector115~1 , u0|sdram|Selector115~1, lab7, 1
instance = comp, \u0|sdram|Selector115~2 , u0|sdram|Selector115~2, lab7, 1
instance = comp, \u0|sdram|m_data[1] , u0|sdram|m_data[1], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_1 , u0|sdram|oe~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~2 , u0|mm_interconnect_0|cmd_mux_005|src_payload~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~28 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~28, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[2] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[2], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[2] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[2], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[2]~30 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[2]~30, lab7, 1
instance = comp, \u0|sdram|active_data[2] , u0|sdram|active_data[2], lab7, 1
instance = comp, \u0|sdram|m_data[2]~_Duplicate_1 , u0|sdram|m_data[2]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector114~0 , u0|sdram|Selector114~0, lab7, 1
instance = comp, \u0|sdram|Selector114~1 , u0|sdram|Selector114~1, lab7, 1
instance = comp, \u0|sdram|Selector114~2 , u0|sdram|Selector114~2, lab7, 1
instance = comp, \u0|sdram|m_data[2] , u0|sdram|m_data[2], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_2 , u0|sdram|oe~_Duplicate_2, lab7, 1
instance = comp, \u0|sdram|m_data[3]~_Duplicate_1 , u0|sdram|m_data[3]~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~3 , u0|mm_interconnect_0|cmd_mux_005|src_payload~3, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~29 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~29, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[3] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[3], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[3] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[3], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[3]~31 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[3]~31, lab7, 1
instance = comp, \u0|sdram|active_data[3] , u0|sdram|active_data[3], lab7, 1
instance = comp, \u0|sdram|Selector113~0 , u0|sdram|Selector113~0, lab7, 1
instance = comp, \u0|sdram|Selector113~1 , u0|sdram|Selector113~1, lab7, 1
instance = comp, \u0|sdram|Selector113~2 , u0|sdram|Selector113~2, lab7, 1
instance = comp, \u0|sdram|m_data[3] , u0|sdram|m_data[3], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_3 , u0|sdram|oe~_Duplicate_3, lab7, 1
instance = comp, \u0|sdram|m_data[4]~_Duplicate_1 , u0|sdram|m_data[4]~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~4 , u0|mm_interconnect_0|cmd_mux_005|src_payload~4, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~30 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~30, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[4] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[4], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[4] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[4], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[4]~32 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[4]~32, lab7, 1
instance = comp, \u0|sdram|active_data[4] , u0|sdram|active_data[4], lab7, 1
instance = comp, \u0|sdram|Selector112~0 , u0|sdram|Selector112~0, lab7, 1
instance = comp, \u0|sdram|Selector112~1 , u0|sdram|Selector112~1, lab7, 1
instance = comp, \u0|sdram|Selector112~2 , u0|sdram|Selector112~2, lab7, 1
instance = comp, \u0|sdram|m_data[4] , u0|sdram|m_data[4], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_4 , u0|sdram|oe~_Duplicate_4, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~5 , u0|mm_interconnect_0|cmd_mux_005|src_payload~5, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~31 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~31, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[5]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[5]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[5] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[5], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[5] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[5], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[5]~33 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[5]~33, lab7, 1
instance = comp, \u0|sdram|m_data[5]~_Duplicate_1 , u0|sdram|m_data[5]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|active_data[5] , u0|sdram|active_data[5], lab7, 1
instance = comp, \u0|sdram|Selector111~0 , u0|sdram|Selector111~0, lab7, 1
instance = comp, \u0|sdram|Selector111~1 , u0|sdram|Selector111~1, lab7, 1
instance = comp, \u0|sdram|Selector111~2 , u0|sdram|Selector111~2, lab7, 1
instance = comp, \u0|sdram|m_data[5] , u0|sdram|m_data[5], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_5 , u0|sdram|oe~_Duplicate_5, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~6 , u0|mm_interconnect_0|cmd_mux_005|src_payload~6, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~32 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~32, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[6]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[6]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[6] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[6], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[6] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[6], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[6]~34 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[6]~34, lab7, 1
instance = comp, \u0|sdram|active_data[6] , u0|sdram|active_data[6], lab7, 1
instance = comp, \u0|sdram|m_data[6]~_Duplicate_1 , u0|sdram|m_data[6]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector110~0 , u0|sdram|Selector110~0, lab7, 1
instance = comp, \u0|sdram|Selector110~1 , u0|sdram|Selector110~1, lab7, 1
instance = comp, \u0|sdram|Selector110~2 , u0|sdram|Selector110~2, lab7, 1
instance = comp, \u0|sdram|m_data[6] , u0|sdram|m_data[6], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_6 , u0|sdram|oe~_Duplicate_6, lab7, 1
instance = comp, \u0|sdram|m_data[7]~_Duplicate_1 , u0|sdram|m_data[7]~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~7 , u0|mm_interconnect_0|cmd_mux_005|src_payload~7, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~33 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~33, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[7]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[7]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[7] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[7], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[7] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[7], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[7]~35 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[7]~35, lab7, 1
instance = comp, \u0|sdram|active_data[7] , u0|sdram|active_data[7], lab7, 1
instance = comp, \u0|sdram|Selector109~0 , u0|sdram|Selector109~0, lab7, 1
instance = comp, \u0|sdram|Selector109~1 , u0|sdram|Selector109~1, lab7, 1
instance = comp, \u0|sdram|Selector109~2 , u0|sdram|Selector109~2, lab7, 1
instance = comp, \u0|sdram|m_data[7] , u0|sdram|m_data[7], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_7 , u0|sdram|oe~_Duplicate_7, lab7, 1
instance = comp, \u0|sdram|m_data[8]~_Duplicate_1 , u0|sdram|m_data[8]~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~8 , u0|mm_interconnect_0|cmd_mux_005|src_payload~8, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~34 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~34, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[8] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[8], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[8]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[8]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[8] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[8], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[8]~36 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[8]~36, lab7, 1
instance = comp, \u0|sdram|active_data[8] , u0|sdram|active_data[8], lab7, 1
instance = comp, \u0|sdram|Selector108~0 , u0|sdram|Selector108~0, lab7, 1
instance = comp, \u0|sdram|Selector108~1 , u0|sdram|Selector108~1, lab7, 1
instance = comp, \u0|sdram|Selector108~2 , u0|sdram|Selector108~2, lab7, 1
instance = comp, \u0|sdram|m_data[8] , u0|sdram|m_data[8], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_8 , u0|sdram|oe~_Duplicate_8, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~9 , u0|mm_interconnect_0|cmd_mux_005|src_payload~9, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~35 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~35, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[9]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[9]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[9] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[9], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[9] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[9], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[9]~37 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[9]~37, lab7, 1
instance = comp, \u0|sdram|active_data[9] , u0|sdram|active_data[9], lab7, 1
instance = comp, \u0|sdram|m_data[9]~_Duplicate_1 , u0|sdram|m_data[9]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector107~0 , u0|sdram|Selector107~0, lab7, 1
instance = comp, \u0|sdram|Selector107~1 , u0|sdram|Selector107~1, lab7, 1
instance = comp, \u0|sdram|Selector107~2 , u0|sdram|Selector107~2, lab7, 1
instance = comp, \u0|sdram|m_data[9] , u0|sdram|m_data[9], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_9 , u0|sdram|oe~_Duplicate_9, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~10 , u0|mm_interconnect_0|cmd_mux_005|src_payload~10, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~36 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~36, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[10]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[10]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[10] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[10], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[10] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[10], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[10]~38 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[10]~38, lab7, 1
instance = comp, \u0|sdram|active_data[10] , u0|sdram|active_data[10], lab7, 1
instance = comp, \u0|sdram|m_data[10]~_Duplicate_1 , u0|sdram|m_data[10]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector106~0 , u0|sdram|Selector106~0, lab7, 1
instance = comp, \u0|sdram|Selector106~1 , u0|sdram|Selector106~1, lab7, 1
instance = comp, \u0|sdram|Selector106~2 , u0|sdram|Selector106~2, lab7, 1
instance = comp, \u0|sdram|m_data[10] , u0|sdram|m_data[10], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_10 , u0|sdram|oe~_Duplicate_10, lab7, 1
instance = comp, \u0|sdram|m_data[11]~_Duplicate_1 , u0|sdram|m_data[11]~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~11 , u0|mm_interconnect_0|cmd_mux_005|src_payload~11, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~37 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~37, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[11] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[11], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[11] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[11], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[11]~39 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[11]~39, lab7, 1
instance = comp, \u0|sdram|active_data[11] , u0|sdram|active_data[11], lab7, 1
instance = comp, \u0|sdram|Selector105~0 , u0|sdram|Selector105~0, lab7, 1
instance = comp, \u0|sdram|Selector105~1 , u0|sdram|Selector105~1, lab7, 1
instance = comp, \u0|sdram|Selector105~2 , u0|sdram|Selector105~2, lab7, 1
instance = comp, \u0|sdram|m_data[11] , u0|sdram|m_data[11], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_11 , u0|sdram|oe~_Duplicate_11, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~12 , u0|mm_interconnect_0|cmd_mux_005|src_payload~12, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~38 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~38, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[12]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[12]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[12] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[12], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[12] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[12], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[12]~40 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[12]~40, lab7, 1
instance = comp, \u0|sdram|active_data[12] , u0|sdram|active_data[12], lab7, 1
instance = comp, \u0|sdram|m_data[12]~_Duplicate_1 , u0|sdram|m_data[12]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector104~0 , u0|sdram|Selector104~0, lab7, 1
instance = comp, \u0|sdram|Selector104~1 , u0|sdram|Selector104~1, lab7, 1
instance = comp, \u0|sdram|Selector104~2 , u0|sdram|Selector104~2, lab7, 1
instance = comp, \u0|sdram|m_data[12] , u0|sdram|m_data[12], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_12 , u0|sdram|oe~_Duplicate_12, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~13 , u0|mm_interconnect_0|cmd_mux_005|src_payload~13, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~39 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~39, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[13] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[13], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[13]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[13]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[13] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[13], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[13]~41 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[13]~41, lab7, 1
instance = comp, \u0|sdram|active_data[13] , u0|sdram|active_data[13], lab7, 1
instance = comp, \u0|sdram|m_data[13]~_Duplicate_1 , u0|sdram|m_data[13]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector103~0 , u0|sdram|Selector103~0, lab7, 1
instance = comp, \u0|sdram|Selector103~1 , u0|sdram|Selector103~1, lab7, 1
instance = comp, \u0|sdram|Selector103~2 , u0|sdram|Selector103~2, lab7, 1
instance = comp, \u0|sdram|m_data[13] , u0|sdram|m_data[13], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_13 , u0|sdram|oe~_Duplicate_13, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~14 , u0|mm_interconnect_0|cmd_mux_005|src_payload~14, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~40 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~40, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[14] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[14], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[14]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[14]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[14] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[14], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[14]~42 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[14]~42, lab7, 1
instance = comp, \u0|sdram|active_data[14] , u0|sdram|active_data[14], lab7, 1
instance = comp, \u0|sdram|m_data[14]~_Duplicate_1 , u0|sdram|m_data[14]~_Duplicate_1, lab7, 1
instance = comp, \u0|sdram|Selector102~0 , u0|sdram|Selector102~0, lab7, 1
instance = comp, \u0|sdram|Selector102~1 , u0|sdram|Selector102~1, lab7, 1
instance = comp, \u0|sdram|Selector102~2 , u0|sdram|Selector102~2, lab7, 1
instance = comp, \u0|sdram|m_data[14] , u0|sdram|m_data[14], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_14 , u0|sdram|oe~_Duplicate_14, lab7, 1
instance = comp, \u0|sdram|m_data[15]~_Duplicate_1 , u0|sdram|m_data[15]~_Duplicate_1, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~15 , u0|mm_interconnect_0|cmd_mux_005|src_payload~15, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~41 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~41, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[15] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[15], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[15]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[15]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[15] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[15], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[15]~43 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[15]~43, lab7, 1
instance = comp, \u0|sdram|active_data[15] , u0|sdram|active_data[15], lab7, 1
instance = comp, \u0|sdram|Selector101~0 , u0|sdram|Selector101~0, lab7, 1
instance = comp, \u0|sdram|Selector101~1 , u0|sdram|Selector101~1, lab7, 1
instance = comp, \u0|sdram|Selector101~2 , u0|sdram|Selector101~2, lab7, 1
instance = comp, \u0|sdram|m_data[15] , u0|sdram|m_data[15], lab7, 1
instance = comp, \u0|sdram|oe~_Duplicate_15 , u0|sdram|oe~_Duplicate_15, lab7, 1
instance = comp, \u0|spi_0|stateZero , u0|spi_0|stateZero, lab7, 1
instance = comp, \u0|spi_0|SS_n~0 , u0|spi_0|SS_n~0, lab7, 1
instance = comp, \hex_driver0|WideOr6~0 , hex_driver0|WideOr6~0, lab7, 1
instance = comp, \hex_driver0|WideOr5~0 , hex_driver0|WideOr5~0, lab7, 1
instance = comp, \hex_driver0|WideOr4~0 , hex_driver0|WideOr4~0, lab7, 1
instance = comp, \hex_driver0|WideOr3~0 , hex_driver0|WideOr3~0, lab7, 1
instance = comp, \hex_driver0|WideOr2~0 , hex_driver0|WideOr2~0, lab7, 1
instance = comp, \hex_driver0|WideOr1~0 , hex_driver0|WideOr1~0, lab7, 1
instance = comp, \hex_driver0|WideOr0~0 , hex_driver0|WideOr0~0, lab7, 1
instance = comp, \hex_driver1|WideOr6~0 , hex_driver1|WideOr6~0, lab7, 1
instance = comp, \hex_driver1|WideOr5~0 , hex_driver1|WideOr5~0, lab7, 1
instance = comp, \hex_driver1|WideOr4~0 , hex_driver1|WideOr4~0, lab7, 1
instance = comp, \hex_driver1|WideOr3~0 , hex_driver1|WideOr3~0, lab7, 1
instance = comp, \hex_driver1|WideOr2~0 , hex_driver1|WideOr2~0, lab7, 1
instance = comp, \hex_driver1|WideOr1~0 , hex_driver1|WideOr1~0, lab7, 1
instance = comp, \hex_driver1|WideOr0~0 , hex_driver1|WideOr0~0, lab7, 1
instance = comp, \hex_driver3|WideOr6~0 , hex_driver3|WideOr6~0, lab7, 1
instance = comp, \hex_driver3|WideOr5~0 , hex_driver3|WideOr5~0, lab7, 1
instance = comp, \hex_driver3|WideOr4~0 , hex_driver3|WideOr4~0, lab7, 1
instance = comp, \hex_driver3|WideOr3~0 , hex_driver3|WideOr3~0, lab7, 1
instance = comp, \hex_driver3|WideOr2~0 , hex_driver3|WideOr2~0, lab7, 1
instance = comp, \hex_driver3|WideOr1~0 , hex_driver3|WideOr1~0, lab7, 1
instance = comp, \hex_driver3|WideOr0~0 , hex_driver3|WideOr0~0, lab7, 1
instance = comp, \hex_driver4|WideOr6~0 , hex_driver4|WideOr6~0, lab7, 1
instance = comp, \hex_driver4|WideOr5~0 , hex_driver4|WideOr5~0, lab7, 1
instance = comp, \hex_driver4|WideOr4~0 , hex_driver4|WideOr4~0, lab7, 1
instance = comp, \hex_driver4|WideOr3~0 , hex_driver4|WideOr3~0, lab7, 1
instance = comp, \hex_driver4|WideOr2~0 , hex_driver4|WideOr2~0, lab7, 1
instance = comp, \hex_driver4|WideOr1~0 , hex_driver4|WideOr1~0, lab7, 1
instance = comp, \hex_driver4|WideOr0~0 , hex_driver4|WideOr0~0, lab7, 1
instance = comp, \u0|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl , u0|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl, lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~16 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~16, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[18] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[18], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[18] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[18], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[18]~16 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[18]~16, lab7, 1
instance = comp, \u0|sdram|active_addr[0] , u0|sdram|active_addr[0], lab7, 1
instance = comp, \u0|sdram|i_addr[12] , u0|sdram|i_addr[12], lab7, 1
instance = comp, \u0|sdram|Selector98~0 , u0|sdram|Selector98~0, lab7, 1
instance = comp, \u0|sdram|Selector98~1 , u0|sdram|Selector98~1, lab7, 1
instance = comp, \u0|sdram|m_addr[8]~0 , u0|sdram|m_addr[8]~0, lab7, 1
instance = comp, \u0|sdram|Selector98~2 , u0|sdram|Selector98~2, lab7, 1
instance = comp, \u0|sdram|m_addr[8]~2 , u0|sdram|m_addr[8]~2, lab7, 1
instance = comp, \u0|sdram|m_addr[0] , u0|sdram|m_addr[0], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[38] , u0|mm_interconnect_0|cmd_mux_005|src_data[38], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~17 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~17, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[19]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[19]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[19] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[19], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[19]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[19]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[19] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[19], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[19]~17 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[19]~17, lab7, 1
instance = comp, \u0|sdram|active_addr[1] , u0|sdram|active_addr[1], lab7, 1
instance = comp, \u0|sdram|Selector97~0 , u0|sdram|Selector97~0, lab7, 1
instance = comp, \u0|sdram|Selector97~1 , u0|sdram|Selector97~1, lab7, 1
instance = comp, \u0|sdram|m_addr[1] , u0|sdram|m_addr[1], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[39] , u0|mm_interconnect_0|cmd_mux_005|src_data[39], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~18 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~18, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[20]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[20]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[20] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[20], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[20]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[20]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[20] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[20], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[20]~18 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[20]~18, lab7, 1
instance = comp, \u0|sdram|active_addr[2] , u0|sdram|active_addr[2], lab7, 1
instance = comp, \u0|sdram|Selector96~0 , u0|sdram|Selector96~0, lab7, 1
instance = comp, \u0|sdram|Selector96~1 , u0|sdram|Selector96~1, lab7, 1
instance = comp, \u0|sdram|m_addr[2] , u0|sdram|m_addr[2], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[40] , u0|mm_interconnect_0|cmd_mux_005|src_data[40], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~19 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~19, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[21] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[21], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[21] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[21], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[21]~19 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[21]~19, lab7, 1
instance = comp, \u0|sdram|active_addr[3] , u0|sdram|active_addr[3], lab7, 1
instance = comp, \u0|sdram|Selector95~3 , u0|sdram|Selector95~3, lab7, 1
instance = comp, \u0|sdram|Selector95~2 , u0|sdram|Selector95~2, lab7, 1
instance = comp, \u0|sdram|Selector95~4 , u0|sdram|Selector95~4, lab7, 1
instance = comp, \u0|sdram|m_addr[3] , u0|sdram|m_addr[3], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[41] , u0|mm_interconnect_0|cmd_mux_005|src_data[41], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~20 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~20, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[22] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[22], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[22] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[22], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[22]~20 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[22]~20, lab7, 1
instance = comp, \u0|sdram|active_addr[4] , u0|sdram|active_addr[4], lab7, 1
instance = comp, \u0|sdram|Selector94~0 , u0|sdram|Selector94~0, lab7, 1
instance = comp, \u0|sdram|Selector94~1 , u0|sdram|Selector94~1, lab7, 1
instance = comp, \u0|sdram|m_addr[4] , u0|sdram|m_addr[4], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[42] , u0|mm_interconnect_0|cmd_mux_005|src_data[42], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~21 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~21, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[23] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[23], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[23] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[23], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[23]~21 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[23]~21, lab7, 1
instance = comp, \u0|sdram|active_addr[5] , u0|sdram|active_addr[5], lab7, 1
instance = comp, \u0|sdram|Selector93~0 , u0|sdram|Selector93~0, lab7, 1
instance = comp, \u0|sdram|Selector93~1 , u0|sdram|Selector93~1, lab7, 1
instance = comp, \u0|sdram|m_addr[5] , u0|sdram|m_addr[5], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[43] , u0|mm_interconnect_0|cmd_mux_005|src_data[43], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~22 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~22, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[24]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[24]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[24] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[24], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[24]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[24]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[24] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[24], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[24]~22 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[24]~22, lab7, 1
instance = comp, \u0|sdram|active_addr[6] , u0|sdram|active_addr[6], lab7, 1
instance = comp, \u0|sdram|Selector92~0 , u0|sdram|Selector92~0, lab7, 1
instance = comp, \u0|sdram|Selector92~1 , u0|sdram|Selector92~1, lab7, 1
instance = comp, \u0|sdram|m_addr[6] , u0|sdram|m_addr[6], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[44] , u0|mm_interconnect_0|cmd_mux_005|src_data[44], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~23 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~23, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[25]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[25]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[25] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[25], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[25]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[25]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[25] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[25], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[25]~23 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[25]~23, lab7, 1
instance = comp, \u0|sdram|active_addr[7] , u0|sdram|active_addr[7], lab7, 1
instance = comp, \u0|sdram|Selector91~0 , u0|sdram|Selector91~0, lab7, 1
instance = comp, \u0|sdram|Selector91~1 , u0|sdram|Selector91~1, lab7, 1
instance = comp, \u0|sdram|m_addr[7] , u0|sdram|m_addr[7], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[45] , u0|mm_interconnect_0|cmd_mux_005|src_data[45], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~24 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~24, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[26] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[26], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[26]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[26]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[26] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[26], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[26]~24 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[26]~24, lab7, 1
instance = comp, \u0|sdram|active_addr[8] , u0|sdram|active_addr[8], lab7, 1
instance = comp, \u0|sdram|Selector90~0 , u0|sdram|Selector90~0, lab7, 1
instance = comp, \u0|sdram|Selector90~1 , u0|sdram|Selector90~1, lab7, 1
instance = comp, \u0|sdram|m_addr[8] , u0|sdram|m_addr[8], lab7, 1
instance = comp, \u0|sdram|Selector89~2 , u0|sdram|Selector89~2, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder, lab7, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[46] , u0|mm_interconnect_0|cmd_mux_005|src_data[46], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10], lab7, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~25 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~25, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[27]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[27]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[27] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[27], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[27] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[27], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[27]~25 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[27]~25, lab7, 1
instance = comp, \u0|sdram|active_addr[9] , u0|sdram|active_addr[9], lab7, 1
instance = comp, \u0|sdram|Selector89~3 , u0|sdram|Selector89~3, lab7, 1
instance = comp, \u0|sdram|Selector89~4 , u0|sdram|Selector89~4, lab7, 1
instance = comp, \u0|sdram|m_addr[9] , u0|sdram|m_addr[9], lab7, 1
instance = comp, \u0|sdram|Selector88~0 , u0|sdram|Selector88~0, lab7, 1
instance = comp, \u0|sdram|Selector88~1 , u0|sdram|Selector88~1, lab7, 1
instance = comp, \u0|sdram|m_addr[10] , u0|sdram|m_addr[10], lab7, 1
instance = comp, \u0|sdram|Selector87~2 , u0|sdram|Selector87~2, lab7, 1
instance = comp, \u0|sdram|Selector87~3 , u0|sdram|Selector87~3, lab7, 1
instance = comp, \u0|sdram|m_addr[11] , u0|sdram|m_addr[11], lab7, 1
instance = comp, \u0|sdram|Selector86~2 , u0|sdram|Selector86~2, lab7, 1
instance = comp, \u0|sdram|Selector86~3 , u0|sdram|Selector86~3, lab7, 1
instance = comp, \u0|sdram|m_addr[12] , u0|sdram|m_addr[12], lab7, 1
instance = comp, \u0|sdram|Selector100~0 , u0|sdram|Selector100~0, lab7, 1
instance = comp, \u0|sdram|Selector100~1 , u0|sdram|Selector100~1, lab7, 1
instance = comp, \u0|sdram|WideOr16~0 , u0|sdram|WideOr16~0, lab7, 1
instance = comp, \u0|sdram|m_bank[0] , u0|sdram|m_bank[0], lab7, 1
instance = comp, \u0|sdram|Selector99~0 , u0|sdram|Selector99~0, lab7, 1
instance = comp, \u0|sdram|Selector99~1 , u0|sdram|Selector99~1, lab7, 1
instance = comp, \u0|sdram|m_bank[1] , u0|sdram|m_bank[1], lab7, 1
instance = comp, \u0|sdram|comb~0 , u0|sdram|comb~0, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[16]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[16]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[16] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[16], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[16] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[16], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[16]~26 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[16]~26, lab7, 1
instance = comp, \u0|sdram|active_dqm[0] , u0|sdram|active_dqm[0], lab7, 1
instance = comp, \u0|sdram|Selector118~0 , u0|sdram|Selector118~0, lab7, 1
instance = comp, \u0|sdram|Selector118~1 , u0|sdram|Selector118~1, lab7, 1
instance = comp, \u0|sdram|m_dqm[0] , u0|sdram|m_dqm[0], lab7, 1
instance = comp, \u0|sdram|comb~1 , u0|sdram|comb~1, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[17]~feeder , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[17]~feeder, lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[17] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_1[17], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[17] , u0|sdram|the_lab7soc_sdram_input_efifo_module|entry_0[17], lab7, 1
instance = comp, \u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[17]~27 , u0|sdram|the_lab7soc_sdram_input_efifo_module|rd_data[17]~27, lab7, 1
instance = comp, \u0|sdram|active_dqm[1] , u0|sdram|active_dqm[1], lab7, 1
instance = comp, \u0|sdram|Selector117~0 , u0|sdram|Selector117~0, lab7, 1
instance = comp, \u0|sdram|Selector117~1 , u0|sdram|Selector117~1, lab7, 1
instance = comp, \u0|sdram|m_dqm[1] , u0|sdram|m_dqm[1], lab7, 1
instance = comp, \u0|sdram|Selector0~0 , u0|sdram|Selector0~0, lab7, 1
instance = comp, \u0|sdram|i_cmd[3] , u0|sdram|i_cmd[3], lab7, 1
instance = comp, \u0|sdram|Selector19~0 , u0|sdram|Selector19~0, lab7, 1
instance = comp, \u0|sdram|Selector19~1 , u0|sdram|Selector19~1, lab7, 1
instance = comp, \u0|sdram|Selector19~2 , u0|sdram|Selector19~2, lab7, 1
instance = comp, \u0|sdram|Selector19~3 , u0|sdram|Selector19~3, lab7, 1
instance = comp, \u0|sdram|m_cmd[3] , u0|sdram|m_cmd[3], lab7, 1
instance = comp, \u0|sdram|m_cmd[0] , u0|sdram|m_cmd[0], lab7, 1
instance = comp, \u0|sdram|m_cmd[1] , u0|sdram|m_cmd[1], lab7, 1
instance = comp, \u0|sdram|m_cmd[2] , u0|sdram|m_cmd[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|clkdiv~0 , u0|vga_text_mode_controller_0|our_vga|clkdiv~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|clkdiv~feeder , u0|vga_text_mode_controller_0|our_vga|clkdiv~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|clkdiv , u0|vga_text_mode_controller_0|our_vga|clkdiv, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|clkdiv~clkctrl , u0|vga_text_mode_controller_0|our_vga|clkdiv~clkctrl, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add0~0 , u0|vga_text_mode_controller_0|our_vga|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hc[0] , u0|vga_text_mode_controller_0|our_vga|hc[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add0~2 , u0|vga_text_mode_controller_0|our_vga|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hc[1] , u0|vga_text_mode_controller_0|our_vga|hc[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add0~4 , u0|vga_text_mode_controller_0|our_vga|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hc[2] , u0|vga_text_mode_controller_0|our_vga|hc[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add0~6 , u0|vga_text_mode_controller_0|our_vga|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hc[3] , u0|vga_text_mode_controller_0|our_vga|hc[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add0~8 , u0|vga_text_mode_controller_0|our_vga|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hc[4] , u0|vga_text_mode_controller_0|our_vga|hc[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add0~10 , u0|vga_text_mode_controller_0|our_vga|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hc~0 , u0|vga_text_mode_controller_0|our_vga|hc~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hc[5] , u0|vga_text_mode_controller_0|our_vga|hc[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add0~12 , u0|vga_text_mode_controller_0|our_vga|Add0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hc[6] , u0|vga_text_mode_controller_0|our_vga|hc[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Equal0~1 , u0|vga_text_mode_controller_0|our_vga|Equal0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add0~14 , u0|vga_text_mode_controller_0|our_vga|Add0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hc[7] , u0|vga_text_mode_controller_0|our_vga|hc[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add0~16 , u0|vga_text_mode_controller_0|our_vga|Add0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hc~2 , u0|vga_text_mode_controller_0|our_vga|hc~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hc[8] , u0|vga_text_mode_controller_0|our_vga|hc[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Equal0~2 , u0|vga_text_mode_controller_0|our_vga|Equal0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Equal0~3 , u0|vga_text_mode_controller_0|our_vga|Equal0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Equal0~4 , u0|vga_text_mode_controller_0|our_vga|Equal0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add0~18 , u0|vga_text_mode_controller_0|our_vga|Add0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hc~1 , u0|vga_text_mode_controller_0|our_vga|hc~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hc[9] , u0|vga_text_mode_controller_0|our_vga|hc[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add0~20 , u0|vga_text_mode_controller_0|our_vga|Add0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|always2~0 , u0|vga_text_mode_controller_0|our_vga|always2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|always2~1 , u0|vga_text_mode_controller_0|our_vga|always2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hs~feeder , u0|vga_text_mode_controller_0|our_vga|hs~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hs , u0|vga_text_mode_controller_0|our_vga|hs, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add1~0 , u0|vga_text_mode_controller_0|our_vga|Add1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|vc~0 , u0|vga_text_mode_controller_0|our_vga|vc~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|vc[0] , u0|vga_text_mode_controller_0|our_vga|vc[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add1~2 , u0|vga_text_mode_controller_0|our_vga|Add1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|vc[1] , u0|vga_text_mode_controller_0|our_vga|vc[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add1~4 , u0|vga_text_mode_controller_0|our_vga|Add1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add1~6 , u0|vga_text_mode_controller_0|our_vga|Add1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|vc~1 , u0|vga_text_mode_controller_0|our_vga|vc~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|vc[3] , u0|vga_text_mode_controller_0|our_vga|vc[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add1~8 , u0|vga_text_mode_controller_0|our_vga|Add1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|vc[4] , u0|vga_text_mode_controller_0|our_vga|vc[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add1~10 , u0|vga_text_mode_controller_0|our_vga|Add1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|vc[5] , u0|vga_text_mode_controller_0|our_vga|vc[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add1~12 , u0|vga_text_mode_controller_0|our_vga|Add1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|vc[6] , u0|vga_text_mode_controller_0|our_vga|vc[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add1~14 , u0|vga_text_mode_controller_0|our_vga|Add1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|vc[7] , u0|vga_text_mode_controller_0|our_vga|vc[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add1~16 , u0|vga_text_mode_controller_0|our_vga|Add1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|vc[8] , u0|vga_text_mode_controller_0|our_vga|vc[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add1~18 , u0|vga_text_mode_controller_0|our_vga|Add1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|vc~3 , u0|vga_text_mode_controller_0|our_vga|vc~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|vc[9] , u0|vga_text_mode_controller_0|our_vga|vc[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|LessThan0~1 , u0|vga_text_mode_controller_0|level1|LessThan0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|_~0 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|_~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Equal1~6 , u0|vga_text_mode_controller_0|our_vga|Equal1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Equal1~5 , u0|vga_text_mode_controller_0|our_vga|Equal1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|vc~2 , u0|vga_text_mode_controller_0|our_vga|vc~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|vc[2] , u0|vga_text_mode_controller_0|our_vga|vc[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Equal2~0 , u0|vga_text_mode_controller_0|our_vga|Equal2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Equal2~1 , u0|vga_text_mode_controller_0|our_vga|Equal2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Add1~20 , u0|vga_text_mode_controller_0|our_vga|Add1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Equal2~2 , u0|vga_text_mode_controller_0|our_vga|Equal2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|vs , u0|vga_text_mode_controller_0|our_vga|vs, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|vs~clkctrl , u0|vga_text_mode_controller_0|our_vga|vs~clkctrl, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Equal9~0 , u0|vga_text_mode_controller_0|player|Equal9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Equal2~0 , u0|vga_text_mode_controller_0|abc|Equal2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Equal2~1 , u0|vga_text_mode_controller_0|abc|Equal2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Equal6~0 , u0|vga_text_mode_controller_0|player2|Equal6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Equal3~0 , u0|vga_text_mode_controller_0|abc|Equal3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Equal3~1 , u0|vga_text_mode_controller_0|abc|Equal3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|always2~7 , u0|vga_text_mode_controller_0|abc|always2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Equal7~0 , u0|vga_text_mode_controller_0|player2|Equal7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Equal4~0 , u0|vga_text_mode_controller_0|abc|Equal4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Equal10~0 , u0|vga_text_mode_controller_0|abc|Equal10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Equal8~0 , u0|vga_text_mode_controller_0|player2|Equal8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Equal5~0 , u0|vga_text_mode_controller_0|abc|Equal5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Equal5~1 , u0|vga_text_mode_controller_0|abc|Equal5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|always2~8 , u0|vga_text_mode_controller_0|abc|always2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[0]~10 , u0|vga_text_mode_controller_0|level[0]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[0]~10 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[0]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[0]~10 , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[0]~10, lab7, 1
instance = comp, \~GND , ~GND, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~0 , u0|vga_text_mode_controller_0|always2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~3 , u0|vga_text_mode_controller_0|always2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~5 , u0|vga_text_mode_controller_0|always2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~2 , u0|vga_text_mode_controller_0|always2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~6 , u0|vga_text_mode_controller_0|always2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[0]~12 , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[0]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|LessThan1~0 , u0|vga_text_mode_controller_0|player_2_bullet|LessThan1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|LessThan1~1 , u0|vga_text_mode_controller_0|player_2_bullet|LessThan1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|LessThan1~2 , u0|vga_text_mode_controller_0|player_2_bullet|LessThan1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~12 , u0|vga_text_mode_controller_0|always2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|LessThan7~0 , u0|vga_text_mode_controller_0|level1|LessThan7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always2~0 , u0|vga_text_mode_controller_0|levelprint|always2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Equal1~4 , u0|vga_text_mode_controller_0|our_vga|Equal1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|LessThan7~1 , u0|vga_text_mode_controller_0|level1|LessThan7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[0]~12 , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[0]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~4 , u0|vga_text_mode_controller_0|always2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|bullet_curr~1 , u0|vga_text_mode_controller_0|player_1_bullet|bullet_curr~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[1]~34 , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[1]~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr32~1 , u0|vga_text_mode_controller_0|abc|WideOr32~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Equal7~1 , u0|vga_text_mode_controller_0|player2|Equal7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Equal7~2 , u0|vga_text_mode_controller_0|player2|Equal7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add6~0 , u0|vga_text_mode_controller_0|player2|Add6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add6~2 , u0|vga_text_mode_controller_0|player2|Add6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add6~4 , u0|vga_text_mode_controller_0|player2|Add6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add6~6 , u0|vga_text_mode_controller_0|player2|Add6~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add6~8 , u0|vga_text_mode_controller_0|player2|Add6~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add6~10 , u0|vga_text_mode_controller_0|player2|Add6~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add6~12 , u0|vga_text_mode_controller_0|player2|Add6~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add6~14 , u0|vga_text_mode_controller_0|player2|Add6~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add6~16 , u0|vga_text_mode_controller_0|player2|Add6~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|LessThan6~0 , u0|vga_text_mode_controller_0|player2|LessThan6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|always1~3 , u0|vga_text_mode_controller_0|player|always1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|always1~4 , u0|vga_text_mode_controller_0|player|always1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|always1~5 , u0|vga_text_mode_controller_0|player|always1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Equal5~0 , u0|vga_text_mode_controller_0|player2|Equal5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Equal5~1 , u0|vga_text_mode_controller_0|player2|Equal5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Equal7~0 , u0|vga_text_mode_controller_0|player|Equal7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add4~6 , u0|vga_text_mode_controller_0|player|Add4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add4~8 , u0|vga_text_mode_controller_0|player|Add4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~2 , u0|vga_text_mode_controller_0|player|Add3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~4 , u0|vga_text_mode_controller_0|player|Add3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~6 , u0|vga_text_mode_controller_0|player|Add3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~8 , u0|vga_text_mode_controller_0|player|Add3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~13 , u0|vga_text_mode_controller_0|player|Add3~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|always0~0 , u0|vga_text_mode_controller_0|player_2_bullet|always0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Equal9~1 , u0|vga_text_mode_controller_0|player|Equal9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_Pos[7]~0 , u0|vga_text_mode_controller_0|player|Player_X_Pos[7]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_Pos[5] , u0|vga_text_mode_controller_0|player|Player_X_Pos[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~10 , u0|vga_text_mode_controller_0|player|Add3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add4~10 , u0|vga_text_mode_controller_0|player|Add4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~12 , u0|vga_text_mode_controller_0|player|Add3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_Pos[6] , u0|vga_text_mode_controller_0|player|Player_X_Pos[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add4~12 , u0|vga_text_mode_controller_0|player|Add4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~18 , u0|vga_text_mode_controller_0|player|Add3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~20 , u0|vga_text_mode_controller_0|player|Add3~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_Pos[7] , u0|vga_text_mode_controller_0|player|Player_X_Pos[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add2~0 , u0|vga_text_mode_controller_0|player|Add2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add2~2 , u0|vga_text_mode_controller_0|player|Add2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add2~4 , u0|vga_text_mode_controller_0|player|Add2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add2~6 , u0|vga_text_mode_controller_0|player|Add2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add2~8 , u0|vga_text_mode_controller_0|player|Add2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add2~10 , u0|vga_text_mode_controller_0|player|Add2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~0 , u0|vga_text_mode_controller_0|player|Add3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add1~0 , u0|vga_text_mode_controller_0|player|Add1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add1~2 , u0|vga_text_mode_controller_0|player|Add1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add1~4 , u0|vga_text_mode_controller_0|player|Add1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add1~6 , u0|vga_text_mode_controller_0|player|Add1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add1~8 , u0|vga_text_mode_controller_0|player|Add1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add1~10 , u0|vga_text_mode_controller_0|player|Add1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|LessThan0~0 , u0|vga_text_mode_controller_0|player|LessThan0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|LessThan0~1 , u0|vga_text_mode_controller_0|player|LessThan0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add1~12 , u0|vga_text_mode_controller_0|player|Add1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add4~14 , u0|vga_text_mode_controller_0|player|Add4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~21 , u0|vga_text_mode_controller_0|player|Add3~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~23 , u0|vga_text_mode_controller_0|player|Add3~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_Pos[8] , u0|vga_text_mode_controller_0|player|Player_X_Pos[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add1~14 , u0|vga_text_mode_controller_0|player|Add1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add4~16 , u0|vga_text_mode_controller_0|player|Add4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~24 , u0|vga_text_mode_controller_0|player|Add3~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~26 , u0|vga_text_mode_controller_0|player|Add3~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_Pos[9] , u0|vga_text_mode_controller_0|player|Player_X_Pos[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add1~16 , u0|vga_text_mode_controller_0|player|Add1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|LessThan0~2 , u0|vga_text_mode_controller_0|player|LessThan0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_rStep~0 , u0|vga_text_mode_controller_0|player|Player_X_rStep~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_rStep[1] , u0|vga_text_mode_controller_0|player|Player_X_rStep[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add4~0 , u0|vga_text_mode_controller_0|player|Add4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~17 , u0|vga_text_mode_controller_0|player|Add3~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_Pos[1] , u0|vga_text_mode_controller_0|player|Player_X_Pos[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_lStep~1 , u0|vga_text_mode_controller_0|player|Player_X_lStep~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Equal6~0 , u0|vga_text_mode_controller_0|abc|Equal6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|always2~6 , u0|vga_text_mode_controller_0|level1|always2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|always2~7 , u0|vga_text_mode_controller_0|level1|always2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_lStep~0 , u0|vga_text_mode_controller_0|player|Player_X_lStep~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_lStep~2 , u0|vga_text_mode_controller_0|player|Player_X_lStep~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add2~12 , u0|vga_text_mode_controller_0|player|Add2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add2~14 , u0|vga_text_mode_controller_0|player|Add2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_lStep~3 , u0|vga_text_mode_controller_0|player|Player_X_lStep~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_lStep[1]~4 , u0|vga_text_mode_controller_0|player|Player_X_lStep[1]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_lStep[1] , u0|vga_text_mode_controller_0|player|Player_X_lStep[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add4~2 , u0|vga_text_mode_controller_0|player|Add4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~16 , u0|vga_text_mode_controller_0|player|Add3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_Pos[2] , u0|vga_text_mode_controller_0|player|Player_X_Pos[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add4~4 , u0|vga_text_mode_controller_0|player|Add4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~15 , u0|vga_text_mode_controller_0|player|Add3~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_Pos[3] , u0|vga_text_mode_controller_0|player|Player_X_Pos[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add3~14 , u0|vga_text_mode_controller_0|player|Add3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Player_X_Pos[4] , u0|vga_text_mode_controller_0|player|Player_X_Pos[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|DistX[1]~0 , u0|vga_text_mode_controller_0|player|DistX[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|DistX[2]~2 , u0|vga_text_mode_controller_0|player|DistX[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|DistX[3]~4 , u0|vga_text_mode_controller_0|player|DistX[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|DistX[4]~6 , u0|vga_text_mode_controller_0|player|DistX[4]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|DistX[5]~8 , u0|vga_text_mode_controller_0|player|DistX[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|always1~7 , u0|vga_text_mode_controller_0|player|always1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|DistX[6]~10 , u0|vga_text_mode_controller_0|player|DistX[6]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|DistX[7]~12 , u0|vga_text_mode_controller_0|player|DistX[7]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|DistX[8]~14 , u0|vga_text_mode_controller_0|player|DistX[8]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|always1~6 , u0|vga_text_mode_controller_0|player|always1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|always1~8 , u0|vga_text_mode_controller_0|player|always1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|always1~9 , u0|vga_text_mode_controller_0|player|always1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|DistX[9]~16 , u0|vga_text_mode_controller_0|player|DistX[9]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add5~0 , u0|vga_text_mode_controller_0|player|Add5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|always1~10 , u0|vga_text_mode_controller_0|player|always1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add0~0 , u0|vga_text_mode_controller_0|player|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[0][1]~2 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[0][1]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add0~2 , u0|vga_text_mode_controller_0|player|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[0][2]~14 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[0][2]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add0~4 , u0|vga_text_mode_controller_0|player|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[0][3]~3 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[0][3]~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add0~6 , u0|vga_text_mode_controller_0|player|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[0][4]~4 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[0][4]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add0~8 , u0|vga_text_mode_controller_0|player|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[0][5] , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[0][5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[1][1]~5 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[1][1]~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add0~10 , u0|vga_text_mode_controller_0|player|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[1][2]~6 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[1][2]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add0~12 , u0|vga_text_mode_controller_0|player|Add0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[1][3]~7 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[1][3]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[0][7]~8 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[0][7]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add0~14 , u0|vga_text_mode_controller_0|player|Add0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[0][8]~10 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[0][8]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[1][4]~9 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[1][4]~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add0~16 , u0|vga_text_mode_controller_0|player|Add0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[2][1] , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[2][1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[1][5]~11 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[1][5]~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|_~1 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|_~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add0~18 , u0|vga_text_mode_controller_0|player|Add0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[2][2]~12 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[2][2]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add0~20 , u0|vga_text_mode_controller_0|player|Add0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[2][3] , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[2][3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[1][7]~13 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|romout[1][7]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , u0|vga_text_mode_controller_0|player2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|Add0~22 , u0|vga_text_mode_controller_0|player|Add0~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_rom|memory_rtl_0|auto_generated|ram_block1a5 , u0|vga_text_mode_controller_0|player|bubble_rom|memory_rtl_0|auto_generated|ram_block1a5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_rom|memory_rtl_0|auto_generated|ram_block1a2 , u0|vga_text_mode_controller_0|player|bubble_rom|memory_rtl_0|auto_generated|ram_block1a2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|always1~1 , u0|vga_text_mode_controller_0|player|always1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_rom|memory_rtl_0|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|player|bubble_rom|memory_rtl_0|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a7 , u0|vga_text_mode_controller_0|player|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|always1~2 , u0|vga_text_mode_controller_0|player|always1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a1 , u0|vga_text_mode_controller_0|player|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a2 , u0|vga_text_mode_controller_0|player|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a4 , u0|vga_text_mode_controller_0|player|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|player|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|player_on~0 , u0|vga_text_mode_controller_0|player|player_on~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~0 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|player_on~1 , u0|vga_text_mode_controller_0|player|player_on~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_rom|memory_rtl_0|auto_generated|ram_block1a3 , u0|vga_text_mode_controller_0|player|bubble_rom|memory_rtl_0|auto_generated|ram_block1a3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|always1~0 , u0|vga_text_mode_controller_0|player|always1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~11 , u0|vga_text_mode_controller_0|red[0]~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|player|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a6 , u0|vga_text_mode_controller_0|player|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a2 , u0|vga_text_mode_controller_0|player|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|always1~12 , u0|vga_text_mode_controller_0|player|always1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a5 , u0|vga_text_mode_controller_0|player|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a4 , u0|vga_text_mode_controller_0|player|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|always1~11 , u0|vga_text_mode_controller_0|player|always1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|player_on~2 , u0|vga_text_mode_controller_0|player|player_on~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|player_on~3 , u0|vga_text_mode_controller_0|player|player_on~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistX[0]~0 , u0|vga_text_mode_controller_0|cma_port|DistX[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|always0~4 , u0|vga_text_mode_controller_0|ball_port_4|always0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Step[0]~0 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Step[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Step[0] , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Step[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion~2 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion~3 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion[1] , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion~0 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion~1 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion[0] , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[0]~11 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[0]~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[1]~10 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[1]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[0] , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[1]~13 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[1]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[1] , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[2]~15 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[2]~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[2] , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[3]~17 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[3]~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[3] , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Size~4 , u0|vga_text_mode_controller_0|ball_port|Ball_Size~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Size~2 , u0|vga_text_mode_controller_0|ball_port|Ball_Size~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Size[3] , u0|vga_text_mode_controller_0|ball_port|Ball_Size[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|always2~2 , u0|vga_text_mode_controller_0|abc|always2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Equal4~1 , u0|vga_text_mode_controller_0|abc|Equal4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|always2~3 , u0|vga_text_mode_controller_0|abc|always2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal7~0 , u0|vga_text_mode_controller_0|Equal7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal7~1 , u0|vga_text_mode_controller_0|Equal7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal7~2 , u0|vga_text_mode_controller_0|Equal7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[1]~9 , u0|vga_text_mode_controller_0|cur_pos[1]~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal6~0 , u0|vga_text_mode_controller_0|Equal6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal10~0 , u0|vga_text_mode_controller_0|Equal10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal9~0 , u0|vga_text_mode_controller_0|Equal9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal9~1 , u0|vga_text_mode_controller_0|Equal9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal13~0 , u0|vga_text_mode_controller_0|Equal13~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal11~0 , u0|vga_text_mode_controller_0|Equal11~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal8~0 , u0|vga_text_mode_controller_0|Equal8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal8~1 , u0|vga_text_mode_controller_0|Equal8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal12~0 , u0|vga_text_mode_controller_0|Equal12~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~4 , u0|vga_text_mode_controller_0|always3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|WideOr1~0 , u0|vga_text_mode_controller_0|WideOr1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|half_vga_clk[0]~9 , u0|vga_text_mode_controller_0|half_vga_clk[0]~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|half_vga_clk[0] , u0|vga_text_mode_controller_0|half_vga_clk[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|half_vga_clk[1]~3 , u0|vga_text_mode_controller_0|half_vga_clk[1]~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|half_vga_clk[1] , u0|vga_text_mode_controller_0|half_vga_clk[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|half_vga_clk[2]~5 , u0|vga_text_mode_controller_0|half_vga_clk[2]~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|half_vga_clk[2] , u0|vga_text_mode_controller_0|half_vga_clk[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~0 , u0|vga_text_mode_controller_0|always3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~5 , u0|vga_text_mode_controller_0|always3~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[4]~27 , u0|vga_text_mode_controller_0|cur_pos[4]~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[1] , u0|vga_text_mode_controller_0|cur_pos[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[2]~11 , u0|vga_text_mode_controller_0|cur_pos[2]~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[2] , u0|vga_text_mode_controller_0|cur_pos[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[3]~13 , u0|vga_text_mode_controller_0|cur_pos[3]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[3] , u0|vga_text_mode_controller_0|cur_pos[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[4]~15 , u0|vga_text_mode_controller_0|cur_pos[4]~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[4] , u0|vga_text_mode_controller_0|cur_pos[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[5]~17 , u0|vga_text_mode_controller_0|cur_pos[5]~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[6]~19 , u0|vga_text_mode_controller_0|cur_pos[6]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[6] , u0|vga_text_mode_controller_0|cur_pos[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[7]~21 , u0|vga_text_mode_controller_0|cur_pos[7]~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[7] , u0|vga_text_mode_controller_0|cur_pos[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[8]~23 , u0|vga_text_mode_controller_0|cur_pos[8]~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[8] , u0|vga_text_mode_controller_0|cur_pos[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[9]~25 , u0|vga_text_mode_controller_0|cur_pos[9]~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[9] , u0|vga_text_mode_controller_0|cur_pos[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|always2~4 , u0|vga_text_mode_controller_0|abc|always2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan0~0 , u0|vga_text_mode_controller_0|LessThan0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~1 , u0|vga_text_mode_controller_0|always3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal6~1 , u0|vga_text_mode_controller_0|Equal6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal8~2 , u0|vga_text_mode_controller_0|Equal8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~2 , u0|vga_text_mode_controller_0|always3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~3 , u0|vga_text_mode_controller_0|always3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cur_pos[5] , u0|vga_text_mode_controller_0|cur_pos[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|always2~6 , u0|vga_text_mode_controller_0|abc|always2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|always2~5 , u0|vga_text_mode_controller_0|abc|always2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector1~0 , u0|vga_text_mode_controller_0|abc|Selector1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector7~0 , u0|vga_text_mode_controller_0|abc|Selector7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|lives[0]~1 , u0|vga_text_mode_controller_0|abc|lives[0]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|lives[0] , u0|vga_text_mode_controller_0|abc|lives[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Add0~1 , u0|vga_text_mode_controller_0|abc|Add0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|lives[0]~0 , u0|vga_text_mode_controller_0|abc|lives[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|lives[1] , u0|vga_text_mode_controller_0|abc|lives[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Add0~0 , u0|vga_text_mode_controller_0|abc|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|lives[2] , u0|vga_text_mode_controller_0|abc|lives[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|always2~9 , u0|vga_text_mode_controller_0|abc|always2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector29~0 , u0|vga_text_mode_controller_0|abc|Selector29~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.level2lifelost , u0|vga_text_mode_controller_0|abc|curr_state.level2lifelost, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector6~0 , u0|vga_text_mode_controller_0|abc|Selector6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector6~1 , u0|vga_text_mode_controller_0|abc|Selector6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2 , u0|vga_text_mode_controller_0|abc|curr_state.play_level2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit1 , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector8~0 , u0|vga_text_mode_controller_0|abc|Selector8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector8~1 , u0|vga_text_mode_controller_0|abc|Selector8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit3 , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector9~0 , u0|vga_text_mode_controller_0|abc|Selector9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector9~1 , u0|vga_text_mode_controller_0|abc|Selector9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit13 , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|next_state~2 , u0|vga_text_mode_controller_0|abc|next_state~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector10~0 , u0|vga_text_mode_controller_0|abc|Selector10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector10~1 , u0|vga_text_mode_controller_0|abc|Selector10~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit2 , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector12~0 , u0|vga_text_mode_controller_0|abc|Selector12~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector12~1 , u0|vga_text_mode_controller_0|abc|Selector12~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector12~2 , u0|vga_text_mode_controller_0|abc|Selector12~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit131 , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit131, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector13~0 , u0|vga_text_mode_controller_0|abc|Selector13~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|next_state~3 , u0|vga_text_mode_controller_0|abc|next_state~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit132 , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit132, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector14~0 , u0|vga_text_mode_controller_0|abc|Selector14~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit133 , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit133, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|next_state.play_level2hit134~0 , u0|vga_text_mode_controller_0|abc|next_state.play_level2hit134~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit134 , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit134, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector3~0 , u0|vga_text_mode_controller_0|abc|Selector3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector3~1 , u0|vga_text_mode_controller_0|abc|Selector3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level1hit2 , u0|vga_text_mode_controller_0|abc|curr_state.play_level1hit2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr30~1 , u0|vga_text_mode_controller_0|abc|WideOr30~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector28~0 , u0|vga_text_mode_controller_0|abc|Selector28~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.level1lifelost , u0|vga_text_mode_controller_0|abc|curr_state.level1lifelost, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector1~1 , u0|vga_text_mode_controller_0|abc|Selector1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector1~2 , u0|vga_text_mode_controller_0|abc|Selector1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level1 , u0|vga_text_mode_controller_0|abc|curr_state.play_level1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr29 , u0|vga_text_mode_controller_0|abc|WideOr29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Size~1 , u0|vga_text_mode_controller_0|ball_port|Ball_Size~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Size[2] , u0|vga_text_mode_controller_0|ball_port|Ball_Size[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Size~3 , u0|vga_text_mode_controller_0|ball_port|Ball_Size~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Size[1] , u0|vga_text_mode_controller_0|ball_port|Ball_Size[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Size~0 , u0|vga_text_mode_controller_0|ball_port|Ball_Size~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Size[0] , u0|vga_text_mode_controller_0|ball_port|Ball_Size[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add0~1 , u0|vga_text_mode_controller_0|ball_port|Add0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add0~2 , u0|vga_text_mode_controller_0|ball_port|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add0~4 , u0|vga_text_mode_controller_0|ball_port|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add0~6 , u0|vga_text_mode_controller_0|ball_port|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[4]~19 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[4]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[4] , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add0~8 , u0|vga_text_mode_controller_0|ball_port|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|LessThan0~0 , u0|vga_text_mode_controller_0|ball_port|LessThan0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[5]~21 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[5]~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[5] , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add0~10 , u0|vga_text_mode_controller_0|ball_port|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[6]~23 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[6]~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[6] , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add0~12 , u0|vga_text_mode_controller_0|ball_port|Add0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|LessThan0~1 , u0|vga_text_mode_controller_0|ball_port|LessThan0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[7]~25 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[7]~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[7] , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add0~14 , u0|vga_text_mode_controller_0|ball_port|Add0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add0~16 , u0|vga_text_mode_controller_0|ball_port|Add0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[8]~27 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[8]~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[9]~29 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[9]~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[9] , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add0~18 , u0|vga_text_mode_controller_0|ball_port|Add0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|LessThan0~2 , u0|vga_text_mode_controller_0|ball_port|LessThan0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion~4 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion~5 , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion[9] , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Motion[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[8] , u0|vga_text_mode_controller_0|ball_port|Ball_Y_Pos[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add2~0 , u0|vga_text_mode_controller_0|ball_port|Add2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add2~2 , u0|vga_text_mode_controller_0|ball_port|Add2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add2~4 , u0|vga_text_mode_controller_0|ball_port|Add2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add2~6 , u0|vga_text_mode_controller_0|ball_port|Add2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add2~8 , u0|vga_text_mode_controller_0|ball_port|Add2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add2~10 , u0|vga_text_mode_controller_0|ball_port|Add2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add2~12 , u0|vga_text_mode_controller_0|ball_port|Add2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add2~14 , u0|vga_text_mode_controller_0|ball_port|Add2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add2~16 , u0|vga_text_mode_controller_0|ball_port|Add2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add2~18 , u0|vga_text_mode_controller_0|ball_port|Add2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|LessThan1~0 , u0|vga_text_mode_controller_0|ball_port|LessThan1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|LessThan1~1 , u0|vga_text_mode_controller_0|ball_port|LessThan1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|LessThan1~2 , u0|vga_text_mode_controller_0|ball_port|LessThan1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion~2 , u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[1]~12 , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[1]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[2]~14 , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[2]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[2] , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[3]~16 , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[3]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[3] , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[4]~18 , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[4]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[4] , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[5]~20 , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[5]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[5] , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[6]~22 , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[6]~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[6] , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add3~1 , u0|vga_text_mode_controller_0|ball_port|Add3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add3~2 , u0|vga_text_mode_controller_0|ball_port|Add3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add3~4 , u0|vga_text_mode_controller_0|ball_port|Add3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add3~6 , u0|vga_text_mode_controller_0|ball_port|Add3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add3~8 , u0|vga_text_mode_controller_0|ball_port|Add3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add3~10 , u0|vga_text_mode_controller_0|ball_port|Add3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add3~12 , u0|vga_text_mode_controller_0|ball_port|Add3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|LessThan2~0 , u0|vga_text_mode_controller_0|ball_port|LessThan2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|LessThan2~1 , u0|vga_text_mode_controller_0|ball_port|LessThan2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[7]~24 , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[7]~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[7] , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add3~14 , u0|vga_text_mode_controller_0|ball_port|Add3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[8]~26 , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[8]~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[8] , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add3~16 , u0|vga_text_mode_controller_0|ball_port|Add3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add3~18 , u0|vga_text_mode_controller_0|ball_port|Add3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|LessThan2~2 , u0|vga_text_mode_controller_0|ball_port|LessThan2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion~4 , u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion~5 , u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion[9] , u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[9]~28 , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[9]~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[9] , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add5~0 , u0|vga_text_mode_controller_0|ball_port|Add5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add5~2 , u0|vga_text_mode_controller_0|ball_port|Add5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add5~4 , u0|vga_text_mode_controller_0|ball_port|Add5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add5~6 , u0|vga_text_mode_controller_0|ball_port|Add5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add5~8 , u0|vga_text_mode_controller_0|ball_port|Add5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add5~10 , u0|vga_text_mode_controller_0|ball_port|Add5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add5~12 , u0|vga_text_mode_controller_0|ball_port|Add5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add5~14 , u0|vga_text_mode_controller_0|ball_port|Add5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add5~16 , u0|vga_text_mode_controller_0|ball_port|Add5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Add5~18 , u0|vga_text_mode_controller_0|ball_port|Add5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|always0~2 , u0|vga_text_mode_controller_0|ball_port|always0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|always0~0 , u0|vga_text_mode_controller_0|ball_port|always0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|always0~1 , u0|vga_text_mode_controller_0|ball_port|always0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|LessThan4~1 , u0|vga_text_mode_controller_0|ball_port|LessThan4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|LessThan4~0 , u0|vga_text_mode_controller_0|ball_port|LessThan4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|LessThan4~2 , u0|vga_text_mode_controller_0|ball_port|LessThan4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion~0 , u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion~1 , u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion~3 , u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion[1] , u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[1] , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistX[1]~2 , u0|vga_text_mode_controller_0|cma_port|DistX[1]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistX[2]~4 , u0|vga_text_mode_controller_0|cma_port|DistX[2]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistX[3]~6 , u0|vga_text_mode_controller_0|cma_port|DistX[3]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistX[4]~8 , u0|vga_text_mode_controller_0|cma_port|DistX[4]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistX[5]~10 , u0|vga_text_mode_controller_0|cma_port|DistX[5]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistX[6]~12 , u0|vga_text_mode_controller_0|cma_port|DistX[6]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistX[7]~14 , u0|vga_text_mode_controller_0|cma_port|DistX[7]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistX[8]~16 , u0|vga_text_mode_controller_0|cma_port|DistX[8]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistX[9]~18 , u0|vga_text_mode_controller_0|cma_port|DistX[9]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add0~0 , u0|vga_text_mode_controller_0|cma_port|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Mult1|auto_generated|mac_mult1 , u0|vga_text_mode_controller_0|cma_port|Mult1|auto_generated|mac_mult1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Mult1|auto_generated|mac_out2 , u0|vga_text_mode_controller_0|cma_port|Mult1|auto_generated|mac_out2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistY[0]~0 , u0|vga_text_mode_controller_0|cma_port|DistY[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistY[1]~2 , u0|vga_text_mode_controller_0|cma_port|DistY[1]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistY[2]~4 , u0|vga_text_mode_controller_0|cma_port|DistY[2]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistY[3]~6 , u0|vga_text_mode_controller_0|cma_port|DistY[3]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistY[4]~8 , u0|vga_text_mode_controller_0|cma_port|DistY[4]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistY[5]~10 , u0|vga_text_mode_controller_0|cma_port|DistY[5]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistY[6]~12 , u0|vga_text_mode_controller_0|cma_port|DistY[6]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistY[7]~14 , u0|vga_text_mode_controller_0|cma_port|DistY[7]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistY[8]~16 , u0|vga_text_mode_controller_0|cma_port|DistY[8]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|DistY[9]~18 , u0|vga_text_mode_controller_0|cma_port|DistY[9]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add1~0 , u0|vga_text_mode_controller_0|cma_port|Add1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Mult2|auto_generated|mac_mult1 , u0|vga_text_mode_controller_0|cma_port|Mult2|auto_generated|mac_mult1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Mult2|auto_generated|mac_out2 , u0|vga_text_mode_controller_0|cma_port|Mult2|auto_generated|mac_out2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~0 , u0|vga_text_mode_controller_0|cma_port|Add2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~2 , u0|vga_text_mode_controller_0|cma_port|Add2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~4 , u0|vga_text_mode_controller_0|cma_port|Add2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~6 , u0|vga_text_mode_controller_0|cma_port|Add2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~8 , u0|vga_text_mode_controller_0|cma_port|Add2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~10 , u0|vga_text_mode_controller_0|cma_port|Add2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~12 , u0|vga_text_mode_controller_0|cma_port|Add2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~14 , u0|vga_text_mode_controller_0|cma_port|Add2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~16 , u0|vga_text_mode_controller_0|cma_port|Add2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~18 , u0|vga_text_mode_controller_0|cma_port|Add2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~20 , u0|vga_text_mode_controller_0|cma_port|Add2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~22 , u0|vga_text_mode_controller_0|cma_port|Add2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~24 , u0|vga_text_mode_controller_0|cma_port|Add2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~26 , u0|vga_text_mode_controller_0|cma_port|Add2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~28 , u0|vga_text_mode_controller_0|cma_port|Add2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~30 , u0|vga_text_mode_controller_0|cma_port|Add2~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~32 , u0|vga_text_mode_controller_0|cma_port|Add2~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~34 , u0|vga_text_mode_controller_0|cma_port|Add2~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~36 , u0|vga_text_mode_controller_0|cma_port|Add2~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~38 , u0|vga_text_mode_controller_0|cma_port|Add2~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~40 , u0|vga_text_mode_controller_0|cma_port|Add2~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~42 , u0|vga_text_mode_controller_0|cma_port|Add2~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add2~44 , u0|vga_text_mode_controller_0|cma_port|Add2~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan1~0 , u0|vga_text_mode_controller_0|cma_port|LessThan1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan1~1 , u0|vga_text_mode_controller_0|cma_port|LessThan1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan1~2 , u0|vga_text_mode_controller_0|cma_port|LessThan1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add3~0 , u0|vga_text_mode_controller_0|cma_port|Add3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add3~1 , u0|vga_text_mode_controller_0|cma_port|Add3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add3~2 , u0|vga_text_mode_controller_0|cma_port|Add3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Add3~3 , u0|vga_text_mode_controller_0|cma_port|Add3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Mult3|auto_generated|mac_mult1 , u0|vga_text_mode_controller_0|cma_port|Mult3|auto_generated|mac_mult1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Mult3|auto_generated|mac_out2 , u0|vga_text_mode_controller_0|cma_port|Mult3|auto_generated|mac_out2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan1~3 , u0|vga_text_mode_controller_0|cma_port|LessThan1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan1~5 , u0|vga_text_mode_controller_0|cma_port|LessThan1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan1~7 , u0|vga_text_mode_controller_0|cma_port|LessThan1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan1~9 , u0|vga_text_mode_controller_0|cma_port|LessThan1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan1~11 , u0|vga_text_mode_controller_0|cma_port|LessThan1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan1~13 , u0|vga_text_mode_controller_0|cma_port|LessThan1~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan1~15 , u0|vga_text_mode_controller_0|cma_port|LessThan1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan1~17 , u0|vga_text_mode_controller_0|cma_port|LessThan1~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan1~19 , u0|vga_text_mode_controller_0|cma_port|LessThan1~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan1~21 , u0|vga_text_mode_controller_0|cma_port|LessThan1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan1~23 , u0|vga_text_mode_controller_0|cma_port|LessThan1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan1~24 , u0|vga_text_mode_controller_0|cma_port|LessThan1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Mult0|auto_generated|mac_mult1 , u0|vga_text_mode_controller_0|cma_port|Mult0|auto_generated|mac_mult1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|Mult0|auto_generated|mac_out2 , u0|vga_text_mode_controller_0|cma_port|Mult0|auto_generated|mac_out2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan0~1 , u0|vga_text_mode_controller_0|cma_port|LessThan0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan0~3 , u0|vga_text_mode_controller_0|cma_port|LessThan0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan0~5 , u0|vga_text_mode_controller_0|cma_port|LessThan0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan0~7 , u0|vga_text_mode_controller_0|cma_port|LessThan0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan0~9 , u0|vga_text_mode_controller_0|cma_port|LessThan0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan0~11 , u0|vga_text_mode_controller_0|cma_port|LessThan0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan0~13 , u0|vga_text_mode_controller_0|cma_port|LessThan0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan0~15 , u0|vga_text_mode_controller_0|cma_port|LessThan0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan0~16 , u0|vga_text_mode_controller_0|cma_port|LessThan0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan0~18 , u0|vga_text_mode_controller_0|cma_port|LessThan0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|ball_on~0 , u0|vga_text_mode_controller_0|cma_port|ball_on~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~11 , u0|vga_text_mode_controller_0|always2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~9 , u0|vga_text_mode_controller_0|always2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector15~0 , u0|vga_text_mode_controller_0|abc|Selector15~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector27~0 , u0|vga_text_mode_controller_0|abc|Selector27~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|next_state~4 , u0|vga_text_mode_controller_0|abc|next_state~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit133_2player , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit133_2player, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|next_state.play_level2hit134_2player~2 , u0|vga_text_mode_controller_0|abc|next_state.play_level2hit134_2player~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit134_2player , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit134_2player, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector15~1 , u0|vga_text_mode_controller_0|abc|Selector15~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector15~2 , u0|vga_text_mode_controller_0|abc|Selector15~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level1_2player , u0|vga_text_mode_controller_0|abc|curr_state.play_level1_2player, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector16~2 , u0|vga_text_mode_controller_0|abc|Selector16~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector16~3 , u0|vga_text_mode_controller_0|abc|Selector16~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level1hit1_2player , u0|vga_text_mode_controller_0|abc|curr_state.play_level1hit1_2player, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector17~2 , u0|vga_text_mode_controller_0|abc|Selector17~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector17~3 , u0|vga_text_mode_controller_0|abc|Selector17~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level1hit2_2player , u0|vga_text_mode_controller_0|abc|curr_state.play_level1hit2_2player, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr30~2 , u0|vga_text_mode_controller_0|abc|WideOr30~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector21~2 , u0|vga_text_mode_controller_0|abc|Selector21~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector21~3 , u0|vga_text_mode_controller_0|abc|Selector21~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit3_2player , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit3_2player, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector24~2 , u0|vga_text_mode_controller_0|abc|Selector24~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector24~3 , u0|vga_text_mode_controller_0|abc|Selector24~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit4_2player , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit4_2player, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr31~0 , u0|vga_text_mode_controller_0|abc|WideOr31~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr27~1 , u0|vga_text_mode_controller_0|abc|WideOr27~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr31 , u0|vga_text_mode_controller_0|abc|WideOr31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Size~5 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Size~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Size~2 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Size~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Size[4] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Size[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Size~4 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Size~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Size[3] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Size[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Size~1 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Size~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Size[2] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Size[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Size~3 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Size~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Size[1] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Size[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan2~0 , u0|vga_text_mode_controller_0|cma_port_3|LessThan2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[0]~10 , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[0]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr30 , u0|vga_text_mode_controller_0|abc|WideOr30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Step[0]~0 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Step[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[0] , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistX[0]~0 , u0|vga_text_mode_controller_0|cma_port_3|DistX[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion~7 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Step[0]~1 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Step[0]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Step[0] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Step[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion~4 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion~5 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion[1] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion~2 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion~3 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion[0] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[0]~10 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[0]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[0] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[1]~12 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[1]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[1] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[2]~14 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[2]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[2] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[3]~16 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[3]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[3] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[4]~18 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[4]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[4] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[5]~20 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[5]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[5] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[6]~22 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[6]~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[6] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Size~0 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Size~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Size[0] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Size[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add2~0 , u0|vga_text_mode_controller_0|ball_port_3|Add2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add2~2 , u0|vga_text_mode_controller_0|ball_port_3|Add2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add2~4 , u0|vga_text_mode_controller_0|ball_port_3|Add2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add2~6 , u0|vga_text_mode_controller_0|ball_port_3|Add2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add2~8 , u0|vga_text_mode_controller_0|ball_port_3|Add2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add2~10 , u0|vga_text_mode_controller_0|ball_port_3|Add2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add2~12 , u0|vga_text_mode_controller_0|ball_port_3|Add2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add2~14 , u0|vga_text_mode_controller_0|ball_port_3|Add2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|LessThan1~1 , u0|vga_text_mode_controller_0|ball_port_3|LessThan1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|LessThan1~0 , u0|vga_text_mode_controller_0|ball_port_3|LessThan1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[7]~24 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[7]~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[8]~26 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[8]~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[8] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[9]~28 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[9]~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[9] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add2~16 , u0|vga_text_mode_controller_0|ball_port_3|Add2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add2~18 , u0|vga_text_mode_controller_0|ball_port_3|Add2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|LessThan1~2 , u0|vga_text_mode_controller_0|ball_port_3|LessThan1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion~6 , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion[9] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Motion[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[7] , u0|vga_text_mode_controller_0|ball_port_3|Ball_Y_Pos[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add0~1 , u0|vga_text_mode_controller_0|ball_port_3|Add0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add0~2 , u0|vga_text_mode_controller_0|ball_port_3|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add0~4 , u0|vga_text_mode_controller_0|ball_port_3|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add0~6 , u0|vga_text_mode_controller_0|ball_port_3|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add0~8 , u0|vga_text_mode_controller_0|ball_port_3|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add0~10 , u0|vga_text_mode_controller_0|ball_port_3|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add0~12 , u0|vga_text_mode_controller_0|ball_port_3|Add0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add0~14 , u0|vga_text_mode_controller_0|ball_port_3|Add0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|LessThan0~0 , u0|vga_text_mode_controller_0|ball_port_3|LessThan0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|LessThan0~1 , u0|vga_text_mode_controller_0|ball_port_3|LessThan0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add0~16 , u0|vga_text_mode_controller_0|ball_port_3|Add0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add0~18 , u0|vga_text_mode_controller_0|ball_port_3|Add0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|LessThan0~2 , u0|vga_text_mode_controller_0|ball_port_3|LessThan0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion~2 , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[1]~12 , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[1]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[2]~14 , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[2]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[2] , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[3]~16 , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[3]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[3] , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[4]~18 , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[4]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[4] , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add3~1 , u0|vga_text_mode_controller_0|ball_port_3|Add3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add3~2 , u0|vga_text_mode_controller_0|ball_port_3|Add3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add3~4 , u0|vga_text_mode_controller_0|ball_port_3|Add3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add3~6 , u0|vga_text_mode_controller_0|ball_port_3|Add3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add3~8 , u0|vga_text_mode_controller_0|ball_port_3|Add3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[5]~20 , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[5]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[5] , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[6]~22 , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[6]~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[6] , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add3~10 , u0|vga_text_mode_controller_0|ball_port_3|Add3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add3~12 , u0|vga_text_mode_controller_0|ball_port_3|Add3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|LessThan2~0 , u0|vga_text_mode_controller_0|ball_port_3|LessThan2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|LessThan2~1 , u0|vga_text_mode_controller_0|ball_port_3|LessThan2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[7]~24 , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[7]~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[7] , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[8]~26 , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[8]~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[8] , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add3~14 , u0|vga_text_mode_controller_0|ball_port_3|Add3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add3~16 , u0|vga_text_mode_controller_0|ball_port_3|Add3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add3~18 , u0|vga_text_mode_controller_0|ball_port_3|Add3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|LessThan2~2 , u0|vga_text_mode_controller_0|ball_port_3|LessThan2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion~4 , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion~5 , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion[9] , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[9]~28 , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[9]~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[9] , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add5~0 , u0|vga_text_mode_controller_0|ball_port_3|Add5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add5~2 , u0|vga_text_mode_controller_0|ball_port_3|Add5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add5~4 , u0|vga_text_mode_controller_0|ball_port_3|Add5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add5~6 , u0|vga_text_mode_controller_0|ball_port_3|Add5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add5~8 , u0|vga_text_mode_controller_0|ball_port_3|Add5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add5~10 , u0|vga_text_mode_controller_0|ball_port_3|Add5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add5~12 , u0|vga_text_mode_controller_0|ball_port_3|Add5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add5~14 , u0|vga_text_mode_controller_0|ball_port_3|Add5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add5~16 , u0|vga_text_mode_controller_0|ball_port_3|Add5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Add5~18 , u0|vga_text_mode_controller_0|ball_port_3|Add5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|always0~2 , u0|vga_text_mode_controller_0|ball_port_3|always0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|LessThan4~1 , u0|vga_text_mode_controller_0|ball_port_3|LessThan4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|LessThan4~0 , u0|vga_text_mode_controller_0|ball_port_3|LessThan4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|LessThan4~2 , u0|vga_text_mode_controller_0|ball_port_3|LessThan4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|always0~0 , u0|vga_text_mode_controller_0|ball_port_3|always0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|always0~1 , u0|vga_text_mode_controller_0|ball_port_3|always0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion~0 , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion~1 , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion~3 , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion[1] , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[1] , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Pos[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistX[1]~2 , u0|vga_text_mode_controller_0|cma_port_3|DistX[1]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistX[2]~4 , u0|vga_text_mode_controller_0|cma_port_3|DistX[2]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistX[3]~6 , u0|vga_text_mode_controller_0|cma_port_3|DistX[3]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistX[4]~8 , u0|vga_text_mode_controller_0|cma_port_3|DistX[4]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistX[5]~10 , u0|vga_text_mode_controller_0|cma_port_3|DistX[5]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistX[6]~12 , u0|vga_text_mode_controller_0|cma_port_3|DistX[6]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistX[7]~14 , u0|vga_text_mode_controller_0|cma_port_3|DistX[7]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistX[8]~16 , u0|vga_text_mode_controller_0|cma_port_3|DistX[8]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistX[9]~18 , u0|vga_text_mode_controller_0|cma_port_3|DistX[9]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add0~0 , u0|vga_text_mode_controller_0|cma_port_3|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Mult1|auto_generated|mac_mult1 , u0|vga_text_mode_controller_0|cma_port_3|Mult1|auto_generated|mac_mult1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Mult1|auto_generated|mac_out2 , u0|vga_text_mode_controller_0|cma_port_3|Mult1|auto_generated|mac_out2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistY[0]~0 , u0|vga_text_mode_controller_0|cma_port_3|DistY[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistY[1]~2 , u0|vga_text_mode_controller_0|cma_port_3|DistY[1]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistY[2]~4 , u0|vga_text_mode_controller_0|cma_port_3|DistY[2]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistY[3]~6 , u0|vga_text_mode_controller_0|cma_port_3|DistY[3]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistY[4]~8 , u0|vga_text_mode_controller_0|cma_port_3|DistY[4]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistY[5]~10 , u0|vga_text_mode_controller_0|cma_port_3|DistY[5]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistY[6]~12 , u0|vga_text_mode_controller_0|cma_port_3|DistY[6]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistY[7]~14 , u0|vga_text_mode_controller_0|cma_port_3|DistY[7]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistY[8]~16 , u0|vga_text_mode_controller_0|cma_port_3|DistY[8]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|DistY[9]~18 , u0|vga_text_mode_controller_0|cma_port_3|DistY[9]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add1~0 , u0|vga_text_mode_controller_0|cma_port_3|Add1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Mult2|auto_generated|mac_mult1 , u0|vga_text_mode_controller_0|cma_port_3|Mult2|auto_generated|mac_mult1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Mult2|auto_generated|mac_out2 , u0|vga_text_mode_controller_0|cma_port_3|Mult2|auto_generated|mac_out2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~0 , u0|vga_text_mode_controller_0|cma_port_3|Add2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~2 , u0|vga_text_mode_controller_0|cma_port_3|Add2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~4 , u0|vga_text_mode_controller_0|cma_port_3|Add2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~6 , u0|vga_text_mode_controller_0|cma_port_3|Add2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~8 , u0|vga_text_mode_controller_0|cma_port_3|Add2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~10 , u0|vga_text_mode_controller_0|cma_port_3|Add2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~12 , u0|vga_text_mode_controller_0|cma_port_3|Add2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~14 , u0|vga_text_mode_controller_0|cma_port_3|Add2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~16 , u0|vga_text_mode_controller_0|cma_port_3|Add2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~18 , u0|vga_text_mode_controller_0|cma_port_3|Add2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~20 , u0|vga_text_mode_controller_0|cma_port_3|Add2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~22 , u0|vga_text_mode_controller_0|cma_port_3|Add2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~24 , u0|vga_text_mode_controller_0|cma_port_3|Add2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~26 , u0|vga_text_mode_controller_0|cma_port_3|Add2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~28 , u0|vga_text_mode_controller_0|cma_port_3|Add2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~30 , u0|vga_text_mode_controller_0|cma_port_3|Add2~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~32 , u0|vga_text_mode_controller_0|cma_port_3|Add2~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~34 , u0|vga_text_mode_controller_0|cma_port_3|Add2~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~36 , u0|vga_text_mode_controller_0|cma_port_3|Add2~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~38 , u0|vga_text_mode_controller_0|cma_port_3|Add2~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~40 , u0|vga_text_mode_controller_0|cma_port_3|Add2~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~42 , u0|vga_text_mode_controller_0|cma_port_3|Add2~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan0~1 , u0|vga_text_mode_controller_0|cma_port_3|LessThan0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan0~0 , u0|vga_text_mode_controller_0|cma_port_3|LessThan0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan0~2 , u0|vga_text_mode_controller_0|cma_port_3|LessThan0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add2~44 , u0|vga_text_mode_controller_0|cma_port_3|Add2~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add3~0 , u0|vga_text_mode_controller_0|cma_port_3|Add3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add3~1 , u0|vga_text_mode_controller_0|cma_port_3|Add3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add3~2 , u0|vga_text_mode_controller_0|cma_port_3|Add3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Add3~3 , u0|vga_text_mode_controller_0|cma_port_3|Add3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Mult3|auto_generated|mac_mult1 , u0|vga_text_mode_controller_0|cma_port_3|Mult3|auto_generated|mac_mult1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Mult3|auto_generated|mac_out2 , u0|vga_text_mode_controller_0|cma_port_3|Mult3|auto_generated|mac_out2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan1~0 , u0|vga_text_mode_controller_0|cma_port_3|LessThan1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan1~2 , u0|vga_text_mode_controller_0|cma_port_3|LessThan1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan1~4 , u0|vga_text_mode_controller_0|cma_port_3|LessThan1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan1~6 , u0|vga_text_mode_controller_0|cma_port_3|LessThan1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan1~8 , u0|vga_text_mode_controller_0|cma_port_3|LessThan1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan1~10 , u0|vga_text_mode_controller_0|cma_port_3|LessThan1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan1~12 , u0|vga_text_mode_controller_0|cma_port_3|LessThan1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan1~14 , u0|vga_text_mode_controller_0|cma_port_3|LessThan1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan1~16 , u0|vga_text_mode_controller_0|cma_port_3|LessThan1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan1~18 , u0|vga_text_mode_controller_0|cma_port_3|LessThan1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan1~20 , u0|vga_text_mode_controller_0|cma_port_3|LessThan1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan1~21 , u0|vga_text_mode_controller_0|cma_port_3|LessThan1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Green[4]~0 , u0|vga_text_mode_controller_0|cma_port_3|Green[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Mult0|auto_generated|mac_mult1 , u0|vga_text_mode_controller_0|cma_port_3|Mult0|auto_generated|mac_mult1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Mult0|auto_generated|mac_out2 , u0|vga_text_mode_controller_0|cma_port_3|Mult0|auto_generated|mac_out2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan0~4 , u0|vga_text_mode_controller_0|cma_port_3|LessThan0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan0~6 , u0|vga_text_mode_controller_0|cma_port_3|LessThan0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan0~8 , u0|vga_text_mode_controller_0|cma_port_3|LessThan0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan0~10 , u0|vga_text_mode_controller_0|cma_port_3|LessThan0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan0~12 , u0|vga_text_mode_controller_0|cma_port_3|LessThan0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan0~14 , u0|vga_text_mode_controller_0|cma_port_3|LessThan0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan0~16 , u0|vga_text_mode_controller_0|cma_port_3|LessThan0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan0~18 , u0|vga_text_mode_controller_0|cma_port_3|LessThan0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan0~19 , u0|vga_text_mode_controller_0|cma_port_3|LessThan0~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|LessThan0~21 , u0|vga_text_mode_controller_0|cma_port_3|LessThan0~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|ball_on~2 , u0|vga_text_mode_controller_0|cma_port_3|ball_on~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|ball_on~3 , u0|vga_text_mode_controller_0|cma_port_3|ball_on~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|always0~0 , u0|vga_text_mode_controller_0|ball_port_4|always0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Size~4 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Size~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Size~1 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Size~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Size[4] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Size[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr32 , u0|vga_text_mode_controller_0|abc|WideOr32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Size~3 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Size~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Size[3] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Size[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Size~0 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Size~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Size[2] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Size[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Size~2 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Size~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Size[1] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Size[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan2~0 , u0|vga_text_mode_controller_0|cma_port_4|LessThan2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Green[4]~0 , u0|vga_text_mode_controller_0|cma_port_4|Green[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Size~5 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Size~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Size[0] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Size[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Mult0|auto_generated|mac_mult1 , u0|vga_text_mode_controller_0|cma_port_4|Mult0|auto_generated|mac_mult1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Mult0|auto_generated|mac_out2 , u0|vga_text_mode_controller_0|cma_port_4|Mult0|auto_generated|mac_out2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[0]~10 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[0]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[1]~12 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[1]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[0] , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistX[0]~0 , u0|vga_text_mode_controller_0|cma_port_4|DistX[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion~5 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Step~0 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Step~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Step[0] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Step[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion~4 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion[1]~1 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion[1]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion[1] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion[0]~0 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion[0] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[0]~10 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[0]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[0] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[1]~12 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[1]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[1] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[2]~14 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[2]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[2] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[3]~16 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[3]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[3] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[4]~18 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[4]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[4] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add2~0 , u0|vga_text_mode_controller_0|ball_port_4|Add2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add2~2 , u0|vga_text_mode_controller_0|ball_port_4|Add2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add2~4 , u0|vga_text_mode_controller_0|ball_port_4|Add2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add2~6 , u0|vga_text_mode_controller_0|ball_port_4|Add2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add2~8 , u0|vga_text_mode_controller_0|ball_port_4|Add2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[5]~20 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[5]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[5] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[6]~22 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[6]~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[6] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[7]~24 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[7]~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[7] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add2~10 , u0|vga_text_mode_controller_0|ball_port_4|Add2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add2~12 , u0|vga_text_mode_controller_0|ball_port_4|Add2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add2~14 , u0|vga_text_mode_controller_0|ball_port_4|Add2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|LessThan1~1 , u0|vga_text_mode_controller_0|ball_port_4|LessThan1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[8]~26 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[8]~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[8] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add2~16 , u0|vga_text_mode_controller_0|ball_port_4|Add2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add2~18 , u0|vga_text_mode_controller_0|ball_port_4|Add2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|LessThan1~0 , u0|vga_text_mode_controller_0|ball_port_4|LessThan1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|LessThan1~2 , u0|vga_text_mode_controller_0|ball_port_4|LessThan1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion~3 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion[9]~6 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion[9]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion[9] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[9]~28 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[9]~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[9] , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Pos[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add0~1 , u0|vga_text_mode_controller_0|ball_port_4|Add0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add0~2 , u0|vga_text_mode_controller_0|ball_port_4|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add0~4 , u0|vga_text_mode_controller_0|ball_port_4|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add0~6 , u0|vga_text_mode_controller_0|ball_port_4|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add0~8 , u0|vga_text_mode_controller_0|ball_port_4|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add0~10 , u0|vga_text_mode_controller_0|ball_port_4|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add0~12 , u0|vga_text_mode_controller_0|ball_port_4|Add0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add0~14 , u0|vga_text_mode_controller_0|ball_port_4|Add0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add0~16 , u0|vga_text_mode_controller_0|ball_port_4|Add0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add0~18 , u0|vga_text_mode_controller_0|ball_port_4|Add0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|LessThan0~0 , u0|vga_text_mode_controller_0|ball_port_4|LessThan0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|LessThan0~1 , u0|vga_text_mode_controller_0|ball_port_4|LessThan0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion~2 , u0|vga_text_mode_controller_0|ball_port_4|Ball_Y_Motion~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Motion~3 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Motion~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[1]~13 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[1]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[2]~15 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[2]~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[2] , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[3]~17 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[3]~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[3] , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[4]~19 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[4]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[4] , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add5~0 , u0|vga_text_mode_controller_0|ball_port_4|Add5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add5~2 , u0|vga_text_mode_controller_0|ball_port_4|Add5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add5~4 , u0|vga_text_mode_controller_0|ball_port_4|Add5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add5~6 , u0|vga_text_mode_controller_0|ball_port_4|Add5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add5~8 , u0|vga_text_mode_controller_0|ball_port_4|Add5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[5]~21 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[5]~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[5] , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add5~10 , u0|vga_text_mode_controller_0|ball_port_4|Add5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|always0~1 , u0|vga_text_mode_controller_0|ball_port_4|always0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add5~12 , u0|vga_text_mode_controller_0|ball_port_4|Add5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|always0~2 , u0|vga_text_mode_controller_0|ball_port_4|always0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[6]~23 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[6]~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[7]~25 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[7]~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[7] , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add5~14 , u0|vga_text_mode_controller_0|ball_port_4|Add5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[8]~27 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[8]~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[8] , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add5~16 , u0|vga_text_mode_controller_0|ball_port_4|Add5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[9]~29 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[9]~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[9] , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add5~18 , u0|vga_text_mode_controller_0|ball_port_4|Add5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|always0~3 , u0|vga_text_mode_controller_0|ball_port_4|always0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|LessThan4~1 , u0|vga_text_mode_controller_0|ball_port_4|LessThan4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|LessThan4~0 , u0|vga_text_mode_controller_0|ball_port_4|LessThan4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|LessThan4~2 , u0|vga_text_mode_controller_0|ball_port_4|LessThan4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Motion~1 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Motion~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Motion[2]~4 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Motion[2]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Motion[2]~5 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Motion[2]~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Motion[2] , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Motion[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[6] , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add3~1 , u0|vga_text_mode_controller_0|ball_port_4|Add3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add3~2 , u0|vga_text_mode_controller_0|ball_port_4|Add3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add3~4 , u0|vga_text_mode_controller_0|ball_port_4|Add3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add3~6 , u0|vga_text_mode_controller_0|ball_port_4|Add3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add3~8 , u0|vga_text_mode_controller_0|ball_port_4|Add3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add3~10 , u0|vga_text_mode_controller_0|ball_port_4|Add3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add3~12 , u0|vga_text_mode_controller_0|ball_port_4|Add3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|LessThan2~0 , u0|vga_text_mode_controller_0|ball_port_4|LessThan2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|LessThan2~1 , u0|vga_text_mode_controller_0|ball_port_4|LessThan2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add3~14 , u0|vga_text_mode_controller_0|ball_port_4|Add3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add3~16 , u0|vga_text_mode_controller_0|ball_port_4|Add3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Add3~18 , u0|vga_text_mode_controller_0|ball_port_4|Add3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|LessThan2~2 , u0|vga_text_mode_controller_0|ball_port_4|LessThan2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Motion~2 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Motion~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Motion[1]~0 , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Motion[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion[1]~_wirecell , u0|vga_text_mode_controller_0|ball_port_3|Ball_X_Motion[1]~_wirecell, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Motion[1] , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Motion[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[1] , u0|vga_text_mode_controller_0|ball_port_4|Ball_X_Pos[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistX[1]~2 , u0|vga_text_mode_controller_0|cma_port_4|DistX[1]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistX[2]~4 , u0|vga_text_mode_controller_0|cma_port_4|DistX[2]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistX[3]~6 , u0|vga_text_mode_controller_0|cma_port_4|DistX[3]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistX[4]~8 , u0|vga_text_mode_controller_0|cma_port_4|DistX[4]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistX[5]~10 , u0|vga_text_mode_controller_0|cma_port_4|DistX[5]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistX[6]~12 , u0|vga_text_mode_controller_0|cma_port_4|DistX[6]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistX[7]~14 , u0|vga_text_mode_controller_0|cma_port_4|DistX[7]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistX[8]~16 , u0|vga_text_mode_controller_0|cma_port_4|DistX[8]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistX[9]~18 , u0|vga_text_mode_controller_0|cma_port_4|DistX[9]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add0~0 , u0|vga_text_mode_controller_0|cma_port_4|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Mult1|auto_generated|mac_mult1 , u0|vga_text_mode_controller_0|cma_port_4|Mult1|auto_generated|mac_mult1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Mult1|auto_generated|mac_out2 , u0|vga_text_mode_controller_0|cma_port_4|Mult1|auto_generated|mac_out2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistY[0]~0 , u0|vga_text_mode_controller_0|cma_port_4|DistY[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistY[1]~2 , u0|vga_text_mode_controller_0|cma_port_4|DistY[1]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistY[2]~4 , u0|vga_text_mode_controller_0|cma_port_4|DistY[2]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistY[3]~6 , u0|vga_text_mode_controller_0|cma_port_4|DistY[3]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistY[4]~8 , u0|vga_text_mode_controller_0|cma_port_4|DistY[4]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistY[5]~10 , u0|vga_text_mode_controller_0|cma_port_4|DistY[5]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistY[6]~12 , u0|vga_text_mode_controller_0|cma_port_4|DistY[6]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistY[7]~14 , u0|vga_text_mode_controller_0|cma_port_4|DistY[7]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistY[8]~16 , u0|vga_text_mode_controller_0|cma_port_4|DistY[8]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|DistY[9]~18 , u0|vga_text_mode_controller_0|cma_port_4|DistY[9]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add1~0 , u0|vga_text_mode_controller_0|cma_port_4|Add1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Mult2|auto_generated|mac_mult1 , u0|vga_text_mode_controller_0|cma_port_4|Mult2|auto_generated|mac_mult1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Mult2|auto_generated|mac_out2 , u0|vga_text_mode_controller_0|cma_port_4|Mult2|auto_generated|mac_out2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~0 , u0|vga_text_mode_controller_0|cma_port_4|Add2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~2 , u0|vga_text_mode_controller_0|cma_port_4|Add2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~4 , u0|vga_text_mode_controller_0|cma_port_4|Add2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~6 , u0|vga_text_mode_controller_0|cma_port_4|Add2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~8 , u0|vga_text_mode_controller_0|cma_port_4|Add2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~10 , u0|vga_text_mode_controller_0|cma_port_4|Add2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~12 , u0|vga_text_mode_controller_0|cma_port_4|Add2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~14 , u0|vga_text_mode_controller_0|cma_port_4|Add2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~16 , u0|vga_text_mode_controller_0|cma_port_4|Add2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~18 , u0|vga_text_mode_controller_0|cma_port_4|Add2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan1~0 , u0|vga_text_mode_controller_0|cma_port_4|LessThan1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan0~1 , u0|vga_text_mode_controller_0|cma_port_4|LessThan0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan0~3 , u0|vga_text_mode_controller_0|cma_port_4|LessThan0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan0~5 , u0|vga_text_mode_controller_0|cma_port_4|LessThan0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan0~7 , u0|vga_text_mode_controller_0|cma_port_4|LessThan0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan0~9 , u0|vga_text_mode_controller_0|cma_port_4|LessThan0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan0~11 , u0|vga_text_mode_controller_0|cma_port_4|LessThan0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan0~13 , u0|vga_text_mode_controller_0|cma_port_4|LessThan0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan0~15 , u0|vga_text_mode_controller_0|cma_port_4|LessThan0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan0~16 , u0|vga_text_mode_controller_0|cma_port_4|LessThan0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~20 , u0|vga_text_mode_controller_0|cma_port_4|Add2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~22 , u0|vga_text_mode_controller_0|cma_port_4|Add2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add3~0 , u0|vga_text_mode_controller_0|cma_port_4|Add3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add3~1 , u0|vga_text_mode_controller_0|cma_port_4|Add3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add3~2 , u0|vga_text_mode_controller_0|cma_port_4|Add3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add3~3 , u0|vga_text_mode_controller_0|cma_port_4|Add3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Mult3|auto_generated|mac_mult1 , u0|vga_text_mode_controller_0|cma_port_4|Mult3|auto_generated|mac_mult1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Mult3|auto_generated|mac_out2 , u0|vga_text_mode_controller_0|cma_port_4|Mult3|auto_generated|mac_out2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan1~2 , u0|vga_text_mode_controller_0|cma_port_4|LessThan1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan1~4 , u0|vga_text_mode_controller_0|cma_port_4|LessThan1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan1~6 , u0|vga_text_mode_controller_0|cma_port_4|LessThan1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan1~8 , u0|vga_text_mode_controller_0|cma_port_4|LessThan1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan1~10 , u0|vga_text_mode_controller_0|cma_port_4|LessThan1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan1~12 , u0|vga_text_mode_controller_0|cma_port_4|LessThan1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan1~14 , u0|vga_text_mode_controller_0|cma_port_4|LessThan1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan1~16 , u0|vga_text_mode_controller_0|cma_port_4|LessThan1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan1~18 , u0|vga_text_mode_controller_0|cma_port_4|LessThan1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan1~20 , u0|vga_text_mode_controller_0|cma_port_4|LessThan1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan1~21 , u0|vga_text_mode_controller_0|cma_port_4|LessThan1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|ball_on~0 , u0|vga_text_mode_controller_0|cma_port_4|ball_on~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~24 , u0|vga_text_mode_controller_0|cma_port_4|Add2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~26 , u0|vga_text_mode_controller_0|cma_port_4|Add2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~28 , u0|vga_text_mode_controller_0|cma_port_4|Add2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~30 , u0|vga_text_mode_controller_0|cma_port_4|Add2~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~32 , u0|vga_text_mode_controller_0|cma_port_4|Add2~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~34 , u0|vga_text_mode_controller_0|cma_port_4|Add2~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~36 , u0|vga_text_mode_controller_0|cma_port_4|Add2~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~38 , u0|vga_text_mode_controller_0|cma_port_4|Add2~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~40 , u0|vga_text_mode_controller_0|cma_port_4|Add2~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~42 , u0|vga_text_mode_controller_0|cma_port_4|Add2~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Add2~44 , u0|vga_text_mode_controller_0|cma_port_4|Add2~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan1~23 , u0|vga_text_mode_controller_0|cma_port_4|LessThan1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan1~24 , u0|vga_text_mode_controller_0|cma_port_4|LessThan1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan1~25 , u0|vga_text_mode_controller_0|cma_port_4|LessThan1~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|ball_on~1 , u0|vga_text_mode_controller_0|cma_port_4|ball_on~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collision2~2 , u0|vga_text_mode_controller_0|collision2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collision2~3 , u0|vga_text_mode_controller_0|collision2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collision2~0 , u0|vga_text_mode_controller_0|collision2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collision2~1 , u0|vga_text_mode_controller_0|collision2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collision2~4 , u0|vga_text_mode_controller_0|collision2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collision2 , u0|vga_text_mode_controller_0|collision2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector20~0 , u0|vga_text_mode_controller_0|abc|Selector20~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|always2~1 , u0|vga_text_mode_controller_0|abc|always2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector20~1 , u0|vga_text_mode_controller_0|abc|Selector20~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit1_2player , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit1_2player, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector23~2 , u0|vga_text_mode_controller_0|abc|Selector23~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector23~3 , u0|vga_text_mode_controller_0|abc|Selector23~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit2_2player , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit2_2player, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector25~0 , u0|vga_text_mode_controller_0|abc|Selector25~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector22~0 , u0|vga_text_mode_controller_0|abc|Selector22~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector22~1 , u0|vga_text_mode_controller_0|abc|Selector22~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit13_2player , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit13_2player, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector25~1 , u0|vga_text_mode_controller_0|abc|Selector25~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector25~2 , u0|vga_text_mode_controller_0|abc|Selector25~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit131_2player , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit131_2player, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector26~0 , u0|vga_text_mode_controller_0|abc|Selector26~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit132_2player , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit132_2player, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr34~2 , u0|vga_text_mode_controller_0|abc|WideOr34~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr34~0 , u0|vga_text_mode_controller_0|abc|WideOr34~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr34~3 , u0|vga_text_mode_controller_0|abc|WideOr34~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr34 , u0|vga_text_mode_controller_0|abc|WideOr34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Equal6~1 , u0|vga_text_mode_controller_0|player2|Equal6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Equal6~2 , u0|vga_text_mode_controller_0|player2|Equal6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Equal8~1 , u0|vga_text_mode_controller_0|player2|Equal8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Equal8~2 , u0|vga_text_mode_controller_0|player2|Equal8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|always1~7 , u0|vga_text_mode_controller_0|player2|always1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Red~0 , u0|vga_text_mode_controller_0|player2|Red~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add0~0 , u0|vga_text_mode_controller_0|player2|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|always1~0 , u0|vga_text_mode_controller_0|player2|always1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Equal10~0 , u0|vga_text_mode_controller_0|player2|Equal10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|always1~1 , u0|vga_text_mode_controller_0|player2|always1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[1]~10 , u0|vga_text_mode_controller_0|player2|Player_X_Pos[1]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[1]~11 , u0|vga_text_mode_controller_0|player2|Player_X_Pos[1]~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[2]~13 , u0|vga_text_mode_controller_0|player2|Player_X_Pos[2]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|always1~11 , u0|vga_text_mode_controller_0|player2|always1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[1]~23 , u0|vga_text_mode_controller_0|player2|Player_X_Pos[1]~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[2] , u0|vga_text_mode_controller_0|player2|Player_X_Pos[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[3]~15 , u0|vga_text_mode_controller_0|player2|Player_X_Pos[3]~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[3] , u0|vga_text_mode_controller_0|player2|Player_X_Pos[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[4]~17 , u0|vga_text_mode_controller_0|player2|Player_X_Pos[4]~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[4] , u0|vga_text_mode_controller_0|player2|Player_X_Pos[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[5]~19 , u0|vga_text_mode_controller_0|player2|Player_X_Pos[5]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[5] , u0|vga_text_mode_controller_0|player2|Player_X_Pos[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[6]~21 , u0|vga_text_mode_controller_0|player2|Player_X_Pos[6]~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[6] , u0|vga_text_mode_controller_0|player2|Player_X_Pos[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[7]~24 , u0|vga_text_mode_controller_0|player2|Player_X_Pos[7]~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[7] , u0|vga_text_mode_controller_0|player2|Player_X_Pos[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[8]~26 , u0|vga_text_mode_controller_0|player2|Player_X_Pos[8]~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[8] , u0|vga_text_mode_controller_0|player2|Player_X_Pos[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[9]~28 , u0|vga_text_mode_controller_0|player2|Player_X_Pos[9]~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[9] , u0|vga_text_mode_controller_0|player2|Player_X_Pos[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add2~0 , u0|vga_text_mode_controller_0|player2|Add2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add2~2 , u0|vga_text_mode_controller_0|player2|Add2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add2~4 , u0|vga_text_mode_controller_0|player2|Add2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add2~6 , u0|vga_text_mode_controller_0|player2|Add2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add2~8 , u0|vga_text_mode_controller_0|player2|Add2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add2~10 , u0|vga_text_mode_controller_0|player2|Add2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add2~12 , u0|vga_text_mode_controller_0|player2|Add2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add2~14 , u0|vga_text_mode_controller_0|player2|Add2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_rStep~1 , u0|vga_text_mode_controller_0|player2|Player_X_rStep~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_rStep~0 , u0|vga_text_mode_controller_0|player2|Player_X_rStep~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_rStep~2 , u0|vga_text_mode_controller_0|player2|Player_X_rStep~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_rStep~3 , u0|vga_text_mode_controller_0|player2|Player_X_rStep~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add1~0 , u0|vga_text_mode_controller_0|player2|Add1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add1~2 , u0|vga_text_mode_controller_0|player2|Add1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add1~4 , u0|vga_text_mode_controller_0|player2|Add1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add1~6 , u0|vga_text_mode_controller_0|player2|Add1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add1~8 , u0|vga_text_mode_controller_0|player2|Add1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|LessThan0~0 , u0|vga_text_mode_controller_0|player2|LessThan0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|LessThan0~1 , u0|vga_text_mode_controller_0|player2|LessThan0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add1~10 , u0|vga_text_mode_controller_0|player2|Add1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add1~12 , u0|vga_text_mode_controller_0|player2|Add1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add1~14 , u0|vga_text_mode_controller_0|player2|Add1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|LessThan0~2 , u0|vga_text_mode_controller_0|player2|LessThan0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_lStep[1]~0 , u0|vga_text_mode_controller_0|player2|Player_X_lStep[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_lStep[1] , u0|vga_text_mode_controller_0|player2|Player_X_lStep[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_rStep~4 , u0|vga_text_mode_controller_0|player2|Player_X_rStep~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_rStep[1] , u0|vga_text_mode_controller_0|player2|Player_X_rStep[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add3~0 , u0|vga_text_mode_controller_0|player2|Add3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Player_X_Pos[1] , u0|vga_text_mode_controller_0|player2|Player_X_Pos[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|DistX[1]~0 , u0|vga_text_mode_controller_0|player2|DistX[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add0~2 , u0|vga_text_mode_controller_0|player2|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|DistX[2]~2 , u0|vga_text_mode_controller_0|player2|DistX[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add0~4 , u0|vga_text_mode_controller_0|player2|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|DistX[3]~4 , u0|vga_text_mode_controller_0|player2|DistX[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add0~6 , u0|vga_text_mode_controller_0|player2|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|DistX[4]~6 , u0|vga_text_mode_controller_0|player2|DistX[4]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add0~8 , u0|vga_text_mode_controller_0|player2|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|DistX[5]~8 , u0|vga_text_mode_controller_0|player2|DistX[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add0~10 , u0|vga_text_mode_controller_0|player2|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|DistX[6]~10 , u0|vga_text_mode_controller_0|player2|DistX[6]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add0~12 , u0|vga_text_mode_controller_0|player2|Add0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|DistX[7]~12 , u0|vga_text_mode_controller_0|player2|DistX[7]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add0~14 , u0|vga_text_mode_controller_0|player2|Add0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|DistX[8]~14 , u0|vga_text_mode_controller_0|player2|DistX[8]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add0~16 , u0|vga_text_mode_controller_0|player2|Add0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|DistX[9]~16 , u0|vga_text_mode_controller_0|player2|DistX[9]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add0~18 , u0|vga_text_mode_controller_0|player2|Add0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add5~0 , u0|vga_text_mode_controller_0|player2|Add5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add0~20 , u0|vga_text_mode_controller_0|player2|Add0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add0~22 , u0|vga_text_mode_controller_0|player2|Add0~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_rom|memory_rtl_0|auto_generated|ram_block1a3 , u0|vga_text_mode_controller_0|player2|bubble_rom|memory_rtl_0|auto_generated|ram_block1a3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_rom|memory_rtl_0|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|player2|bubble_rom|memory_rtl_0|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_rom|memory_rtl_0|auto_generated|ram_block1a2 , u0|vga_text_mode_controller_0|player2|bubble_rom|memory_rtl_0|auto_generated|ram_block1a2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|always1~2 , u0|vga_text_mode_controller_0|player2|always1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_rom|memory_rtl_0|auto_generated|ram_block1a5 , u0|vga_text_mode_controller_0|player2|bubble_rom|memory_rtl_0|auto_generated|ram_block1a5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|always1~3 , u0|vga_text_mode_controller_0|player2|always1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a7 , u0|vga_text_mode_controller_0|player2|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|always1~4 , u0|vga_text_mode_controller_0|player2|always1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a1 , u0|vga_text_mode_controller_0|player2|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a4 , u0|vga_text_mode_controller_0|player2|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|player2|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a2 , u0|vga_text_mode_controller_0|player2|bubble_rom_3|memory_rtl_0|auto_generated|ram_block1a2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|player_on~0 , u0|vga_text_mode_controller_0|player2|player_on~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|player_on~1 , u0|vga_text_mode_controller_0|player2|player_on~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~13 , u0|vga_text_mode_controller_0|red[0]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~14 , u0|vga_text_mode_controller_0|red[0]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|always1~6 , u0|vga_text_mode_controller_0|player2|always1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|always1~5 , u0|vga_text_mode_controller_0|player2|always1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~15 , u0|vga_text_mode_controller_0|red[0]~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~16 , u0|vga_text_mode_controller_0|red[0]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a6 , u0|vga_text_mode_controller_0|player2|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a2 , u0|vga_text_mode_controller_0|player2|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a5 , u0|vga_text_mode_controller_0|player2|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a4 , u0|vga_text_mode_controller_0|player2|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|always1~9 , u0|vga_text_mode_controller_0|player2|always1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|player2|bubble_rom_2|memory_rtl_0|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|always1~8 , u0|vga_text_mode_controller_0|player2|always1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|always1~10 , u0|vga_text_mode_controller_0|player2|always1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|player_on~2 , u0|vga_text_mode_controller_0|player2|player_on~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collected_player2~5 , u0|vga_text_mode_controller_0|collected_player2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~8 , u0|vga_text_mode_controller_0|always2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~7 , u0|vga_text_mode_controller_0|always2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_2~1 , u0|vga_text_mode_controller_0|bullet_hit_2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_4~0 , u0|vga_text_mode_controller_0|bullet_hit_4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~10 , u0|vga_text_mode_controller_0|always2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collected_player2~0 , u0|vga_text_mode_controller_0|collected_player2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collected_player2~1 , u0|vga_text_mode_controller_0|collected_player2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collision~3 , u0|vga_text_mode_controller_0|collision~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collected_player2~2 , u0|vga_text_mode_controller_0|collected_player2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collected_player2~3 , u0|vga_text_mode_controller_0|collected_player2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collected_player2~6 , u0|vga_text_mode_controller_0|collected_player2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collected_player2 , u0|vga_text_mode_controller_0|collected_player2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|power_on~5 , u0|vga_text_mode_controller_0|powerup1|power_on~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|power_on~6 , u0|vga_text_mode_controller_0|powerup1|power_on~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|power_on~7 , u0|vga_text_mode_controller_0|powerup1|power_on~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|LessThan0~0 , u0|vga_text_mode_controller_0|level1|LessThan0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|power_on~1 , u0|vga_text_mode_controller_0|powerup1|power_on~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|power_on~2 , u0|vga_text_mode_controller_0|powerup1|power_on~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~36 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|power_on~3 , u0|vga_text_mode_controller_0|powerup1|power_on~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|power_on~4 , u0|vga_text_mode_controller_0|powerup1|power_on~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|LessThan4~0 , u0|vga_text_mode_controller_0|level1|LessThan4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~983 , u0|vga_text_mode_controller_0|levelprint|Mux3~983, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|power_on~0 , u0|vga_text_mode_controller_0|powerup1|power_on~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|power_on~8 , u0|vga_text_mode_controller_0|powerup1|power_on~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collected_player2~4 , u0|vga_text_mode_controller_0|collected_player2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collected_player1~0 , u0|vga_text_mode_controller_0|collected_player1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collected_player1 , u0|vga_text_mode_controller_0|collected_player1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[1]~32 , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[1]~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[1]~33 , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[1]~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[0] , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[1]~14 , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[1]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[1] , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[2]~16 , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[2]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[2] , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[3]~18 , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[3]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[3] , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[4]~20 , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[4]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[4] , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[5]~22 , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[5]~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[5] , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[6]~24 , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[6]~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[6] , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[7]~26 , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[7]~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[7] , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[8]~28 , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[8]~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[8] , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[9]~30 , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[9]~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletY[9] , u0|vga_text_mode_controller_0|player_1_bullet|BulletY[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|LessThan1~1 , u0|vga_text_mode_controller_0|player_1_bullet|LessThan1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|LessThan1~0 , u0|vga_text_mode_controller_0|player_1_bullet|LessThan1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|LessThan1~2 , u0|vga_text_mode_controller_0|player_1_bullet|LessThan1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|bullet_curr~2 , u0|vga_text_mode_controller_0|player_1_bullet|bullet_curr~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|bullet_curr , u0|vga_text_mode_controller_0|player_1_bullet|bullet_curr, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|always0~0 , u0|vga_text_mode_controller_0|player_1_bullet|always0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|Add0~0 , u0|vga_text_mode_controller_0|player_1_bullet|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|Add0~2 , u0|vga_text_mode_controller_0|player_1_bullet|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|Add0~4 , u0|vga_text_mode_controller_0|player_1_bullet|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|Add0~6 , u0|vga_text_mode_controller_0|player_1_bullet|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|Add0~8 , u0|vga_text_mode_controller_0|player_1_bullet|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|shot[1]~2 , u0|vga_text_mode_controller_0|player_1_bullet|shot[1]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|shot[6] , u0|vga_text_mode_controller_0|player_1_bullet|shot[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[6]~4 , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[5]~12 , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[5]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[6] , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|shot[5] , u0|vga_text_mode_controller_0|player_1_bullet|shot[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[5]~3 , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[5]~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[5] , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~1 , u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|Add0~10 , u0|vga_text_mode_controller_0|player_1_bullet|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|shot[7] , u0|vga_text_mode_controller_0|player_1_bullet|shot[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[7]~5 , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[7]~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[7] , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|Add0~12 , u0|vga_text_mode_controller_0|player_1_bullet|Add0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|shot[8] , u0|vga_text_mode_controller_0|player_1_bullet|shot[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[8]~6 , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[8]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[8] , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~4 , u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|shot[4] , u0|vga_text_mode_controller_0|player_1_bullet|shot[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[4]~2 , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[4]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[4] , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|shot[3] , u0|vga_text_mode_controller_0|player_1_bullet|shot[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[3]~1 , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[3]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[3] , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~3 , u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|shot[1]~feeder , u0|vga_text_mode_controller_0|player_1_bullet|shot[1]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|shot[1] , u0|vga_text_mode_controller_0|player_1_bullet|shot[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX~10 , u0|vga_text_mode_controller_0|player_1_bullet|BulletX~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX~11 , u0|vga_text_mode_controller_0|player_1_bullet|BulletX~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[1] , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|shot[2] , u0|vga_text_mode_controller_0|player_1_bullet|shot[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[2]~0 , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[2]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[2] , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~2 , u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~5 , u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|LessThan3~0 , u0|vga_text_mode_controller_0|player_1_bullet|LessThan3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~1 , u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~3 , u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~5 , u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~7 , u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~9 , u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~11 , u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~13 , u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~15 , u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~17 , u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~18 , u0|vga_text_mode_controller_0|player_1_bullet|LessThan2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~6 , u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|Add0~14 , u0|vga_text_mode_controller_0|player_1_bullet|Add0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|shot[9] , u0|vga_text_mode_controller_0|player_1_bullet|shot[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[9]~7 , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[9]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|BulletX[9] , u0|vga_text_mode_controller_0|player_1_bullet|BulletX[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~0 , u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~7 , u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~8 , u0|vga_text_mode_controller_0|player_1_bullet|bullet_on~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_2~0 , u0|vga_text_mode_controller_0|bullet_hit_2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_1~3 , u0|vga_text_mode_controller_0|bullet_hit_1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_1 , u0|vga_text_mode_controller_0|bullet_hit_1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~15 , u0|vga_text_mode_controller_0|always2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_3~1 , u0|vga_text_mode_controller_0|bullet_hit_3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~13 , u0|vga_text_mode_controller_0|always2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~14 , u0|vga_text_mode_controller_0|always2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_3~0 , u0|vga_text_mode_controller_0|bullet_hit_3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_3~2 , u0|vga_text_mode_controller_0|bullet_hit_3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_3 , u0|vga_text_mode_controller_0|bullet_hit_3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_1_bullet|bullet_curr~0 , u0|vga_text_mode_controller_0|player_1_bullet|bullet_curr~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|always0~5 , u0|vga_text_mode_controller_0|player_2_bullet|always0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|always0~4 , u0|vga_text_mode_controller_0|player_2_bullet|always0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|always0~6 , u0|vga_text_mode_controller_0|player_2_bullet|always0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|always0~2 , u0|vga_text_mode_controller_0|player_2_bullet|always0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|always0~1 , u0|vga_text_mode_controller_0|player_2_bullet|always0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|always0~3 , u0|vga_text_mode_controller_0|player_2_bullet|always0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|bullet_curr~2 , u0|vga_text_mode_controller_0|player_2_bullet|bullet_curr~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|bullet_curr~3 , u0|vga_text_mode_controller_0|player_2_bullet|bullet_curr~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|bullet_curr , u0|vga_text_mode_controller_0|player_2_bullet|bullet_curr, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[1]~32 , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[1]~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|always0~7 , u0|vga_text_mode_controller_0|player_2_bullet|always0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[1]~33 , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[1]~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[1]~34 , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[1]~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[0] , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[1]~14 , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[1]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[1] , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[2]~16 , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[2]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[2] , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[3]~18 , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[3]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[3] , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[4]~20 , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[4]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[4] , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[5]~22 , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[5]~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[5] , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[6]~24 , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[6]~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[6] , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[7]~26 , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[7]~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[7] , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[8]~28 , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[8]~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[8] , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[9]~30 , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[9]~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletY[9] , u0|vga_text_mode_controller_0|player_2_bullet|BulletY[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~1 , u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~3 , u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~5 , u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~7 , u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~9 , u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~11 , u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~13 , u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~15 , u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~17 , u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~18 , u0|vga_text_mode_controller_0|player_2_bullet|LessThan2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|Add0~0 , u0|vga_text_mode_controller_0|player_2_bullet|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|Add0~2 , u0|vga_text_mode_controller_0|player_2_bullet|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|Add0~4 , u0|vga_text_mode_controller_0|player_2_bullet|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|Add0~6 , u0|vga_text_mode_controller_0|player_2_bullet|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|Add0~8 , u0|vga_text_mode_controller_0|player_2_bullet|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|Add0~10 , u0|vga_text_mode_controller_0|player_2_bullet|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|Add0~12 , u0|vga_text_mode_controller_0|player_2_bullet|Add0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|Add0~14 , u0|vga_text_mode_controller_0|player_2_bullet|Add0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|shot[1]~0 , u0|vga_text_mode_controller_0|player_2_bullet|shot[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|shot[9] , u0|vga_text_mode_controller_0|player_2_bullet|shot[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[9]~7 , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[9]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[7]~12 , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[7]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[9] , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~2 , u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~3 , u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|shot[7] , u0|vga_text_mode_controller_0|player_2_bullet|shot[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[7]~5 , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[7]~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[7] , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|shot[8] , u0|vga_text_mode_controller_0|player_2_bullet|shot[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[8]~6 , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[8]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[8] , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~1 , u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|shot[1]~feeder , u0|vga_text_mode_controller_0|player_2_bullet|shot[1]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|shot[1] , u0|vga_text_mode_controller_0|player_2_bullet|shot[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX~10 , u0|vga_text_mode_controller_0|player_2_bullet|BulletX~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX~11 , u0|vga_text_mode_controller_0|player_2_bullet|BulletX~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[1] , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|shot[2] , u0|vga_text_mode_controller_0|player_2_bullet|shot[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[2]~0 , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[2]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[2] , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~4 , u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|LessThan3~0 , u0|vga_text_mode_controller_0|player_2_bullet|LessThan3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|LessThan3~1 , u0|vga_text_mode_controller_0|player_2_bullet|LessThan3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|shot[4] , u0|vga_text_mode_controller_0|player_2_bullet|shot[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[4]~2 , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[4]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[4] , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|shot[3] , u0|vga_text_mode_controller_0|player_2_bullet|shot[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[3]~1 , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[3]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[3] , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~5 , u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~6 , u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~7 , u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|shot[6] , u0|vga_text_mode_controller_0|player_2_bullet|shot[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[6]~4 , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[6]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[6] , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|shot[5] , u0|vga_text_mode_controller_0|player_2_bullet|shot[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[5]~3 , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[5]~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|BulletX[5] , u0|vga_text_mode_controller_0|player_2_bullet|BulletX[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~0 , u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~8 , u0|vga_text_mode_controller_0|player_2_bullet|bullet_on~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_1~0 , u0|vga_text_mode_controller_0|bullet_hit_1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_1~2 , u0|vga_text_mode_controller_0|bullet_hit_1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_2~2 , u0|vga_text_mode_controller_0|bullet_hit_2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_2~3 , u0|vga_text_mode_controller_0|bullet_hit_2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_2 , u0|vga_text_mode_controller_0|bullet_hit_2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector2~0 , u0|vga_text_mode_controller_0|abc|Selector2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level1hit1 , u0|vga_text_mode_controller_0|abc|curr_state.play_level1hit1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector4~0 , u0|vga_text_mode_controller_0|abc|Selector4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector4~1 , u0|vga_text_mode_controller_0|abc|Selector4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level1hit3 , u0|vga_text_mode_controller_0|abc|curr_state.play_level1hit3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr32~0 , u0|vga_text_mode_controller_0|abc|WideOr32~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr29~0 , u0|vga_text_mode_controller_0|abc|WideOr29~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr30~0 , u0|vga_text_mode_controller_0|abc|WideOr30~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[0] , u0|vga_text_mode_controller_0|ball_port|Ball_X_Pos[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr29~2 , u0|vga_text_mode_controller_0|abc|WideOr29~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[2]~12 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[2]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[0] , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistX[0]~0 , u0|vga_text_mode_controller_0|cma_port_2|DistX[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion~5 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Step~0 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Step~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Step[0] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Step[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion~4 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion[1]~1 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion[1]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion[1] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion[0]~0 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion[0] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[0]~10 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[0]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[0] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[1]~12 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[1]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[1] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[2]~14 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[2]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[2] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[3]~16 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[3]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[3] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[4]~18 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[4]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[4] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[5]~20 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[5]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[5] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[6]~22 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[6]~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[7]~24 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[7]~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[7] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[8]~26 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[8]~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[8] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[9]~28 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[9]~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[9] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Size[4]~feeder , u0|vga_text_mode_controller_0|ball_port_2|Ball_Size[4]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Size~1 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Size~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Size[4] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Size[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Size~3 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Size~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Size[3] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Size[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Size~0 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Size~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Size[2] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Size[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Size~2 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Size~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Size[1] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Size[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Size~4 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Size~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Size[0] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Size[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add2~0 , u0|vga_text_mode_controller_0|ball_port_2|Add2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add2~2 , u0|vga_text_mode_controller_0|ball_port_2|Add2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add2~4 , u0|vga_text_mode_controller_0|ball_port_2|Add2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add2~6 , u0|vga_text_mode_controller_0|ball_port_2|Add2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add2~8 , u0|vga_text_mode_controller_0|ball_port_2|Add2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add2~10 , u0|vga_text_mode_controller_0|ball_port_2|Add2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add2~12 , u0|vga_text_mode_controller_0|ball_port_2|Add2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add2~14 , u0|vga_text_mode_controller_0|ball_port_2|Add2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add2~16 , u0|vga_text_mode_controller_0|ball_port_2|Add2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add2~18 , u0|vga_text_mode_controller_0|ball_port_2|Add2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|LessThan1~1 , u0|vga_text_mode_controller_0|ball_port_2|LessThan1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|LessThan1~0 , u0|vga_text_mode_controller_0|ball_port_2|LessThan1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|LessThan1~2 , u0|vga_text_mode_controller_0|ball_port_2|LessThan1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion~3 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion[9]~6 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion[9]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion[9] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[6] , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Pos[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add0~1 , u0|vga_text_mode_controller_0|ball_port_2|Add0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add0~2 , u0|vga_text_mode_controller_0|ball_port_2|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add0~4 , u0|vga_text_mode_controller_0|ball_port_2|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add0~6 , u0|vga_text_mode_controller_0|ball_port_2|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add0~8 , u0|vga_text_mode_controller_0|ball_port_2|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add0~10 , u0|vga_text_mode_controller_0|ball_port_2|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add0~12 , u0|vga_text_mode_controller_0|ball_port_2|Add0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|LessThan0~0 , u0|vga_text_mode_controller_0|ball_port_2|LessThan0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|LessThan0~1 , u0|vga_text_mode_controller_0|ball_port_2|LessThan0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add0~14 , u0|vga_text_mode_controller_0|ball_port_2|Add0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add0~16 , u0|vga_text_mode_controller_0|ball_port_2|Add0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add0~18 , u0|vga_text_mode_controller_0|ball_port_2|Add0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion~2 , u0|vga_text_mode_controller_0|ball_port_2|Ball_Y_Motion~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Motion~3 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Motion~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[1]~13 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[1]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[2]~15 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[2]~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[2] , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[3]~17 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[3]~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[3] , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[4]~19 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[4]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[4] , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[5]~21 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[5]~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[5] , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[6]~23 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[6]~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[6] , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add5~0 , u0|vga_text_mode_controller_0|ball_port_2|Add5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add5~2 , u0|vga_text_mode_controller_0|ball_port_2|Add5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add5~4 , u0|vga_text_mode_controller_0|ball_port_2|Add5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add5~6 , u0|vga_text_mode_controller_0|ball_port_2|Add5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add5~8 , u0|vga_text_mode_controller_0|ball_port_2|Add5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add5~10 , u0|vga_text_mode_controller_0|ball_port_2|Add5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add5~12 , u0|vga_text_mode_controller_0|ball_port_2|Add5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|always0~0 , u0|vga_text_mode_controller_0|ball_port_2|always0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|always0~1 , u0|vga_text_mode_controller_0|ball_port_2|always0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[7]~25 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[7]~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[7] , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[8]~27 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[8]~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[9]~29 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[9]~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[9] , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add5~14 , u0|vga_text_mode_controller_0|ball_port_2|Add5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add5~16 , u0|vga_text_mode_controller_0|ball_port_2|Add5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add5~18 , u0|vga_text_mode_controller_0|ball_port_2|Add5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|LessThan4~0 , u0|vga_text_mode_controller_0|ball_port_2|LessThan4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|LessThan4~1 , u0|vga_text_mode_controller_0|ball_port_2|LessThan4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|LessThan4~2 , u0|vga_text_mode_controller_0|ball_port_2|LessThan4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|always0~2 , u0|vga_text_mode_controller_0|ball_port_2|always0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Motion~1 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Motion~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Motion[2]~4 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Motion[2]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Motion[2]~5 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Motion[2]~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Motion[2] , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Motion[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[8] , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add3~1 , u0|vga_text_mode_controller_0|ball_port_2|Add3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add3~2 , u0|vga_text_mode_controller_0|ball_port_2|Add3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add3~4 , u0|vga_text_mode_controller_0|ball_port_2|Add3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add3~6 , u0|vga_text_mode_controller_0|ball_port_2|Add3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add3~8 , u0|vga_text_mode_controller_0|ball_port_2|Add3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add3~10 , u0|vga_text_mode_controller_0|ball_port_2|Add3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add3~12 , u0|vga_text_mode_controller_0|ball_port_2|Add3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add3~14 , u0|vga_text_mode_controller_0|ball_port_2|Add3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add3~16 , u0|vga_text_mode_controller_0|ball_port_2|Add3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Add3~18 , u0|vga_text_mode_controller_0|ball_port_2|Add3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|LessThan2~0 , u0|vga_text_mode_controller_0|ball_port_2|LessThan2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|LessThan2~1 , u0|vga_text_mode_controller_0|ball_port_2|LessThan2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|LessThan2~2 , u0|vga_text_mode_controller_0|ball_port_2|LessThan2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Motion~2 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Motion~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Motion[1]~0 , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Motion[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion[1]~_wirecell , u0|vga_text_mode_controller_0|ball_port|Ball_X_Motion[1]~_wirecell, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Motion[1] , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Motion[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[1] , u0|vga_text_mode_controller_0|ball_port_2|Ball_X_Pos[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistX[1]~2 , u0|vga_text_mode_controller_0|cma_port_2|DistX[1]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistX[2]~4 , u0|vga_text_mode_controller_0|cma_port_2|DistX[2]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistX[3]~6 , u0|vga_text_mode_controller_0|cma_port_2|DistX[3]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistX[4]~8 , u0|vga_text_mode_controller_0|cma_port_2|DistX[4]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistX[5]~10 , u0|vga_text_mode_controller_0|cma_port_2|DistX[5]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistX[6]~12 , u0|vga_text_mode_controller_0|cma_port_2|DistX[6]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistX[7]~14 , u0|vga_text_mode_controller_0|cma_port_2|DistX[7]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistX[8]~16 , u0|vga_text_mode_controller_0|cma_port_2|DistX[8]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistX[9]~18 , u0|vga_text_mode_controller_0|cma_port_2|DistX[9]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add0~0 , u0|vga_text_mode_controller_0|cma_port_2|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Mult1|auto_generated|mac_mult1 , u0|vga_text_mode_controller_0|cma_port_2|Mult1|auto_generated|mac_mult1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Mult1|auto_generated|mac_out2 , u0|vga_text_mode_controller_0|cma_port_2|Mult1|auto_generated|mac_out2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistY[0]~0 , u0|vga_text_mode_controller_0|cma_port_2|DistY[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistY[1]~2 , u0|vga_text_mode_controller_0|cma_port_2|DistY[1]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistY[2]~4 , u0|vga_text_mode_controller_0|cma_port_2|DistY[2]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistY[3]~6 , u0|vga_text_mode_controller_0|cma_port_2|DistY[3]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistY[4]~8 , u0|vga_text_mode_controller_0|cma_port_2|DistY[4]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistY[5]~10 , u0|vga_text_mode_controller_0|cma_port_2|DistY[5]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistY[6]~12 , u0|vga_text_mode_controller_0|cma_port_2|DistY[6]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistY[7]~14 , u0|vga_text_mode_controller_0|cma_port_2|DistY[7]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistY[8]~16 , u0|vga_text_mode_controller_0|cma_port_2|DistY[8]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|DistY[9]~18 , u0|vga_text_mode_controller_0|cma_port_2|DistY[9]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add1~0 , u0|vga_text_mode_controller_0|cma_port_2|Add1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Mult2|auto_generated|mac_mult1 , u0|vga_text_mode_controller_0|cma_port_2|Mult2|auto_generated|mac_mult1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Mult2|auto_generated|mac_out2 , u0|vga_text_mode_controller_0|cma_port_2|Mult2|auto_generated|mac_out2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~0 , u0|vga_text_mode_controller_0|cma_port_2|Add2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~2 , u0|vga_text_mode_controller_0|cma_port_2|Add2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~4 , u0|vga_text_mode_controller_0|cma_port_2|Add2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~6 , u0|vga_text_mode_controller_0|cma_port_2|Add2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~8 , u0|vga_text_mode_controller_0|cma_port_2|Add2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~10 , u0|vga_text_mode_controller_0|cma_port_2|Add2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~12 , u0|vga_text_mode_controller_0|cma_port_2|Add2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~14 , u0|vga_text_mode_controller_0|cma_port_2|Add2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~16 , u0|vga_text_mode_controller_0|cma_port_2|Add2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~18 , u0|vga_text_mode_controller_0|cma_port_2|Add2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~20 , u0|vga_text_mode_controller_0|cma_port_2|Add2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~22 , u0|vga_text_mode_controller_0|cma_port_2|Add2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~24 , u0|vga_text_mode_controller_0|cma_port_2|Add2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~26 , u0|vga_text_mode_controller_0|cma_port_2|Add2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~28 , u0|vga_text_mode_controller_0|cma_port_2|Add2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~30 , u0|vga_text_mode_controller_0|cma_port_2|Add2~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~32 , u0|vga_text_mode_controller_0|cma_port_2|Add2~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~34 , u0|vga_text_mode_controller_0|cma_port_2|Add2~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~36 , u0|vga_text_mode_controller_0|cma_port_2|Add2~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~38 , u0|vga_text_mode_controller_0|cma_port_2|Add2~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~40 , u0|vga_text_mode_controller_0|cma_port_2|Add2~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~42 , u0|vga_text_mode_controller_0|cma_port_2|Add2~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~0 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~1 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~2 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Mult0|auto_generated|mac_mult1 , u0|vga_text_mode_controller_0|cma_port_2|Mult0|auto_generated|mac_mult1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Mult0|auto_generated|mac_out2 , u0|vga_text_mode_controller_0|cma_port_2|Mult0|auto_generated|mac_out2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~3 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan0~1 , u0|vga_text_mode_controller_0|cma_port_2|LessThan0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan0~3 , u0|vga_text_mode_controller_0|cma_port_2|LessThan0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan0~5 , u0|vga_text_mode_controller_0|cma_port_2|LessThan0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan0~7 , u0|vga_text_mode_controller_0|cma_port_2|LessThan0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan0~9 , u0|vga_text_mode_controller_0|cma_port_2|LessThan0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan0~11 , u0|vga_text_mode_controller_0|cma_port_2|LessThan0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan0~13 , u0|vga_text_mode_controller_0|cma_port_2|LessThan0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan0~15 , u0|vga_text_mode_controller_0|cma_port_2|LessThan0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan0~16 , u0|vga_text_mode_controller_0|cma_port_2|LessThan0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan0~18 , u0|vga_text_mode_controller_0|cma_port_2|LessThan0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add2~44 , u0|vga_text_mode_controller_0|cma_port_2|Add2~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add3~0 , u0|vga_text_mode_controller_0|cma_port_2|Add3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add3~1 , u0|vga_text_mode_controller_0|cma_port_2|Add3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add3~2 , u0|vga_text_mode_controller_0|cma_port_2|Add3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Add3~3 , u0|vga_text_mode_controller_0|cma_port_2|Add3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Mult3|auto_generated|mac_mult1 , u0|vga_text_mode_controller_0|cma_port_2|Mult3|auto_generated|mac_mult1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Mult3|auto_generated|mac_out2 , u0|vga_text_mode_controller_0|cma_port_2|Mult3|auto_generated|mac_out2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~5 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~7 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~9 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~11 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~13 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~15 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~17 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~19 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~21 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~23 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~24 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|ball_on~0 , u0|vga_text_mode_controller_0|cma_port_2|ball_on~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan2~0 , u0|vga_text_mode_controller_0|cma_port_2|LessThan2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Green[4]~0 , u0|vga_text_mode_controller_0|cma_port_2|Green[4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|ball_on~1 , u0|vga_text_mode_controller_0|cma_port_2|ball_on~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collision~6 , u0|vga_text_mode_controller_0|collision~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collision~2 , u0|vga_text_mode_controller_0|collision~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collision~4 , u0|vga_text_mode_controller_0|collision~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collision~5 , u0|vga_text_mode_controller_0|collision~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|collision , u0|vga_text_mode_controller_0|collision, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector18~2 , u0|vga_text_mode_controller_0|abc|Selector18~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector18~3 , u0|vga_text_mode_controller_0|abc|Selector18~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level1hit3_2player , u0|vga_text_mode_controller_0|abc|curr_state.play_level1hit3_2player, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr33~0 , u0|vga_text_mode_controller_0|abc|WideOr33~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector0~0 , u0|vga_text_mode_controller_0|abc|Selector0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector0~1 , u0|vga_text_mode_controller_0|abc|Selector0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.start , u0|vga_text_mode_controller_0|abc|curr_state.start, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[0] , u0|vga_text_mode_controller_0|level[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[1]~12 , u0|vga_text_mode_controller_0|level[1]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[1] , u0|vga_text_mode_controller_0|level[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[2]~14 , u0|vga_text_mode_controller_0|level[2]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[2] , u0|vga_text_mode_controller_0|level[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[3]~16 , u0|vga_text_mode_controller_0|level[3]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[3] , u0|vga_text_mode_controller_0|level[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[4]~18 , u0|vga_text_mode_controller_0|level[4]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[4] , u0|vga_text_mode_controller_0|level[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[5]~20 , u0|vga_text_mode_controller_0|level[5]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[5] , u0|vga_text_mode_controller_0|level[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[6]~22 , u0|vga_text_mode_controller_0|level[6]~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[6] , u0|vga_text_mode_controller_0|level[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[7]~24 , u0|vga_text_mode_controller_0|level[7]~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[7] , u0|vga_text_mode_controller_0|level[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[8]~26 , u0|vga_text_mode_controller_0|level[8]~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[8] , u0|vga_text_mode_controller_0|level[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[9]~28 , u0|vga_text_mode_controller_0|level[9]~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level[9] , u0|vga_text_mode_controller_0|level[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Equal6~1 , u0|vga_text_mode_controller_0|abc|Equal6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Equal6~2 , u0|vga_text_mode_controller_0|abc|Equal6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector19~0 , u0|vga_text_mode_controller_0|abc|Selector19~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector19~1 , u0|vga_text_mode_controller_0|abc|Selector19~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2_2player , u0|vga_text_mode_controller_0|abc|curr_state.play_level2_2player, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr34~1 , u0|vga_text_mode_controller_0|abc|WideOr34~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr29~1 , u0|vga_text_mode_controller_0|abc|WideOr29~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Size~5 , u0|vga_text_mode_controller_0|ball_port|Ball_Size~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|ball_port|Ball_Size[4] , u0|vga_text_mode_controller_0|ball_port|Ball_Size[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|LessThan2~0 , u0|vga_text_mode_controller_0|cma_port|LessThan2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|ball_on~1 , u0|vga_text_mode_controller_0|cma_port|ball_on~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[3]~6 , u0|vga_text_mode_controller_0|green[3]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_1~1 , u0|vga_text_mode_controller_0|bullet_hit_1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_4~1 , u0|vga_text_mode_controller_0|bullet_hit_4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_4~2 , u0|vga_text_mode_controller_0|bullet_hit_4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_4 , u0|vga_text_mode_controller_0|bullet_hit_4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector11~0 , u0|vga_text_mode_controller_0|abc|Selector11~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector11~1 , u0|vga_text_mode_controller_0|abc|Selector11~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit4 , u0|vga_text_mode_controller_0|abc|curr_state.play_level2hit4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr27~0 , u0|vga_text_mode_controller_0|abc|WideOr27~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|WideOr27~2 , u0|vga_text_mode_controller_0|abc|WideOr27~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector5~0 , u0|vga_text_mode_controller_0|abc|Selector5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector5~1 , u0|vga_text_mode_controller_0|abc|Selector5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|Selector5~2 , u0|vga_text_mode_controller_0|abc|Selector5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|curr_state.collision , u0|vga_text_mode_controller_0|abc|curr_state.collision, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|Add3~0 , u0|vga_text_mode_controller_0|game_over|Add3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|Add3~2 , u0|vga_text_mode_controller_0|game_over|Add3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|Add3~4 , u0|vga_text_mode_controller_0|game_over|Add3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|Add3~6 , u0|vga_text_mode_controller_0|game_over|Add3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|Add3~8 , u0|vga_text_mode_controller_0|game_over|Add3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|Add3~10 , u0|vga_text_mode_controller_0|game_over|Add3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|Add4~0 , u0|vga_text_mode_controller_0|game_over|Add4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|Add4~2 , u0|vga_text_mode_controller_0|game_over|Add4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|Add4~4 , u0|vga_text_mode_controller_0|game_over|Add4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|Add4~6 , u0|vga_text_mode_controller_0|game_over|Add4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|Add4~8 , u0|vga_text_mode_controller_0|game_over|Add4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|Add4~10 , u0|vga_text_mode_controller_0|game_over|Add4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|Add4~12 , u0|vga_text_mode_controller_0|game_over|Add4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|Add4~14 , u0|vga_text_mode_controller_0|game_over|Add4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~281 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~281, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~279 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~279, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~278 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~278, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~280 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~280, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~282 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~282, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~296 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~296, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~293 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~293, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~294 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~294, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~295 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~295, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~292 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~292, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~297 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~297, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~286 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~286, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~455 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~455, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~284 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~284, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~283 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~283, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~285 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~285, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~287 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~287, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~288 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~288, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~289 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~289, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~290 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~290, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~291 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~291, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~298 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~298, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~89 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~89, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always2~1 , u0|vga_text_mode_controller_0|levelprint|always2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~173 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~173, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~299 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~299, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~300 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~300, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~273 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~273, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~274 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~274, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~275 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~275, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~272 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~272, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~276 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~276, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~261 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~261, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~258 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~258, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~259 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~259, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~260 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~260, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~257 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~257, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~262 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~262, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~266 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~266, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~267 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~267, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~268 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~268, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~269 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~269, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~270 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~270, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~264 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~264, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~263 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~263, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~265 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~265, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~271 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~271, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~277 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~277, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~312 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~312, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~313 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~313, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~314 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~314, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~315 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~315, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~456 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~456, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~316 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~316, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~305 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~305, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~309 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~309, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~306 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~306, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~307 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~307, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~308 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~308, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~310 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~310, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~303 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~303, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~193 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~193, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~301 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~301, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~302 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~302, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~304 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~304, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~311 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~311, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~317 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~317, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~318 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~318, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~319 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~319, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|q[3] , u0|vga_text_mode_controller_0|game_over|go_rom|q[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~226 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~226, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~168 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~168, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~227 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~227, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~453 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~453, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~454 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~454, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~228 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~228, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~223 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~223, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~220 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~220, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~221 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~221, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~222 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~222, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~224 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~224, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~215 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~215, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~216 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~216, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~218 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~218, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~217 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~217, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~219 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~219, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~225 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~225, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~452 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~452, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~213 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~213, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~211 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~211, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~210 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~210, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~212 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~212, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~214 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~214, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~229 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~229, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~230 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~230, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~231 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~231, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~232 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~232, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~207 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~207, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~204 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~204, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~205 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~205, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~206 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~206, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~203 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~203, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~208 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~208, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~451 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~451, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~197 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~197, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~195 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~195, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~196 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~196, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~198 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~198, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~199 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~199, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~200 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~200, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~201 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~201, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~202 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~202, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~191 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~191, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~190 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~190, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~192 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~192, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~194 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~194, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~209 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~209, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~234 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~234, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~233 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~233, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~235 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~235, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~236 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~236, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~237 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~237, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~239 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~239, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~240 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~240, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~241 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~241, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~242 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~242, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~238 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~238, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~243 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~243, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~113 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~113, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~245 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~245, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~246 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~246, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~247 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~247, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~244 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~244, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~248 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~248, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~249 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~249, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~251 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~251, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~144 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~144, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~252 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~252, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~250 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~250, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~253 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~253, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~254 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~254, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~255 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~255, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~256 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~256, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|q[5] , u0|vga_text_mode_controller_0|game_over|go_rom|q[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~37 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~38 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~164 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~164, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~165 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~165, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~448 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~448, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~158 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~158, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~159 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~159, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~160 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~160, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~161 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~161, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~162 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~162, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~146 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~146, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~142 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~142, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~143 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~143, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~145 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~145, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~147 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~147, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~152 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~152, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~155 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~155, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~153 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~153, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~154 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~154, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~156 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~156, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~148 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~148, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~447 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~447, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~149 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~149, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~446 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~446, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~150 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~150, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~151 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~151, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~157 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~157, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~163 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~163, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~166 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~166, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~450 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~450, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~184 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~184, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~183 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~183, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~185 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~185, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~186 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~186, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~171 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~171, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~169 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~169, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~170 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~170, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~167 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~167, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~172 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~172, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~176 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~176, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~174 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~174, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~175 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~175, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~449 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~449, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~177 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~177, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~178 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~178, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~179 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~179, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~180 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~180, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~181 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~181, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~182 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~182, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~187 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~187, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~136 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~136, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~137 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~137, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~139 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~139, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~138 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~138, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~140 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~140, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~122 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~122, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~119 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~119, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~120 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~120, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~121 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~121, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~118 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~118, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~123 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~123, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~131 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~131, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~130 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~130, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~133 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~133, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~132 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~132, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~134 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~134, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~124 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~124, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~126 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~126, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~125 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~125, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~127 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~127, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~128 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~128, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~129 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~129, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~135 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~135, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~141 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~141, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~188 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~188, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~189 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~189, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|q[1] , u0|vga_text_mode_controller_0|game_over|go_rom|q[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~47 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~46 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~48 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~49 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~45 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~50 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~53 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~53, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~52 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~54 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~54, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~55 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~55, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~51 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~56 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~56, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~57 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~57, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~59 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~59, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~60 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~60, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~61 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~61, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~58 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~58, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~62 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~62, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~63 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~63, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~40 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~41 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~42 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~39 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~43 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~44 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~64 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~64, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~111 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~111, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~110 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~110, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~112 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~112, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~114 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~114, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~103 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~103, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~107 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~107, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~105 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~105, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~104 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~104, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~106 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~106, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~108 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~108, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~101 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~99 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~99, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~98 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~98, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~100 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~102 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~102, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~109 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~109, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~94 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~94, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~93 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~93, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~95 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~95, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~96 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~96, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~92 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~92, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~97 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~97, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~115 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~115, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~81 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~81, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~83 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~83, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~82 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~82, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~84 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~84, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~85 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~85, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~86 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~86, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~68 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~68, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~66 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~66, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~67 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~67, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~65 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~65, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~69 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~69, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~74 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~74, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~70 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~70, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~71 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~71, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~72 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~72, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~73 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~73, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~75 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~75, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~76 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~76, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~77 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~77, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~78 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~78, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~445 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~445, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~79 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~79, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~80 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~80, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~87 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~87, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~88 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~88, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~90 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~90, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~91 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~91, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~116 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~116, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~117 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~117, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|q[0] , u0|vga_text_mode_controller_0|game_over|go_rom|q[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr3~2 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr3~1 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~383 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~383, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~382 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~382, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~459 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~459, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~384 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~384, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~390 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~390, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~391 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~391, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~393 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~393, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~392 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~392, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~394 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~394, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~388 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~388, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~386 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~386, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~385 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~385, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~387 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~387, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~460 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~460, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~389 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~389, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~395 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~395, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~396 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~396, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~397 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~397, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~398 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~398, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~461 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~461, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~399 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~399, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~400 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~400, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~401 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~401, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~421 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~421, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~422 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~422, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~418 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~418, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~417 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~417, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~419 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~419, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~411 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~411, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~414 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~414, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~412 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~412, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~413 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~413, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~415 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~415, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~346 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~346, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~409 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~409, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~407 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~407, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~408 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~408, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~410 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~410, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~416 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~416, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~405 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~405, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~403 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~403, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~404 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~404, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~402 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~402, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~406 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~406, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~420 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~420, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~423 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~423, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~439 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~439, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~440 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~440, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~441 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~441, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~427 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~427, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~428 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~428, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~429 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~429, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~430 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~430, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~426 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~426, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~431 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~431, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~432 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~432, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~433 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~433, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~434 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~434, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~435 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~435, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~436 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~436, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~437 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~437, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~438 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~438, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~424 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~424, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~425 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~425, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~442 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~442, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~443 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~443, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~444 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~444, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|q[2] , u0|vga_text_mode_controller_0|game_over|go_rom|q[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~374 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~374, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~458 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~458, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~376 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~376, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~375 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~375, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~377 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~377, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~378 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~378, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~366 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~366, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~363 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~363, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~364 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~364, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~365 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~365, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~362 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~362, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~367 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~367, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~371 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~371, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~368 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~368, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~369 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~369, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~370 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~370, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~372 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~372, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~373 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~373, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~360 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~360, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~359 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~359, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~361 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~361, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~379 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~379, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~348 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~348, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~349 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~349, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~344 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~344, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~343 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~343, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~345 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~345, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~342 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~342, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~347 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~347, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~350 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~350, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~351 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~351, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~352 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~352, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~353 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~353, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~355 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~355, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~354 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~354, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~356 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~356, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~462 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~462, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~463 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~463, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~357 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~357, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~358 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~358, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~330 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~330, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~332 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~332, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~331 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~331, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~333 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~333, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~334 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~334, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~335 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~335, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~328 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~328, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~326 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~326, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~457 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~457, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~327 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~327, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~325 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~325, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~329 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~329, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~336 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~336, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~339 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~339, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~337 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~337, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~338 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~338, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~340 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~340, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~320 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~320, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~321 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~321, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~322 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~322, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~323 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~323, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~324 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~324, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~341 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~341, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~380 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~380, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|memory~381 , u0|vga_text_mode_controller_0|game_over|go_rom|memory~381, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_rom|q[4] , u0|vga_text_mode_controller_0|game_over|go_rom|q[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr3~3 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr3~0 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr3~4 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr3~5 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr3~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always0~2 , u0|vga_text_mode_controller_0|levelprint|always0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always0~8 , u0|vga_text_mode_controller_0|levelprint|always0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|LessThan10~0 , u0|vga_text_mode_controller_0|its_fire|LessThan10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|LessThan11~0 , u0|vga_text_mode_controller_0|its_fire|LessThan11~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always0~3 , u0|vga_text_mode_controller_0|levelprint|always0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always0~4 , u0|vga_text_mode_controller_0|levelprint|always0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~1 , u0|vga_text_mode_controller_0|levelprint|Add4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always2~8 , u0|vga_text_mode_controller_0|levelprint|always2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always2~7 , u0|vga_text_mode_controller_0|levelprint|always2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always2~5 , u0|vga_text_mode_controller_0|levelprint|always2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always2~4 , u0|vga_text_mode_controller_0|levelprint|always2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always2~3 , u0|vga_text_mode_controller_0|levelprint|always2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always2~6 , u0|vga_text_mode_controller_0|levelprint|always2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always2~9 , u0|vga_text_mode_controller_0|levelprint|always2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always2~10 , u0|vga_text_mode_controller_0|levelprint|always2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always2~2 , u0|vga_text_mode_controller_0|levelprint|always2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|number_on~0 , u0|vga_text_mode_controller_0|levelprint|number_on~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add0~0 , u0|vga_text_mode_controller_0|levelprint|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add1~0 , u0|vga_text_mode_controller_0|levelprint|Add1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add1~2 , u0|vga_text_mode_controller_0|levelprint|Add1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add1~4 , u0|vga_text_mode_controller_0|levelprint|Add1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add1~6 , u0|vga_text_mode_controller_0|levelprint|Add1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add1~8 , u0|vga_text_mode_controller_0|levelprint|Add1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add1~10 , u0|vga_text_mode_controller_0|levelprint|Add1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add1~12 , u0|vga_text_mode_controller_0|levelprint|Add1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add1~14 , u0|vga_text_mode_controller_0|levelprint|Add1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add1~16 , u0|vga_text_mode_controller_0|levelprint|Add1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add1~18 , u0|vga_text_mode_controller_0|levelprint|Add1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add1~20 , u0|vga_text_mode_controller_0|levelprint|Add1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add0~1 , u0|vga_text_mode_controller_0|levelprint|Add0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add2~0 , u0|vga_text_mode_controller_0|levelprint|Add2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add2~2 , u0|vga_text_mode_controller_0|levelprint|Add2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add2~4 , u0|vga_text_mode_controller_0|levelprint|Add2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add2~6 , u0|vga_text_mode_controller_0|levelprint|Add2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add2~8 , u0|vga_text_mode_controller_0|levelprint|Add2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add2~10 , u0|vga_text_mode_controller_0|levelprint|Add2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add2~12 , u0|vga_text_mode_controller_0|levelprint|Add2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~569 , u0|vga_text_mode_controller_0|levelprint|Mux0~569, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add15~0 , u0|vga_text_mode_controller_0|levelprint|Add15~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~568 , u0|vga_text_mode_controller_0|levelprint|Mux0~568, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~570 , u0|vga_text_mode_controller_0|levelprint|Mux0~570, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~563 , u0|vga_text_mode_controller_0|levelprint|Mux0~563, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~564 , u0|vga_text_mode_controller_0|levelprint|Mux0~564, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~239 , u0|vga_text_mode_controller_0|levelprint|Mux0~239, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~565 , u0|vga_text_mode_controller_0|levelprint|Mux0~565, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~566 , u0|vga_text_mode_controller_0|levelprint|Mux0~566, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~567 , u0|vga_text_mode_controller_0|levelprint|Mux0~567, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~973 , u0|vga_text_mode_controller_0|levelprint|Mux0~973, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~562 , u0|vga_text_mode_controller_0|levelprint|Mux0~562, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~571 , u0|vga_text_mode_controller_0|levelprint|Mux0~571, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~611 , u0|vga_text_mode_controller_0|levelprint|Mux0~611, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~612 , u0|vga_text_mode_controller_0|levelprint|Mux0~612, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~613 , u0|vga_text_mode_controller_0|levelprint|Mux0~613, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~608 , u0|vga_text_mode_controller_0|levelprint|Mux0~608, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~607 , u0|vga_text_mode_controller_0|levelprint|Mux0~607, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~609 , u0|vga_text_mode_controller_0|levelprint|Mux0~609, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~610 , u0|vga_text_mode_controller_0|levelprint|Mux0~610, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~605 , u0|vga_text_mode_controller_0|levelprint|Mux0~605, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~604 , u0|vga_text_mode_controller_0|levelprint|Mux0~604, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~606 , u0|vga_text_mode_controller_0|levelprint|Mux0~606, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~614 , u0|vga_text_mode_controller_0|levelprint|Mux0~614, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~110 , u0|vga_text_mode_controller_0|levelprint|Mux6~110, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~583 , u0|vga_text_mode_controller_0|levelprint|Mux0~583, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~584 , u0|vga_text_mode_controller_0|levelprint|Mux0~584, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~585 , u0|vga_text_mode_controller_0|levelprint|Mux0~585, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~586 , u0|vga_text_mode_controller_0|levelprint|Mux0~586, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~587 , u0|vga_text_mode_controller_0|levelprint|Mux0~587, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~575 , u0|vga_text_mode_controller_0|levelprint|Mux0~575, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~572 , u0|vga_text_mode_controller_0|levelprint|Mux0~572, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~573 , u0|vga_text_mode_controller_0|levelprint|Mux0~573, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~574 , u0|vga_text_mode_controller_0|levelprint|Mux0~574, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~576 , u0|vga_text_mode_controller_0|levelprint|Mux0~576, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~577 , u0|vga_text_mode_controller_0|levelprint|Mux0~577, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~578 , u0|vga_text_mode_controller_0|levelprint|Mux0~578, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~579 , u0|vga_text_mode_controller_0|levelprint|Mux0~579, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~580 , u0|vga_text_mode_controller_0|levelprint|Mux0~580, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~581 , u0|vga_text_mode_controller_0|levelprint|Mux0~581, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~582 , u0|vga_text_mode_controller_0|levelprint|Mux0~582, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~588 , u0|vga_text_mode_controller_0|levelprint|Mux0~588, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~590 , u0|vga_text_mode_controller_0|levelprint|Mux0~590, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~589 , u0|vga_text_mode_controller_0|levelprint|Mux0~589, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~597 , u0|vga_text_mode_controller_0|levelprint|Mux0~597, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~593 , u0|vga_text_mode_controller_0|levelprint|Mux0~593, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~592 , u0|vga_text_mode_controller_0|levelprint|Mux0~592, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~594 , u0|vga_text_mode_controller_0|levelprint|Mux0~594, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~595 , u0|vga_text_mode_controller_0|levelprint|Mux0~595, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~596 , u0|vga_text_mode_controller_0|levelprint|Mux0~596, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~598 , u0|vga_text_mode_controller_0|levelprint|Mux0~598, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~591 , u0|vga_text_mode_controller_0|levelprint|Mux0~591, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~599 , u0|vga_text_mode_controller_0|levelprint|Mux0~599, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~600 , u0|vga_text_mode_controller_0|levelprint|Mux0~600, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~601 , u0|vga_text_mode_controller_0|levelprint|Mux0~601, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~602 , u0|vga_text_mode_controller_0|levelprint|Mux0~602, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~603 , u0|vga_text_mode_controller_0|levelprint|Mux0~603, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~615 , u0|vga_text_mode_controller_0|levelprint|Mux0~615, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~659 , u0|vga_text_mode_controller_0|levelprint|Mux0~659, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~657 , u0|vga_text_mode_controller_0|levelprint|Mux0~657, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~635 , u0|vga_text_mode_controller_0|levelprint|Mux0~635, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~658 , u0|vga_text_mode_controller_0|levelprint|Mux0~658, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~656 , u0|vga_text_mode_controller_0|levelprint|Mux0~656, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~660 , u0|vga_text_mode_controller_0|levelprint|Mux0~660, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~482 , u0|vga_text_mode_controller_0|levelprint|Mux0~482, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~652 , u0|vga_text_mode_controller_0|levelprint|Mux0~652, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~653 , u0|vga_text_mode_controller_0|levelprint|Mux0~653, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~654 , u0|vga_text_mode_controller_0|levelprint|Mux0~654, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~655 , u0|vga_text_mode_controller_0|levelprint|Mux0~655, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~661 , u0|vga_text_mode_controller_0|levelprint|Mux0~661, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~662 , u0|vga_text_mode_controller_0|levelprint|Mux0~662, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~663 , u0|vga_text_mode_controller_0|levelprint|Mux0~663, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~664 , u0|vga_text_mode_controller_0|levelprint|Mux0~664, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~647 , u0|vga_text_mode_controller_0|levelprint|Mux0~647, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~648 , u0|vga_text_mode_controller_0|levelprint|Mux0~648, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~649 , u0|vga_text_mode_controller_0|levelprint|Mux0~649, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~650 , u0|vga_text_mode_controller_0|levelprint|Mux0~650, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~646 , u0|vga_text_mode_controller_0|levelprint|Mux0~646, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~651 , u0|vga_text_mode_controller_0|levelprint|Mux0~651, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~665 , u0|vga_text_mode_controller_0|levelprint|Mux0~665, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~991 , u0|vga_text_mode_controller_0|levelprint|Mux0~991, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~639 , u0|vga_text_mode_controller_0|levelprint|Mux0~639, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~638 , u0|vga_text_mode_controller_0|levelprint|Mux0~638, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~990 , u0|vga_text_mode_controller_0|levelprint|Mux0~990, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~642 , u0|vga_text_mode_controller_0|levelprint|Mux0~642, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~644 , u0|vga_text_mode_controller_0|levelprint|Mux0~644, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~992 , u0|vga_text_mode_controller_0|levelprint|Mux0~992, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~641 , u0|vga_text_mode_controller_0|levelprint|Mux0~641, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~981 , u0|vga_text_mode_controller_0|levelprint|Mux0~981, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~643 , u0|vga_text_mode_controller_0|levelprint|Mux0~643, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1000 , u0|vga_text_mode_controller_0|levelprint|Mux0~1000, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~640 , u0|vga_text_mode_controller_0|levelprint|Mux0~640, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1001 , u0|vga_text_mode_controller_0|levelprint|Mux0~1001, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~987 , u0|vga_text_mode_controller_0|levelprint|Mux0~987, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~986 , u0|vga_text_mode_controller_0|levelprint|Mux0~986, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~627 , u0|vga_text_mode_controller_0|levelprint|Mux0~627, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~988 , u0|vga_text_mode_controller_0|levelprint|Mux0~988, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~989 , u0|vga_text_mode_controller_0|levelprint|Mux0~989, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~630 , u0|vga_text_mode_controller_0|levelprint|Mux0~630, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~103 , u0|vga_text_mode_controller_0|levelprint|Mux0~103, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~628 , u0|vga_text_mode_controller_0|levelprint|Mux0~628, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~629 , u0|vga_text_mode_controller_0|levelprint|Mux0~629, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~631 , u0|vga_text_mode_controller_0|levelprint|Mux0~631, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~633 , u0|vga_text_mode_controller_0|levelprint|Mux0~633, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~634 , u0|vga_text_mode_controller_0|levelprint|Mux0~634, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~632 , u0|vga_text_mode_controller_0|levelprint|Mux0~632, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~636 , u0|vga_text_mode_controller_0|levelprint|Mux0~636, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~637 , u0|vga_text_mode_controller_0|levelprint|Mux0~637, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~645 , u0|vga_text_mode_controller_0|levelprint|Mux0~645, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~980 , u0|vga_text_mode_controller_0|levelprint|Mux0~980, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~254 , u0|vga_text_mode_controller_0|levelprint|Mux0~254, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~624 , u0|vga_text_mode_controller_0|levelprint|Mux0~624, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~625 , u0|vga_text_mode_controller_0|levelprint|Mux0~625, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~616 , u0|vga_text_mode_controller_0|levelprint|Mux0~616, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~617 , u0|vga_text_mode_controller_0|levelprint|Mux0~617, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~620 , u0|vga_text_mode_controller_0|levelprint|Mux0~620, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~621 , u0|vga_text_mode_controller_0|levelprint|Mux0~621, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~622 , u0|vga_text_mode_controller_0|levelprint|Mux0~622, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~618 , u0|vga_text_mode_controller_0|levelprint|Mux0~618, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~619 , u0|vga_text_mode_controller_0|levelprint|Mux0~619, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~623 , u0|vga_text_mode_controller_0|levelprint|Mux0~623, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~626 , u0|vga_text_mode_controller_0|levelprint|Mux0~626, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~666 , u0|vga_text_mode_controller_0|levelprint|Mux0~666, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~667 , u0|vga_text_mode_controller_0|levelprint|Mux0~667, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~518 , u0|vga_text_mode_controller_0|levelprint|Mux0~518, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~718 , u0|vga_text_mode_controller_0|levelprint|Mux0~718, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~717 , u0|vga_text_mode_controller_0|levelprint|Mux0~717, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~719 , u0|vga_text_mode_controller_0|levelprint|Mux0~719, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~715 , u0|vga_text_mode_controller_0|levelprint|Mux0~715, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~286 , u0|vga_text_mode_controller_0|levelprint|Mux0~286, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~712 , u0|vga_text_mode_controller_0|levelprint|Mux0~712, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~713 , u0|vga_text_mode_controller_0|levelprint|Mux0~713, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~714 , u0|vga_text_mode_controller_0|levelprint|Mux0~714, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~716 , u0|vga_text_mode_controller_0|levelprint|Mux0~716, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~720 , u0|vga_text_mode_controller_0|levelprint|Mux0~720, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~711 , u0|vga_text_mode_controller_0|levelprint|Mux0~711, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~710 , u0|vga_text_mode_controller_0|levelprint|Mux0~710, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~982 , u0|vga_text_mode_controller_0|levelprint|Mux0~982, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~722 , u0|vga_text_mode_controller_0|levelprint|Mux0~722, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~721 , u0|vga_text_mode_controller_0|levelprint|Mux0~721, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~723 , u0|vga_text_mode_controller_0|levelprint|Mux0~723, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~724 , u0|vga_text_mode_controller_0|levelprint|Mux0~724, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~671 , u0|vga_text_mode_controller_0|levelprint|Mux0~671, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~675 , u0|vga_text_mode_controller_0|levelprint|Mux0~675, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~676 , u0|vga_text_mode_controller_0|levelprint|Mux0~676, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~673 , u0|vga_text_mode_controller_0|levelprint|Mux0~673, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~674 , u0|vga_text_mode_controller_0|levelprint|Mux0~674, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~677 , u0|vga_text_mode_controller_0|levelprint|Mux0~677, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~678 , u0|vga_text_mode_controller_0|levelprint|Mux0~678, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~679 , u0|vga_text_mode_controller_0|levelprint|Mux0~679, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~680 , u0|vga_text_mode_controller_0|levelprint|Mux0~680, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~681 , u0|vga_text_mode_controller_0|levelprint|Mux0~681, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~668 , u0|vga_text_mode_controller_0|levelprint|Mux0~668, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~669 , u0|vga_text_mode_controller_0|levelprint|Mux0~669, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~670 , u0|vga_text_mode_controller_0|levelprint|Mux0~670, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~672 , u0|vga_text_mode_controller_0|levelprint|Mux0~672, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~682 , u0|vga_text_mode_controller_0|levelprint|Mux0~682, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~691 , u0|vga_text_mode_controller_0|levelprint|Mux0~691, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~692 , u0|vga_text_mode_controller_0|levelprint|Mux0~692, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~693 , u0|vga_text_mode_controller_0|levelprint|Mux0~693, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~694 , u0|vga_text_mode_controller_0|levelprint|Mux0~694, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~689 , u0|vga_text_mode_controller_0|levelprint|Mux0~689, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~687 , u0|vga_text_mode_controller_0|levelprint|Mux0~687, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~688 , u0|vga_text_mode_controller_0|levelprint|Mux0~688, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~690 , u0|vga_text_mode_controller_0|levelprint|Mux0~690, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~695 , u0|vga_text_mode_controller_0|levelprint|Mux0~695, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~696 , u0|vga_text_mode_controller_0|levelprint|Mux0~696, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~697 , u0|vga_text_mode_controller_0|levelprint|Mux0~697, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~685 , u0|vga_text_mode_controller_0|levelprint|Mux0~685, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~683 , u0|vga_text_mode_controller_0|levelprint|Mux0~683, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~684 , u0|vga_text_mode_controller_0|levelprint|Mux0~684, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~686 , u0|vga_text_mode_controller_0|levelprint|Mux0~686, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~698 , u0|vga_text_mode_controller_0|levelprint|Mux0~698, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~706 , u0|vga_text_mode_controller_0|levelprint|Mux0~706, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~362 , u0|vga_text_mode_controller_0|levelprint|Mux0~362, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~705 , u0|vga_text_mode_controller_0|levelprint|Mux0~705, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~704 , u0|vga_text_mode_controller_0|levelprint|Mux0~704, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~707 , u0|vga_text_mode_controller_0|levelprint|Mux0~707, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~998 , u0|vga_text_mode_controller_0|levelprint|Mux0~998, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~999 , u0|vga_text_mode_controller_0|levelprint|Mux0~999, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~701 , u0|vga_text_mode_controller_0|levelprint|Mux0~701, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~256 , u0|vga_text_mode_controller_0|levelprint|Mux0~256, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~525 , u0|vga_text_mode_controller_0|levelprint|Mux0~525, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~702 , u0|vga_text_mode_controller_0|levelprint|Mux0~702, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~703 , u0|vga_text_mode_controller_0|levelprint|Mux0~703, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~699 , u0|vga_text_mode_controller_0|levelprint|Mux0~699, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~700 , u0|vga_text_mode_controller_0|levelprint|Mux0~700, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~708 , u0|vga_text_mode_controller_0|levelprint|Mux0~708, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~709 , u0|vga_text_mode_controller_0|levelprint|Mux0~709, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~725 , u0|vga_text_mode_controller_0|levelprint|Mux0~725, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~520 , u0|vga_text_mode_controller_0|levelprint|Mux0~520, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~519 , u0|vga_text_mode_controller_0|levelprint|Mux0~519, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~521 , u0|vga_text_mode_controller_0|levelprint|Mux0~521, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~522 , u0|vga_text_mode_controller_0|levelprint|Mux0~522, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~523 , u0|vga_text_mode_controller_0|levelprint|Mux0~523, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~524 , u0|vga_text_mode_controller_0|levelprint|Mux0~524, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~526 , u0|vga_text_mode_controller_0|levelprint|Mux0~526, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~527 , u0|vga_text_mode_controller_0|levelprint|Mux0~527, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~528 , u0|vga_text_mode_controller_0|levelprint|Mux0~528, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~529 , u0|vga_text_mode_controller_0|levelprint|Mux0~529, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~530 , u0|vga_text_mode_controller_0|levelprint|Mux0~530, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~533 , u0|vga_text_mode_controller_0|levelprint|Mux0~533, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~532 , u0|vga_text_mode_controller_0|levelprint|Mux0~532, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~534 , u0|vga_text_mode_controller_0|levelprint|Mux0~534, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~535 , u0|vga_text_mode_controller_0|levelprint|Mux0~535, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~531 , u0|vga_text_mode_controller_0|levelprint|Mux0~531, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~536 , u0|vga_text_mode_controller_0|levelprint|Mux0~536, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~537 , u0|vga_text_mode_controller_0|levelprint|Mux0~537, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~538 , u0|vga_text_mode_controller_0|levelprint|Mux0~538, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~539 , u0|vga_text_mode_controller_0|levelprint|Mux0~539, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~540 , u0|vga_text_mode_controller_0|levelprint|Mux0~540, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~543 , u0|vga_text_mode_controller_0|levelprint|Mux0~543, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~541 , u0|vga_text_mode_controller_0|levelprint|Mux0~541, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~542 , u0|vga_text_mode_controller_0|levelprint|Mux0~542, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~544 , u0|vga_text_mode_controller_0|levelprint|Mux0~544, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~545 , u0|vga_text_mode_controller_0|levelprint|Mux0~545, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~548 , u0|vga_text_mode_controller_0|levelprint|Mux0~548, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~549 , u0|vga_text_mode_controller_0|levelprint|Mux0~549, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~550 , u0|vga_text_mode_controller_0|levelprint|Mux0~550, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~546 , u0|vga_text_mode_controller_0|levelprint|Mux0~546, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~547 , u0|vga_text_mode_controller_0|levelprint|Mux0~547, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~551 , u0|vga_text_mode_controller_0|levelprint|Mux0~551, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~552 , u0|vga_text_mode_controller_0|levelprint|Mux0~552, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~560 , u0|vga_text_mode_controller_0|levelprint|Mux0~560, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~553 , u0|vga_text_mode_controller_0|levelprint|Mux0~553, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~555 , u0|vga_text_mode_controller_0|levelprint|Mux0~555, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~554 , u0|vga_text_mode_controller_0|levelprint|Mux0~554, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~556 , u0|vga_text_mode_controller_0|levelprint|Mux0~556, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~557 , u0|vga_text_mode_controller_0|levelprint|Mux0~557, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~558 , u0|vga_text_mode_controller_0|levelprint|Mux0~558, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~559 , u0|vga_text_mode_controller_0|levelprint|Mux0~559, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1002 , u0|vga_text_mode_controller_0|levelprint|Mux0~1002, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1003 , u0|vga_text_mode_controller_0|levelprint|Mux0~1003, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~561 , u0|vga_text_mode_controller_0|levelprint|Mux0~561, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~726 , u0|vga_text_mode_controller_0|levelprint|Mux0~726, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~304 , u0|vga_text_mode_controller_0|levelprint|Mux0~304, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~300 , u0|vga_text_mode_controller_0|levelprint|Mux0~300, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~301 , u0|vga_text_mode_controller_0|levelprint|Mux0~301, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~302 , u0|vga_text_mode_controller_0|levelprint|Mux0~302, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~303 , u0|vga_text_mode_controller_0|levelprint|Mux0~303, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~305 , u0|vga_text_mode_controller_0|levelprint|Mux0~305, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~298 , u0|vga_text_mode_controller_0|levelprint|Mux0~298, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~296 , u0|vga_text_mode_controller_0|levelprint|Mux0~296, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~295 , u0|vga_text_mode_controller_0|levelprint|Mux0~295, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~297 , u0|vga_text_mode_controller_0|levelprint|Mux0~297, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~299 , u0|vga_text_mode_controller_0|levelprint|Mux0~299, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~306 , u0|vga_text_mode_controller_0|levelprint|Mux0~306, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~289 , u0|vga_text_mode_controller_0|levelprint|Mux0~289, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~293 , u0|vga_text_mode_controller_0|levelprint|Mux0~293, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~290 , u0|vga_text_mode_controller_0|levelprint|Mux0~290, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~291 , u0|vga_text_mode_controller_0|levelprint|Mux0~291, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~292 , u0|vga_text_mode_controller_0|levelprint|Mux0~292, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~294 , u0|vga_text_mode_controller_0|levelprint|Mux0~294, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~311 , u0|vga_text_mode_controller_0|levelprint|Mux0~311, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~309 , u0|vga_text_mode_controller_0|levelprint|Mux0~309, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~308 , u0|vga_text_mode_controller_0|levelprint|Mux0~308, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~310 , u0|vga_text_mode_controller_0|levelprint|Mux0~310, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~307 , u0|vga_text_mode_controller_0|levelprint|Mux0~307, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~312 , u0|vga_text_mode_controller_0|levelprint|Mux0~312, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~313 , u0|vga_text_mode_controller_0|levelprint|Mux0~313, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~323 , u0|vga_text_mode_controller_0|levelprint|Mux0~323, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~319 , u0|vga_text_mode_controller_0|levelprint|Mux0~319, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~320 , u0|vga_text_mode_controller_0|levelprint|Mux0~320, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~321 , u0|vga_text_mode_controller_0|levelprint|Mux0~321, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~322 , u0|vga_text_mode_controller_0|levelprint|Mux0~322, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~324 , u0|vga_text_mode_controller_0|levelprint|Mux0~324, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~317 , u0|vga_text_mode_controller_0|levelprint|Mux0~317, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~316 , u0|vga_text_mode_controller_0|levelprint|Mux0~316, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~318 , u0|vga_text_mode_controller_0|levelprint|Mux0~318, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~325 , u0|vga_text_mode_controller_0|levelprint|Mux0~325, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~314 , u0|vga_text_mode_controller_0|levelprint|Mux0~314, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~315 , u0|vga_text_mode_controller_0|levelprint|Mux0~315, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~328 , u0|vga_text_mode_controller_0|levelprint|Mux0~328, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~326 , u0|vga_text_mode_controller_0|levelprint|Mux0~326, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~327 , u0|vga_text_mode_controller_0|levelprint|Mux0~327, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~329 , u0|vga_text_mode_controller_0|levelprint|Mux0~329, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~330 , u0|vga_text_mode_controller_0|levelprint|Mux0~330, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~331 , u0|vga_text_mode_controller_0|levelprint|Mux0~331, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~332 , u0|vga_text_mode_controller_0|levelprint|Mux0~332, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~333 , u0|vga_text_mode_controller_0|levelprint|Mux0~333, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~334 , u0|vga_text_mode_controller_0|levelprint|Mux0~334, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~337 , u0|vga_text_mode_controller_0|levelprint|Mux0~337, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~338 , u0|vga_text_mode_controller_0|levelprint|Mux0~338, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~978 , u0|vga_text_mode_controller_0|levelprint|Mux0~978, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~335 , u0|vga_text_mode_controller_0|levelprint|Mux0~335, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~336 , u0|vga_text_mode_controller_0|levelprint|Mux0~336, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~339 , u0|vga_text_mode_controller_0|levelprint|Mux0~339, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~340 , u0|vga_text_mode_controller_0|levelprint|Mux0~340, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~461 , u0|vga_text_mode_controller_0|levelprint|Mux0~461, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~462 , u0|vga_text_mode_controller_0|levelprint|Mux0~462, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~460 , u0|vga_text_mode_controller_0|levelprint|Mux0~460, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~463 , u0|vga_text_mode_controller_0|levelprint|Mux0~463, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~458 , u0|vga_text_mode_controller_0|levelprint|Mux0~458, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~457 , u0|vga_text_mode_controller_0|levelprint|Mux0~457, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~459 , u0|vga_text_mode_controller_0|levelprint|Mux0~459, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~464 , u0|vga_text_mode_controller_0|levelprint|Mux0~464, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~466 , u0|vga_text_mode_controller_0|levelprint|Mux0~466, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~465 , u0|vga_text_mode_controller_0|levelprint|Mux0~465, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1006 , u0|vga_text_mode_controller_0|levelprint|Mux0~1006, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1007 , u0|vga_text_mode_controller_0|levelprint|Mux0~1007, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~452 , u0|vga_text_mode_controller_0|levelprint|Mux0~452, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~453 , u0|vga_text_mode_controller_0|levelprint|Mux0~453, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~454 , u0|vga_text_mode_controller_0|levelprint|Mux0~454, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~455 , u0|vga_text_mode_controller_0|levelprint|Mux0~455, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~456 , u0|vga_text_mode_controller_0|levelprint|Mux0~456, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~467 , u0|vga_text_mode_controller_0|levelprint|Mux0~467, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~468 , u0|vga_text_mode_controller_0|levelprint|Mux0~468, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1004 , u0|vga_text_mode_controller_0|levelprint|Mux0~1004, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1005 , u0|vga_text_mode_controller_0|levelprint|Mux0~1005, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~476 , u0|vga_text_mode_controller_0|levelprint|Mux0~476, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~474 , u0|vga_text_mode_controller_0|levelprint|Mux0~474, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~475 , u0|vga_text_mode_controller_0|levelprint|Mux0~475, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~477 , u0|vga_text_mode_controller_0|levelprint|Mux0~477, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~471 , u0|vga_text_mode_controller_0|levelprint|Mux0~471, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~472 , u0|vga_text_mode_controller_0|levelprint|Mux0~472, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~469 , u0|vga_text_mode_controller_0|levelprint|Mux0~469, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~470 , u0|vga_text_mode_controller_0|levelprint|Mux0~470, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~473 , u0|vga_text_mode_controller_0|levelprint|Mux0~473, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~478 , u0|vga_text_mode_controller_0|levelprint|Mux0~478, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~433 , u0|vga_text_mode_controller_0|levelprint|Mux0~433, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~480 , u0|vga_text_mode_controller_0|levelprint|Mux0~480, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~479 , u0|vga_text_mode_controller_0|levelprint|Mux0~479, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~481 , u0|vga_text_mode_controller_0|levelprint|Mux0~481, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~483 , u0|vga_text_mode_controller_0|levelprint|Mux0~483, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~493 , u0|vga_text_mode_controller_0|levelprint|Mux0~493, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~494 , u0|vga_text_mode_controller_0|levelprint|Mux0~494, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~495 , u0|vga_text_mode_controller_0|levelprint|Mux0~495, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~488 , u0|vga_text_mode_controller_0|levelprint|Mux0~488, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~487 , u0|vga_text_mode_controller_0|levelprint|Mux0~487, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~489 , u0|vga_text_mode_controller_0|levelprint|Mux0~489, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~490 , u0|vga_text_mode_controller_0|levelprint|Mux0~490, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~491 , u0|vga_text_mode_controller_0|levelprint|Mux0~491, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~485 , u0|vga_text_mode_controller_0|levelprint|Mux0~485, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~484 , u0|vga_text_mode_controller_0|levelprint|Mux0~484, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~486 , u0|vga_text_mode_controller_0|levelprint|Mux0~486, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~492 , u0|vga_text_mode_controller_0|levelprint|Mux0~492, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~496 , u0|vga_text_mode_controller_0|levelprint|Mux0~496, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~497 , u0|vga_text_mode_controller_0|levelprint|Mux0~497, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~505 , u0|vga_text_mode_controller_0|levelprint|Mux0~505, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~506 , u0|vga_text_mode_controller_0|levelprint|Mux0~506, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~507 , u0|vga_text_mode_controller_0|levelprint|Mux0~507, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~508 , u0|vga_text_mode_controller_0|levelprint|Mux0~508, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~501 , u0|vga_text_mode_controller_0|levelprint|Mux0~501, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~502 , u0|vga_text_mode_controller_0|levelprint|Mux0~502, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~503 , u0|vga_text_mode_controller_0|levelprint|Mux0~503, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~500 , u0|vga_text_mode_controller_0|levelprint|Mux0~500, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~504 , u0|vga_text_mode_controller_0|levelprint|Mux0~504, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~509 , u0|vga_text_mode_controller_0|levelprint|Mux0~509, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~499 , u0|vga_text_mode_controller_0|levelprint|Mux0~499, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~498 , u0|vga_text_mode_controller_0|levelprint|Mux0~498, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~979 , u0|vga_text_mode_controller_0|levelprint|Mux0~979, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~513 , u0|vga_text_mode_controller_0|levelprint|Mux0~513, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~511 , u0|vga_text_mode_controller_0|levelprint|Mux0~511, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~512 , u0|vga_text_mode_controller_0|levelprint|Mux0~512, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~510 , u0|vga_text_mode_controller_0|levelprint|Mux0~510, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~514 , u0|vga_text_mode_controller_0|levelprint|Mux0~514, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~515 , u0|vga_text_mode_controller_0|levelprint|Mux0~515, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~516 , u0|vga_text_mode_controller_0|levelprint|Mux0~516, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~404 , u0|vga_text_mode_controller_0|levelprint|Mux0~404, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~405 , u0|vga_text_mode_controller_0|levelprint|Mux0~405, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~419 , u0|vga_text_mode_controller_0|levelprint|Mux0~419, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~420 , u0|vga_text_mode_controller_0|levelprint|Mux0~420, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~407 , u0|vga_text_mode_controller_0|levelprint|Mux0~407, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~408 , u0|vga_text_mode_controller_0|levelprint|Mux0~408, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~409 , u0|vga_text_mode_controller_0|levelprint|Mux0~409, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~406 , u0|vga_text_mode_controller_0|levelprint|Mux0~406, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~410 , u0|vga_text_mode_controller_0|levelprint|Mux0~410, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~411 , u0|vga_text_mode_controller_0|levelprint|Mux0~411, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~412 , u0|vga_text_mode_controller_0|levelprint|Mux0~412, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~416 , u0|vga_text_mode_controller_0|levelprint|Mux0~416, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~414 , u0|vga_text_mode_controller_0|levelprint|Mux0~414, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~413 , u0|vga_text_mode_controller_0|levelprint|Mux0~413, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~415 , u0|vga_text_mode_controller_0|levelprint|Mux0~415, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~417 , u0|vga_text_mode_controller_0|levelprint|Mux0~417, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~418 , u0|vga_text_mode_controller_0|levelprint|Mux0~418, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~421 , u0|vga_text_mode_controller_0|levelprint|Mux0~421, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~422 , u0|vga_text_mode_controller_0|levelprint|Mux0~422, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~423 , u0|vga_text_mode_controller_0|levelprint|Mux0~423, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~424 , u0|vga_text_mode_controller_0|levelprint|Mux0~424, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~425 , u0|vga_text_mode_controller_0|levelprint|Mux0~425, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~428 , u0|vga_text_mode_controller_0|levelprint|Mux0~428, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~429 , u0|vga_text_mode_controller_0|levelprint|Mux0~429, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~431 , u0|vga_text_mode_controller_0|levelprint|Mux0~431, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~430 , u0|vga_text_mode_controller_0|levelprint|Mux0~430, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~432 , u0|vga_text_mode_controller_0|levelprint|Mux0~432, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~434 , u0|vga_text_mode_controller_0|levelprint|Mux0~434, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~435 , u0|vga_text_mode_controller_0|levelprint|Mux0~435, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~426 , u0|vga_text_mode_controller_0|levelprint|Mux0~426, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~427 , u0|vga_text_mode_controller_0|levelprint|Mux0~427, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1008 , u0|vga_text_mode_controller_0|levelprint|Mux0~1008, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1009 , u0|vga_text_mode_controller_0|levelprint|Mux0~1009, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~436 , u0|vga_text_mode_controller_0|levelprint|Mux0~436, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~437 , u0|vga_text_mode_controller_0|levelprint|Mux0~437, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~447 , u0|vga_text_mode_controller_0|levelprint|Mux0~447, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~448 , u0|vga_text_mode_controller_0|levelprint|Mux0~448, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~438 , u0|vga_text_mode_controller_0|levelprint|Mux0~438, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~439 , u0|vga_text_mode_controller_0|levelprint|Mux0~439, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~440 , u0|vga_text_mode_controller_0|levelprint|Mux0~440, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~441 , u0|vga_text_mode_controller_0|levelprint|Mux0~441, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~442 , u0|vga_text_mode_controller_0|levelprint|Mux0~442, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~443 , u0|vga_text_mode_controller_0|levelprint|Mux0~443, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~444 , u0|vga_text_mode_controller_0|levelprint|Mux0~444, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~445 , u0|vga_text_mode_controller_0|levelprint|Mux0~445, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~446 , u0|vga_text_mode_controller_0|levelprint|Mux0~446, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~449 , u0|vga_text_mode_controller_0|levelprint|Mux0~449, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~450 , u0|vga_text_mode_controller_0|levelprint|Mux0~450, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~344 , u0|vga_text_mode_controller_0|levelprint|Mux0~344, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~342 , u0|vga_text_mode_controller_0|levelprint|Mux0~342, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~341 , u0|vga_text_mode_controller_0|levelprint|Mux0~341, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~343 , u0|vga_text_mode_controller_0|levelprint|Mux0~343, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~345 , u0|vga_text_mode_controller_0|levelprint|Mux0~345, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~346 , u0|vga_text_mode_controller_0|levelprint|Mux0~346, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1012 , u0|vga_text_mode_controller_0|levelprint|Mux0~1012, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1013 , u0|vga_text_mode_controller_0|levelprint|Mux0~1013, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~386 , u0|vga_text_mode_controller_0|levelprint|Mux0~386, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~387 , u0|vga_text_mode_controller_0|levelprint|Mux0~387, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~400 , u0|vga_text_mode_controller_0|levelprint|Mux0~400, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~399 , u0|vga_text_mode_controller_0|levelprint|Mux0~399, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1010 , u0|vga_text_mode_controller_0|levelprint|Mux0~1010, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1011 , u0|vga_text_mode_controller_0|levelprint|Mux0~1011, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~401 , u0|vga_text_mode_controller_0|levelprint|Mux0~401, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~394 , u0|vga_text_mode_controller_0|levelprint|Mux0~394, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~395 , u0|vga_text_mode_controller_0|levelprint|Mux0~395, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~396 , u0|vga_text_mode_controller_0|levelprint|Mux0~396, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~397 , u0|vga_text_mode_controller_0|levelprint|Mux0~397, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~390 , u0|vga_text_mode_controller_0|levelprint|Mux0~390, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~389 , u0|vga_text_mode_controller_0|levelprint|Mux0~389, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~391 , u0|vga_text_mode_controller_0|levelprint|Mux0~391, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~392 , u0|vga_text_mode_controller_0|levelprint|Mux0~392, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~388 , u0|vga_text_mode_controller_0|levelprint|Mux0~388, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~393 , u0|vga_text_mode_controller_0|levelprint|Mux0~393, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~398 , u0|vga_text_mode_controller_0|levelprint|Mux0~398, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~402 , u0|vga_text_mode_controller_0|levelprint|Mux0~402, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~363 , u0|vga_text_mode_controller_0|levelprint|Mux0~363, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~364 , u0|vga_text_mode_controller_0|levelprint|Mux0~364, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~361 , u0|vga_text_mode_controller_0|levelprint|Mux0~361, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~365 , u0|vga_text_mode_controller_0|levelprint|Mux0~365, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~366 , u0|vga_text_mode_controller_0|levelprint|Mux0~366, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~355 , u0|vga_text_mode_controller_0|levelprint|Mux0~355, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~356 , u0|vga_text_mode_controller_0|levelprint|Mux0~356, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~357 , u0|vga_text_mode_controller_0|levelprint|Mux0~357, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~358 , u0|vga_text_mode_controller_0|levelprint|Mux0~358, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~354 , u0|vga_text_mode_controller_0|levelprint|Mux0~354, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~359 , u0|vga_text_mode_controller_0|levelprint|Mux0~359, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~352 , u0|vga_text_mode_controller_0|levelprint|Mux0~352, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~353 , u0|vga_text_mode_controller_0|levelprint|Mux0~353, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~360 , u0|vga_text_mode_controller_0|levelprint|Mux0~360, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~350 , u0|vga_text_mode_controller_0|levelprint|Mux0~350, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~348 , u0|vga_text_mode_controller_0|levelprint|Mux0~348, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~349 , u0|vga_text_mode_controller_0|levelprint|Mux0~349, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~347 , u0|vga_text_mode_controller_0|levelprint|Mux0~347, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~351 , u0|vga_text_mode_controller_0|levelprint|Mux0~351, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~367 , u0|vga_text_mode_controller_0|levelprint|Mux0~367, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~379 , u0|vga_text_mode_controller_0|levelprint|Mux0~379, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~380 , u0|vga_text_mode_controller_0|levelprint|Mux0~380, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~377 , u0|vga_text_mode_controller_0|levelprint|Mux0~377, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~375 , u0|vga_text_mode_controller_0|levelprint|Mux0~375, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~374 , u0|vga_text_mode_controller_0|levelprint|Mux0~374, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~376 , u0|vga_text_mode_controller_0|levelprint|Mux0~376, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~373 , u0|vga_text_mode_controller_0|levelprint|Mux0~373, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~378 , u0|vga_text_mode_controller_0|levelprint|Mux0~378, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~381 , u0|vga_text_mode_controller_0|levelprint|Mux0~381, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~368 , u0|vga_text_mode_controller_0|levelprint|Mux0~368, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~369 , u0|vga_text_mode_controller_0|levelprint|Mux0~369, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~370 , u0|vga_text_mode_controller_0|levelprint|Mux0~370, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~371 , u0|vga_text_mode_controller_0|levelprint|Mux0~371, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~372 , u0|vga_text_mode_controller_0|levelprint|Mux0~372, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~382 , u0|vga_text_mode_controller_0|levelprint|Mux0~382, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~383 , u0|vga_text_mode_controller_0|levelprint|Mux0~383, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~384 , u0|vga_text_mode_controller_0|levelprint|Mux0~384, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~385 , u0|vga_text_mode_controller_0|levelprint|Mux0~385, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~403 , u0|vga_text_mode_controller_0|levelprint|Mux0~403, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~451 , u0|vga_text_mode_controller_0|levelprint|Mux0~451, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~517 , u0|vga_text_mode_controller_0|levelprint|Mux0~517, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~727 , u0|vga_text_mode_controller_0|levelprint|Mux0~727, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~804 , u0|vga_text_mode_controller_0|levelprint|Mux0~804, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~805 , u0|vga_text_mode_controller_0|levelprint|Mux0~805, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~818 , u0|vga_text_mode_controller_0|levelprint|Mux0~818, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~815 , u0|vga_text_mode_controller_0|levelprint|Mux0~815, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~816 , u0|vga_text_mode_controller_0|levelprint|Mux0~816, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~817 , u0|vga_text_mode_controller_0|levelprint|Mux0~817, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~814 , u0|vga_text_mode_controller_0|levelprint|Mux0~814, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~819 , u0|vga_text_mode_controller_0|levelprint|Mux0~819, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~812 , u0|vga_text_mode_controller_0|levelprint|Mux0~812, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~807 , u0|vga_text_mode_controller_0|levelprint|Mux0~807, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~808 , u0|vga_text_mode_controller_0|levelprint|Mux0~808, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~809 , u0|vga_text_mode_controller_0|levelprint|Mux0~809, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~810 , u0|vga_text_mode_controller_0|levelprint|Mux0~810, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~806 , u0|vga_text_mode_controller_0|levelprint|Mux0~806, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~811 , u0|vga_text_mode_controller_0|levelprint|Mux0~811, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~813 , u0|vga_text_mode_controller_0|levelprint|Mux0~813, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~820 , u0|vga_text_mode_controller_0|levelprint|Mux0~820, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~841 , u0|vga_text_mode_controller_0|levelprint|Mux0~841, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~842 , u0|vga_text_mode_controller_0|levelprint|Mux0~842, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~843 , u0|vga_text_mode_controller_0|levelprint|Mux0~843, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~840 , u0|vga_text_mode_controller_0|levelprint|Mux0~840, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~844 , u0|vga_text_mode_controller_0|levelprint|Mux0~844, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~845 , u0|vga_text_mode_controller_0|levelprint|Mux0~845, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~822 , u0|vga_text_mode_controller_0|levelprint|Mux0~822, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~823 , u0|vga_text_mode_controller_0|levelprint|Mux0~823, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~824 , u0|vga_text_mode_controller_0|levelprint|Mux0~824, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~821 , u0|vga_text_mode_controller_0|levelprint|Mux0~821, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~825 , u0|vga_text_mode_controller_0|levelprint|Mux0~825, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~826 , u0|vga_text_mode_controller_0|levelprint|Mux0~826, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~828 , u0|vga_text_mode_controller_0|levelprint|Mux0~828, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~829 , u0|vga_text_mode_controller_0|levelprint|Mux0~829, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~830 , u0|vga_text_mode_controller_0|levelprint|Mux0~830, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~831 , u0|vga_text_mode_controller_0|levelprint|Mux0~831, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~827 , u0|vga_text_mode_controller_0|levelprint|Mux0~827, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~832 , u0|vga_text_mode_controller_0|levelprint|Mux0~832, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~833 , u0|vga_text_mode_controller_0|levelprint|Mux0~833, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~834 , u0|vga_text_mode_controller_0|levelprint|Mux0~834, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~835 , u0|vga_text_mode_controller_0|levelprint|Mux0~835, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~836 , u0|vga_text_mode_controller_0|levelprint|Mux0~836, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~837 , u0|vga_text_mode_controller_0|levelprint|Mux0~837, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~838 , u0|vga_text_mode_controller_0|levelprint|Mux0~838, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~839 , u0|vga_text_mode_controller_0|levelprint|Mux0~839, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~846 , u0|vga_text_mode_controller_0|levelprint|Mux0~846, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~847 , u0|vga_text_mode_controller_0|levelprint|Mux0~847, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~800 , u0|vga_text_mode_controller_0|levelprint|Mux0~800, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~801 , u0|vga_text_mode_controller_0|levelprint|Mux0~801, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~802 , u0|vga_text_mode_controller_0|levelprint|Mux0~802, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~803 , u0|vga_text_mode_controller_0|levelprint|Mux0~803, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~848 , u0|vga_text_mode_controller_0|levelprint|Mux0~848, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~849 , u0|vga_text_mode_controller_0|levelprint|Mux0~849, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~850 , u0|vga_text_mode_controller_0|levelprint|Mux0~850, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~851 , u0|vga_text_mode_controller_0|levelprint|Mux0~851, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~917 , u0|vga_text_mode_controller_0|levelprint|Mux0~917, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~916 , u0|vga_text_mode_controller_0|levelprint|Mux0~916, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~918 , u0|vga_text_mode_controller_0|levelprint|Mux0~918, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~904 , u0|vga_text_mode_controller_0|levelprint|Mux0~904, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~908 , u0|vga_text_mode_controller_0|levelprint|Mux0~908, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~905 , u0|vga_text_mode_controller_0|levelprint|Mux0~905, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~906 , u0|vga_text_mode_controller_0|levelprint|Mux0~906, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~907 , u0|vga_text_mode_controller_0|levelprint|Mux0~907, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~909 , u0|vga_text_mode_controller_0|levelprint|Mux0~909, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~913 , u0|vga_text_mode_controller_0|levelprint|Mux0~913, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~911 , u0|vga_text_mode_controller_0|levelprint|Mux0~911, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~910 , u0|vga_text_mode_controller_0|levelprint|Mux0~910, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~912 , u0|vga_text_mode_controller_0|levelprint|Mux0~912, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~914 , u0|vga_text_mode_controller_0|levelprint|Mux0~914, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~915 , u0|vga_text_mode_controller_0|levelprint|Mux0~915, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~919 , u0|vga_text_mode_controller_0|levelprint|Mux0~919, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~854 , u0|vga_text_mode_controller_0|levelprint|Mux0~854, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~853 , u0|vga_text_mode_controller_0|levelprint|Mux0~853, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~855 , u0|vga_text_mode_controller_0|levelprint|Mux0~855, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~856 , u0|vga_text_mode_controller_0|levelprint|Mux0~856, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~852 , u0|vga_text_mode_controller_0|levelprint|Mux0~852, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~857 , u0|vga_text_mode_controller_0|levelprint|Mux0~857, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~864 , u0|vga_text_mode_controller_0|levelprint|Mux0~864, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~865 , u0|vga_text_mode_controller_0|levelprint|Mux0~865, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~866 , u0|vga_text_mode_controller_0|levelprint|Mux0~866, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~867 , u0|vga_text_mode_controller_0|levelprint|Mux0~867, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~868 , u0|vga_text_mode_controller_0|levelprint|Mux0~868, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~860 , u0|vga_text_mode_controller_0|levelprint|Mux0~860, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~859 , u0|vga_text_mode_controller_0|levelprint|Mux0~859, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~861 , u0|vga_text_mode_controller_0|levelprint|Mux0~861, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~862 , u0|vga_text_mode_controller_0|levelprint|Mux0~862, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~858 , u0|vga_text_mode_controller_0|levelprint|Mux0~858, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~863 , u0|vga_text_mode_controller_0|levelprint|Mux0~863, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~869 , u0|vga_text_mode_controller_0|levelprint|Mux0~869, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~872 , u0|vga_text_mode_controller_0|levelprint|Mux0~872, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~871 , u0|vga_text_mode_controller_0|levelprint|Mux0~871, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~873 , u0|vga_text_mode_controller_0|levelprint|Mux0~873, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~870 , u0|vga_text_mode_controller_0|levelprint|Mux0~870, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~874 , u0|vga_text_mode_controller_0|levelprint|Mux0~874, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~875 , u0|vga_text_mode_controller_0|levelprint|Mux0~875, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~876 , u0|vga_text_mode_controller_0|levelprint|Mux0~876, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~877 , u0|vga_text_mode_controller_0|levelprint|Mux0~877, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~878 , u0|vga_text_mode_controller_0|levelprint|Mux0~878, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~880 , u0|vga_text_mode_controller_0|levelprint|Mux0~880, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~881 , u0|vga_text_mode_controller_0|levelprint|Mux0~881, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~879 , u0|vga_text_mode_controller_0|levelprint|Mux0~879, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~882 , u0|vga_text_mode_controller_0|levelprint|Mux0~882, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~883 , u0|vga_text_mode_controller_0|levelprint|Mux0~883, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~884 , u0|vga_text_mode_controller_0|levelprint|Mux0~884, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~900 , u0|vga_text_mode_controller_0|levelprint|Mux0~900, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~897 , u0|vga_text_mode_controller_0|levelprint|Mux0~897, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~898 , u0|vga_text_mode_controller_0|levelprint|Mux0~898, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~899 , u0|vga_text_mode_controller_0|levelprint|Mux0~899, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~901 , u0|vga_text_mode_controller_0|levelprint|Mux0~901, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~886 , u0|vga_text_mode_controller_0|levelprint|Mux0~886, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~885 , u0|vga_text_mode_controller_0|levelprint|Mux0~885, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~887 , u0|vga_text_mode_controller_0|levelprint|Mux0~887, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~888 , u0|vga_text_mode_controller_0|levelprint|Mux0~888, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~889 , u0|vga_text_mode_controller_0|levelprint|Mux0~889, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~893 , u0|vga_text_mode_controller_0|levelprint|Mux0~893, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~894 , u0|vga_text_mode_controller_0|levelprint|Mux0~894, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~892 , u0|vga_text_mode_controller_0|levelprint|Mux0~892, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~895 , u0|vga_text_mode_controller_0|levelprint|Mux0~895, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~890 , u0|vga_text_mode_controller_0|levelprint|Mux0~890, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~891 , u0|vga_text_mode_controller_0|levelprint|Mux0~891, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~996 , u0|vga_text_mode_controller_0|levelprint|Mux0~996, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~997 , u0|vga_text_mode_controller_0|levelprint|Mux0~997, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~896 , u0|vga_text_mode_controller_0|levelprint|Mux0~896, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~902 , u0|vga_text_mode_controller_0|levelprint|Mux0~902, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~903 , u0|vga_text_mode_controller_0|levelprint|Mux0~903, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~920 , u0|vga_text_mode_controller_0|levelprint|Mux0~920, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~921 , u0|vga_text_mode_controller_0|levelprint|Mux0~921, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~792 , u0|vga_text_mode_controller_0|levelprint|Mux0~792, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~794 , u0|vga_text_mode_controller_0|levelprint|Mux0~794, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~793 , u0|vga_text_mode_controller_0|levelprint|Mux0~793, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~795 , u0|vga_text_mode_controller_0|levelprint|Mux0~795, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~796 , u0|vga_text_mode_controller_0|levelprint|Mux0~796, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~797 , u0|vga_text_mode_controller_0|levelprint|Mux0~797, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~778 , u0|vga_text_mode_controller_0|levelprint|Mux0~778, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~779 , u0|vga_text_mode_controller_0|levelprint|Mux0~779, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~780 , u0|vga_text_mode_controller_0|levelprint|Mux0~780, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~781 , u0|vga_text_mode_controller_0|levelprint|Mux0~781, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~782 , u0|vga_text_mode_controller_0|levelprint|Mux0~782, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~783 , u0|vga_text_mode_controller_0|levelprint|Mux0~783, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~784 , u0|vga_text_mode_controller_0|levelprint|Mux0~784, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~785 , u0|vga_text_mode_controller_0|levelprint|Mux0~785, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~786 , u0|vga_text_mode_controller_0|levelprint|Mux0~786, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~787 , u0|vga_text_mode_controller_0|levelprint|Mux0~787, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~788 , u0|vga_text_mode_controller_0|levelprint|Mux0~788, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~789 , u0|vga_text_mode_controller_0|levelprint|Mux0~789, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~790 , u0|vga_text_mode_controller_0|levelprint|Mux0~790, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~791 , u0|vga_text_mode_controller_0|levelprint|Mux0~791, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~798 , u0|vga_text_mode_controller_0|levelprint|Mux0~798, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~732 , u0|vga_text_mode_controller_0|levelprint|Mux0~732, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~731 , u0|vga_text_mode_controller_0|levelprint|Mux0~731, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~733 , u0|vga_text_mode_controller_0|levelprint|Mux0~733, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~734 , u0|vga_text_mode_controller_0|levelprint|Mux0~734, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~730 , u0|vga_text_mode_controller_0|levelprint|Mux0~730, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~735 , u0|vga_text_mode_controller_0|levelprint|Mux0~735, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~737 , u0|vga_text_mode_controller_0|levelprint|Mux0~737, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~736 , u0|vga_text_mode_controller_0|levelprint|Mux0~736, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~738 , u0|vga_text_mode_controller_0|levelprint|Mux0~738, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~739 , u0|vga_text_mode_controller_0|levelprint|Mux0~739, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~728 , u0|vga_text_mode_controller_0|levelprint|Mux0~728, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~729 , u0|vga_text_mode_controller_0|levelprint|Mux0~729, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~740 , u0|vga_text_mode_controller_0|levelprint|Mux0~740, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~741 , u0|vga_text_mode_controller_0|levelprint|Mux0~741, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~743 , u0|vga_text_mode_controller_0|levelprint|Mux0~743, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~742 , u0|vga_text_mode_controller_0|levelprint|Mux0~742, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~744 , u0|vga_text_mode_controller_0|levelprint|Mux0~744, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~745 , u0|vga_text_mode_controller_0|levelprint|Mux0~745, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~774 , u0|vga_text_mode_controller_0|levelprint|Mux0~774, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~772 , u0|vga_text_mode_controller_0|levelprint|Mux0~772, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~773 , u0|vga_text_mode_controller_0|levelprint|Mux0~773, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~771 , u0|vga_text_mode_controller_0|levelprint|Mux0~771, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~775 , u0|vga_text_mode_controller_0|levelprint|Mux0~775, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~763 , u0|vga_text_mode_controller_0|levelprint|Mux0~763, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~764 , u0|vga_text_mode_controller_0|levelprint|Mux0~764, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~762 , u0|vga_text_mode_controller_0|levelprint|Mux0~762, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~765 , u0|vga_text_mode_controller_0|levelprint|Mux0~765, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~767 , u0|vga_text_mode_controller_0|levelprint|Mux0~767, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~766 , u0|vga_text_mode_controller_0|levelprint|Mux0~766, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~769 , u0|vga_text_mode_controller_0|levelprint|Mux0~769, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~768 , u0|vga_text_mode_controller_0|levelprint|Mux0~768, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~770 , u0|vga_text_mode_controller_0|levelprint|Mux0~770, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~776 , u0|vga_text_mode_controller_0|levelprint|Mux0~776, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~750 , u0|vga_text_mode_controller_0|levelprint|Mux0~750, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~749 , u0|vga_text_mode_controller_0|levelprint|Mux0~749, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~751 , u0|vga_text_mode_controller_0|levelprint|Mux0~751, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~752 , u0|vga_text_mode_controller_0|levelprint|Mux0~752, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~753 , u0|vga_text_mode_controller_0|levelprint|Mux0~753, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~748 , u0|vga_text_mode_controller_0|levelprint|Mux0~748, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~754 , u0|vga_text_mode_controller_0|levelprint|Mux0~754, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~746 , u0|vga_text_mode_controller_0|levelprint|Mux0~746, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~747 , u0|vga_text_mode_controller_0|levelprint|Mux0~747, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~757 , u0|vga_text_mode_controller_0|levelprint|Mux0~757, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~756 , u0|vga_text_mode_controller_0|levelprint|Mux0~756, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~758 , u0|vga_text_mode_controller_0|levelprint|Mux0~758, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~755 , u0|vga_text_mode_controller_0|levelprint|Mux0~755, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~759 , u0|vga_text_mode_controller_0|levelprint|Mux0~759, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~760 , u0|vga_text_mode_controller_0|levelprint|Mux0~760, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~761 , u0|vga_text_mode_controller_0|levelprint|Mux0~761, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~777 , u0|vga_text_mode_controller_0|levelprint|Mux0~777, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~799 , u0|vga_text_mode_controller_0|levelprint|Mux0~799, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~969 , u0|vga_text_mode_controller_0|levelprint|Mux0~969, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~968 , u0|vga_text_mode_controller_0|levelprint|Mux0~968, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~966 , u0|vga_text_mode_controller_0|levelprint|Mux0~966, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~965 , u0|vga_text_mode_controller_0|levelprint|Mux0~965, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~967 , u0|vga_text_mode_controller_0|levelprint|Mux0~967, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~970 , u0|vga_text_mode_controller_0|levelprint|Mux0~970, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~949 , u0|vga_text_mode_controller_0|levelprint|Mux0~949, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~948 , u0|vga_text_mode_controller_0|levelprint|Mux0~948, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~950 , u0|vga_text_mode_controller_0|levelprint|Mux0~950, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~947 , u0|vga_text_mode_controller_0|levelprint|Mux0~947, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~951 , u0|vga_text_mode_controller_0|levelprint|Mux0~951, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~952 , u0|vga_text_mode_controller_0|levelprint|Mux0~952, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~953 , u0|vga_text_mode_controller_0|levelprint|Mux0~953, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~954 , u0|vga_text_mode_controller_0|levelprint|Mux0~954, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~955 , u0|vga_text_mode_controller_0|levelprint|Mux0~955, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~956 , u0|vga_text_mode_controller_0|levelprint|Mux0~956, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~957 , u0|vga_text_mode_controller_0|levelprint|Mux0~957, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~943 , u0|vga_text_mode_controller_0|levelprint|Mux0~943, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~942 , u0|vga_text_mode_controller_0|levelprint|Mux0~942, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~944 , u0|vga_text_mode_controller_0|levelprint|Mux0~944, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~945 , u0|vga_text_mode_controller_0|levelprint|Mux0~945, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~946 , u0|vga_text_mode_controller_0|levelprint|Mux0~946, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~962 , u0|vga_text_mode_controller_0|levelprint|Mux0~962, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~958 , u0|vga_text_mode_controller_0|levelprint|Mux0~958, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~960 , u0|vga_text_mode_controller_0|levelprint|Mux0~960, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~959 , u0|vga_text_mode_controller_0|levelprint|Mux0~959, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~961 , u0|vga_text_mode_controller_0|levelprint|Mux0~961, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~963 , u0|vga_text_mode_controller_0|levelprint|Mux0~963, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~964 , u0|vga_text_mode_controller_0|levelprint|Mux0~964, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~994 , u0|vga_text_mode_controller_0|levelprint|Mux0~994, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~935 , u0|vga_text_mode_controller_0|levelprint|Mux0~935, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~939 , u0|vga_text_mode_controller_0|levelprint|Mux0~939, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~937 , u0|vga_text_mode_controller_0|levelprint|Mux0~937, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~936 , u0|vga_text_mode_controller_0|levelprint|Mux0~936, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~938 , u0|vga_text_mode_controller_0|levelprint|Mux0~938, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~940 , u0|vga_text_mode_controller_0|levelprint|Mux0~940, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~984 , u0|vga_text_mode_controller_0|levelprint|Mux0~984, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~983 , u0|vga_text_mode_controller_0|levelprint|Mux0~983, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~933 , u0|vga_text_mode_controller_0|levelprint|Mux0~933, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~931 , u0|vga_text_mode_controller_0|levelprint|Mux0~931, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~928 , u0|vga_text_mode_controller_0|levelprint|Mux0~928, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~929 , u0|vga_text_mode_controller_0|levelprint|Mux0~929, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~930 , u0|vga_text_mode_controller_0|levelprint|Mux0~930, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~932 , u0|vga_text_mode_controller_0|levelprint|Mux0~932, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~934 , u0|vga_text_mode_controller_0|levelprint|Mux0~934, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~926 , u0|vga_text_mode_controller_0|levelprint|Mux0~926, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~924 , u0|vga_text_mode_controller_0|levelprint|Mux0~924, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~923 , u0|vga_text_mode_controller_0|levelprint|Mux0~923, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~925 , u0|vga_text_mode_controller_0|levelprint|Mux0~925, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~922 , u0|vga_text_mode_controller_0|levelprint|Mux0~922, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~927 , u0|vga_text_mode_controller_0|levelprint|Mux0~927, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~941 , u0|vga_text_mode_controller_0|levelprint|Mux0~941, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~995 , u0|vga_text_mode_controller_0|levelprint|Mux0~995, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~971 , u0|vga_text_mode_controller_0|levelprint|Mux0~971, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~176 , u0|vga_text_mode_controller_0|levelprint|Mux0~176, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~174 , u0|vga_text_mode_controller_0|levelprint|Mux0~174, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~173 , u0|vga_text_mode_controller_0|levelprint|Mux0~173, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~175 , u0|vga_text_mode_controller_0|levelprint|Mux0~175, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~177 , u0|vga_text_mode_controller_0|levelprint|Mux0~177, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~195 , u0|vga_text_mode_controller_0|levelprint|Mux0~195, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~191 , u0|vga_text_mode_controller_0|levelprint|Mux0~191, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~193 , u0|vga_text_mode_controller_0|levelprint|Mux0~193, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~192 , u0|vga_text_mode_controller_0|levelprint|Mux0~192, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~194 , u0|vga_text_mode_controller_0|levelprint|Mux0~194, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~196 , u0|vga_text_mode_controller_0|levelprint|Mux0~196, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~182 , u0|vga_text_mode_controller_0|levelprint|Mux0~182, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~178 , u0|vga_text_mode_controller_0|levelprint|Mux0~178, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~179 , u0|vga_text_mode_controller_0|levelprint|Mux0~179, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~180 , u0|vga_text_mode_controller_0|levelprint|Mux0~180, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~181 , u0|vga_text_mode_controller_0|levelprint|Mux0~181, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~183 , u0|vga_text_mode_controller_0|levelprint|Mux0~183, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~188 , u0|vga_text_mode_controller_0|levelprint|Mux0~188, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~184 , u0|vga_text_mode_controller_0|levelprint|Mux0~184, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~185 , u0|vga_text_mode_controller_0|levelprint|Mux0~185, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~186 , u0|vga_text_mode_controller_0|levelprint|Mux0~186, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~187 , u0|vga_text_mode_controller_0|levelprint|Mux0~187, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~189 , u0|vga_text_mode_controller_0|levelprint|Mux0~189, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~190 , u0|vga_text_mode_controller_0|levelprint|Mux0~190, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~197 , u0|vga_text_mode_controller_0|levelprint|Mux0~197, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~170 , u0|vga_text_mode_controller_0|levelprint|Mux0~170, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~171 , u0|vga_text_mode_controller_0|levelprint|Mux0~171, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~153 , u0|vga_text_mode_controller_0|levelprint|Mux0~153, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~154 , u0|vga_text_mode_controller_0|levelprint|Mux0~154, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~156 , u0|vga_text_mode_controller_0|levelprint|Mux0~156, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~155 , u0|vga_text_mode_controller_0|levelprint|Mux0~155, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~157 , u0|vga_text_mode_controller_0|levelprint|Mux0~157, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~165 , u0|vga_text_mode_controller_0|levelprint|Mux0~165, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~164 , u0|vga_text_mode_controller_0|levelprint|Mux0~164, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~166 , u0|vga_text_mode_controller_0|levelprint|Mux0~166, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~167 , u0|vga_text_mode_controller_0|levelprint|Mux0~167, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~163 , u0|vga_text_mode_controller_0|levelprint|Mux0~163, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~168 , u0|vga_text_mode_controller_0|levelprint|Mux0~168, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~161 , u0|vga_text_mode_controller_0|levelprint|Mux0~161, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~159 , u0|vga_text_mode_controller_0|levelprint|Mux0~159, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~158 , u0|vga_text_mode_controller_0|levelprint|Mux0~158, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~160 , u0|vga_text_mode_controller_0|levelprint|Mux0~160, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~162 , u0|vga_text_mode_controller_0|levelprint|Mux0~162, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~169 , u0|vga_text_mode_controller_0|levelprint|Mux0~169, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~172 , u0|vga_text_mode_controller_0|levelprint|Mux0~172, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~198 , u0|vga_text_mode_controller_0|levelprint|Mux0~198, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~977 , u0|vga_text_mode_controller_0|levelprint|Mux0~977, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~213 , u0|vga_text_mode_controller_0|levelprint|Mux0~213, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~214 , u0|vga_text_mode_controller_0|levelprint|Mux0~214, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~215 , u0|vga_text_mode_controller_0|levelprint|Mux0~215, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~208 , u0|vga_text_mode_controller_0|levelprint|Mux0~208, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~207 , u0|vga_text_mode_controller_0|levelprint|Mux0~207, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~209 , u0|vga_text_mode_controller_0|levelprint|Mux0~209, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~210 , u0|vga_text_mode_controller_0|levelprint|Mux0~210, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~211 , u0|vga_text_mode_controller_0|levelprint|Mux0~211, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~205 , u0|vga_text_mode_controller_0|levelprint|Mux0~205, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~204 , u0|vga_text_mode_controller_0|levelprint|Mux0~204, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1016 , u0|vga_text_mode_controller_0|levelprint|Mux0~1016, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1017 , u0|vga_text_mode_controller_0|levelprint|Mux0~1017, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~206 , u0|vga_text_mode_controller_0|levelprint|Mux0~206, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~212 , u0|vga_text_mode_controller_0|levelprint|Mux0~212, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~202 , u0|vga_text_mode_controller_0|levelprint|Mux0~202, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~200 , u0|vga_text_mode_controller_0|levelprint|Mux0~200, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~199 , u0|vga_text_mode_controller_0|levelprint|Mux0~199, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~201 , u0|vga_text_mode_controller_0|levelprint|Mux0~201, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~203 , u0|vga_text_mode_controller_0|levelprint|Mux0~203, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~216 , u0|vga_text_mode_controller_0|levelprint|Mux0~216, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~150 , u0|vga_text_mode_controller_0|levelprint|Mux0~150, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~147 , u0|vga_text_mode_controller_0|levelprint|Mux0~147, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~148 , u0|vga_text_mode_controller_0|levelprint|Mux0~148, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~149 , u0|vga_text_mode_controller_0|levelprint|Mux0~149, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~151 , u0|vga_text_mode_controller_0|levelprint|Mux0~151, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~141 , u0|vga_text_mode_controller_0|levelprint|Mux0~141, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~142 , u0|vga_text_mode_controller_0|levelprint|Mux0~142, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~143 , u0|vga_text_mode_controller_0|levelprint|Mux0~143, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~144 , u0|vga_text_mode_controller_0|levelprint|Mux0~144, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~145 , u0|vga_text_mode_controller_0|levelprint|Mux0~145, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~137 , u0|vga_text_mode_controller_0|levelprint|Mux0~137, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~136 , u0|vga_text_mode_controller_0|levelprint|Mux0~136, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~138 , u0|vga_text_mode_controller_0|levelprint|Mux0~138, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~139 , u0|vga_text_mode_controller_0|levelprint|Mux0~139, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~140 , u0|vga_text_mode_controller_0|levelprint|Mux0~140, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~146 , u0|vga_text_mode_controller_0|levelprint|Mux0~146, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~134 , u0|vga_text_mode_controller_0|levelprint|Mux0~134, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~131 , u0|vga_text_mode_controller_0|levelprint|Mux0~131, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~132 , u0|vga_text_mode_controller_0|levelprint|Mux0~132, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~133 , u0|vga_text_mode_controller_0|levelprint|Mux0~133, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~130 , u0|vga_text_mode_controller_0|levelprint|Mux0~130, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~135 , u0|vga_text_mode_controller_0|levelprint|Mux0~135, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~152 , u0|vga_text_mode_controller_0|levelprint|Mux0~152, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~217 , u0|vga_text_mode_controller_0|levelprint|Mux0~217, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~268 , u0|vga_text_mode_controller_0|levelprint|Mux0~268, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~266 , u0|vga_text_mode_controller_0|levelprint|Mux0~266, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~265 , u0|vga_text_mode_controller_0|levelprint|Mux0~265, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~267 , u0|vga_text_mode_controller_0|levelprint|Mux0~267, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~264 , u0|vga_text_mode_controller_0|levelprint|Mux0~264, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~269 , u0|vga_text_mode_controller_0|levelprint|Mux0~269, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~276 , u0|vga_text_mode_controller_0|levelprint|Mux0~276, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~273 , u0|vga_text_mode_controller_0|levelprint|Mux0~273, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~274 , u0|vga_text_mode_controller_0|levelprint|Mux0~274, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~275 , u0|vga_text_mode_controller_0|levelprint|Mux0~275, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~277 , u0|vga_text_mode_controller_0|levelprint|Mux0~277, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~270 , u0|vga_text_mode_controller_0|levelprint|Mux0~270, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~271 , u0|vga_text_mode_controller_0|levelprint|Mux0~271, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~272 , u0|vga_text_mode_controller_0|levelprint|Mux0~272, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~278 , u0|vga_text_mode_controller_0|levelprint|Mux0~278, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~279 , u0|vga_text_mode_controller_0|levelprint|Mux0~279, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~280 , u0|vga_text_mode_controller_0|levelprint|Mux0~280, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~281 , u0|vga_text_mode_controller_0|levelprint|Mux0~281, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~282 , u0|vga_text_mode_controller_0|levelprint|Mux0~282, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~283 , u0|vga_text_mode_controller_0|levelprint|Mux0~283, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~227 , u0|vga_text_mode_controller_0|levelprint|Mux0~227, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~223 , u0|vga_text_mode_controller_0|levelprint|Mux0~223, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~224 , u0|vga_text_mode_controller_0|levelprint|Mux0~224, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~225 , u0|vga_text_mode_controller_0|levelprint|Mux0~225, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~226 , u0|vga_text_mode_controller_0|levelprint|Mux0~226, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~228 , u0|vga_text_mode_controller_0|levelprint|Mux0~228, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~230 , u0|vga_text_mode_controller_0|levelprint|Mux0~230, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~229 , u0|vga_text_mode_controller_0|levelprint|Mux0~229, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1014 , u0|vga_text_mode_controller_0|levelprint|Mux0~1014, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1015 , u0|vga_text_mode_controller_0|levelprint|Mux0~1015, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~231 , u0|vga_text_mode_controller_0|levelprint|Mux0~231, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~233 , u0|vga_text_mode_controller_0|levelprint|Mux0~233, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~234 , u0|vga_text_mode_controller_0|levelprint|Mux0~234, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~235 , u0|vga_text_mode_controller_0|levelprint|Mux0~235, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~232 , u0|vga_text_mode_controller_0|levelprint|Mux0~232, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~236 , u0|vga_text_mode_controller_0|levelprint|Mux0~236, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~237 , u0|vga_text_mode_controller_0|levelprint|Mux0~237, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~219 , u0|vga_text_mode_controller_0|levelprint|Mux0~219, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~218 , u0|vga_text_mode_controller_0|levelprint|Mux0~218, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~221 , u0|vga_text_mode_controller_0|levelprint|Mux0~221, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~220 , u0|vga_text_mode_controller_0|levelprint|Mux0~220, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~222 , u0|vga_text_mode_controller_0|levelprint|Mux0~222, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~238 , u0|vga_text_mode_controller_0|levelprint|Mux0~238, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~63 , u0|vga_text_mode_controller_0|levelprint|Mux0~63, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~993 , u0|vga_text_mode_controller_0|levelprint|Mux0~993, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~985 , u0|vga_text_mode_controller_0|levelprint|Mux0~985, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~240 , u0|vga_text_mode_controller_0|levelprint|Mux0~240, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~245 , u0|vga_text_mode_controller_0|levelprint|Mux0~245, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~244 , u0|vga_text_mode_controller_0|levelprint|Mux0~244, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~246 , u0|vga_text_mode_controller_0|levelprint|Mux0~246, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~243 , u0|vga_text_mode_controller_0|levelprint|Mux0~243, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~247 , u0|vga_text_mode_controller_0|levelprint|Mux0~247, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~248 , u0|vga_text_mode_controller_0|levelprint|Mux0~248, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~241 , u0|vga_text_mode_controller_0|levelprint|Mux0~241, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~242 , u0|vga_text_mode_controller_0|levelprint|Mux0~242, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~249 , u0|vga_text_mode_controller_0|levelprint|Mux0~249, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~250 , u0|vga_text_mode_controller_0|levelprint|Mux0~250, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~253 , u0|vga_text_mode_controller_0|levelprint|Mux0~253, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~255 , u0|vga_text_mode_controller_0|levelprint|Mux0~255, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~257 , u0|vga_text_mode_controller_0|levelprint|Mux0~257, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~66 , u0|vga_text_mode_controller_0|levelprint|Mux0~66, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~258 , u0|vga_text_mode_controller_0|levelprint|Mux0~258, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~259 , u0|vga_text_mode_controller_0|levelprint|Mux0~259, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~251 , u0|vga_text_mode_controller_0|levelprint|Mux0~251, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~252 , u0|vga_text_mode_controller_0|levelprint|Mux0~252, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~260 , u0|vga_text_mode_controller_0|levelprint|Mux0~260, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~261 , u0|vga_text_mode_controller_0|levelprint|Mux0~261, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~262 , u0|vga_text_mode_controller_0|levelprint|Mux0~262, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~263 , u0|vga_text_mode_controller_0|levelprint|Mux0~263, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~284 , u0|vga_text_mode_controller_0|levelprint|Mux0~284, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~285 , u0|vga_text_mode_controller_0|levelprint|Mux0~285, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~119 , u0|vga_text_mode_controller_0|levelprint|Mux0~119, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~120 , u0|vga_text_mode_controller_0|levelprint|Mux0~120, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~122 , u0|vga_text_mode_controller_0|levelprint|Mux0~122, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~121 , u0|vga_text_mode_controller_0|levelprint|Mux0~121, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~123 , u0|vga_text_mode_controller_0|levelprint|Mux0~123, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~118 , u0|vga_text_mode_controller_0|levelprint|Mux0~118, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~117 , u0|vga_text_mode_controller_0|levelprint|Mux0~117, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1018 , u0|vga_text_mode_controller_0|levelprint|Mux0~1018, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1019 , u0|vga_text_mode_controller_0|levelprint|Mux0~1019, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~124 , u0|vga_text_mode_controller_0|levelprint|Mux0~124, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~126 , u0|vga_text_mode_controller_0|levelprint|Mux0~126, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~125 , u0|vga_text_mode_controller_0|levelprint|Mux0~125, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~127 , u0|vga_text_mode_controller_0|levelprint|Mux0~127, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~114 , u0|vga_text_mode_controller_0|levelprint|Mux0~114, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~115 , u0|vga_text_mode_controller_0|levelprint|Mux0~115, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~116 , u0|vga_text_mode_controller_0|levelprint|Mux0~116, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~128 , u0|vga_text_mode_controller_0|levelprint|Mux0~128, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~85 , u0|vga_text_mode_controller_0|levelprint|Mux0~85, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~81 , u0|vga_text_mode_controller_0|levelprint|Mux0~81, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~82 , u0|vga_text_mode_controller_0|levelprint|Mux0~82, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~83 , u0|vga_text_mode_controller_0|levelprint|Mux0~83, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~84 , u0|vga_text_mode_controller_0|levelprint|Mux0~84, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~86 , u0|vga_text_mode_controller_0|levelprint|Mux0~86, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~68 , u0|vga_text_mode_controller_0|levelprint|Mux0~68, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~67 , u0|vga_text_mode_controller_0|levelprint|Mux0~67, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~69 , u0|vga_text_mode_controller_0|levelprint|Mux0~69, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~70 , u0|vga_text_mode_controller_0|levelprint|Mux0~70, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~71 , u0|vga_text_mode_controller_0|levelprint|Mux0~71, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~75 , u0|vga_text_mode_controller_0|levelprint|Mux0~75, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~76 , u0|vga_text_mode_controller_0|levelprint|Mux0~76, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~77 , u0|vga_text_mode_controller_0|levelprint|Mux0~77, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~78 , u0|vga_text_mode_controller_0|levelprint|Mux0~78, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~79 , u0|vga_text_mode_controller_0|levelprint|Mux0~79, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~72 , u0|vga_text_mode_controller_0|levelprint|Mux0~72, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~73 , u0|vga_text_mode_controller_0|levelprint|Mux0~73, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~74 , u0|vga_text_mode_controller_0|levelprint|Mux0~74, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~80 , u0|vga_text_mode_controller_0|levelprint|Mux0~80, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~87 , u0|vga_text_mode_controller_0|levelprint|Mux0~87, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~94 , u0|vga_text_mode_controller_0|levelprint|Mux0~94, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1024 , u0|vga_text_mode_controller_0|levelprint|Mux0~1024, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1025 , u0|vga_text_mode_controller_0|levelprint|Mux0~1025, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~95 , u0|vga_text_mode_controller_0|levelprint|Mux0~95, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~91 , u0|vga_text_mode_controller_0|levelprint|Mux0~91, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~92 , u0|vga_text_mode_controller_0|levelprint|Mux0~92, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~90 , u0|vga_text_mode_controller_0|levelprint|Mux0~90, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~93 , u0|vga_text_mode_controller_0|levelprint|Mux0~93, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~96 , u0|vga_text_mode_controller_0|levelprint|Mux0~96, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~97 , u0|vga_text_mode_controller_0|levelprint|Mux0~97, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~98 , u0|vga_text_mode_controller_0|levelprint|Mux0~98, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~88 , u0|vga_text_mode_controller_0|levelprint|Mux0~88, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~89 , u0|vga_text_mode_controller_0|levelprint|Mux0~89, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~99 , u0|vga_text_mode_controller_0|levelprint|Mux0~99, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~975 , u0|vga_text_mode_controller_0|levelprint|Mux0~975, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~109 , u0|vga_text_mode_controller_0|levelprint|Mux0~109, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~110 , u0|vga_text_mode_controller_0|levelprint|Mux0~110, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~108 , u0|vga_text_mode_controller_0|levelprint|Mux0~108, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~976 , u0|vga_text_mode_controller_0|levelprint|Mux0~976, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~111 , u0|vga_text_mode_controller_0|levelprint|Mux0~111, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~101 , u0|vga_text_mode_controller_0|levelprint|Mux0~101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~100 , u0|vga_text_mode_controller_0|levelprint|Mux0~100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1022 , u0|vga_text_mode_controller_0|levelprint|Mux0~1022, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1023 , u0|vga_text_mode_controller_0|levelprint|Mux0~1023, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~102 , u0|vga_text_mode_controller_0|levelprint|Mux0~102, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~974 , u0|vga_text_mode_controller_0|levelprint|Mux0~974, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~105 , u0|vga_text_mode_controller_0|levelprint|Mux0~105, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~106 , u0|vga_text_mode_controller_0|levelprint|Mux0~106, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1020 , u0|vga_text_mode_controller_0|levelprint|Mux0~1020, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~1021 , u0|vga_text_mode_controller_0|levelprint|Mux0~1021, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~104 , u0|vga_text_mode_controller_0|levelprint|Mux0~104, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~107 , u0|vga_text_mode_controller_0|levelprint|Mux0~107, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~112 , u0|vga_text_mode_controller_0|levelprint|Mux0~112, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~113 , u0|vga_text_mode_controller_0|levelprint|Mux0~113, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~129 , u0|vga_text_mode_controller_0|levelprint|Mux0~129, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~287 , u0|vga_text_mode_controller_0|levelprint|Mux0~287, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~288 , u0|vga_text_mode_controller_0|levelprint|Mux0~288, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux0~972 , u0|vga_text_mode_controller_0|levelprint|Mux0~972, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always0~6 , u0|vga_text_mode_controller_0|levelprint|always0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always0~7 , u0|vga_text_mode_controller_0|levelprint|always0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[0]~10 , u0|vga_text_mode_controller_0|score_tens[0]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~17 , u0|vga_text_mode_controller_0|always2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player1hit~2 , u0|vga_text_mode_controller_0|player1hit~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|bullet_hit_1~4 , u0|vga_text_mode_controller_0|bullet_hit_1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player1hit~3 , u0|vga_text_mode_controller_0|player1hit~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~16 , u0|vga_text_mode_controller_0|always2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player1hit~0 , u0|vga_text_mode_controller_0|player1hit~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player1hit~1 , u0|vga_text_mode_controller_0|player1hit~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player1hit~4 , u0|vga_text_mode_controller_0|player1hit~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player1hit , u0|vga_text_mode_controller_0|player1hit, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[0]~10 , u0|vga_text_mode_controller_0|score[0]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[0] , u0|vga_text_mode_controller_0|score[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[1]~12 , u0|vga_text_mode_controller_0|score[1]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[1] , u0|vga_text_mode_controller_0|score[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[2]~14 , u0|vga_text_mode_controller_0|score[2]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[2] , u0|vga_text_mode_controller_0|score[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[3]~16 , u0|vga_text_mode_controller_0|score[3]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[3] , u0|vga_text_mode_controller_0|score[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[4]~18 , u0|vga_text_mode_controller_0|score[4]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[4] , u0|vga_text_mode_controller_0|score[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[5]~20 , u0|vga_text_mode_controller_0|score[5]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[5] , u0|vga_text_mode_controller_0|score[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[6]~22 , u0|vga_text_mode_controller_0|score[6]~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[6] , u0|vga_text_mode_controller_0|score[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[7]~24 , u0|vga_text_mode_controller_0|score[7]~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[7] , u0|vga_text_mode_controller_0|score[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[8]~26 , u0|vga_text_mode_controller_0|score[8]~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[8] , u0|vga_text_mode_controller_0|score[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[9]~28 , u0|vga_text_mode_controller_0|score[9]~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score[9] , u0|vga_text_mode_controller_0|score[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[18]~57 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[18]~57, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[18]~56 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[18]~56, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[17]~59 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[17]~59, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[17]~58 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[17]~58, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[16]~61 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[16]~61, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[16]~60 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[16]~60, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[15]~63 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[15]~63, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[15]~62 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[15]~62, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[23]~100 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[23]~100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[23]~64 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[23]~64, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[22]~65 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[22]~65, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[22]~101 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[22]~101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[21]~66 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[21]~66, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[21]~67 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[21]~67, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[20]~69 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[20]~69, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[20]~68 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[20]~68, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[26]~72 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[26]~72, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[26]~73 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[26]~73, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[25]~74 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[25]~74, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[25]~75 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[25]~75, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[28]~70 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[28]~70, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[28]~96 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[28]~96, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[27]~71 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[27]~71, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[27]~102 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[27]~102, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[32]~103 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[32]~103, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[33]~97 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[33]~97, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[33]~76 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[33]~76, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[32]~77 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[32]~77, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[31]~79 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[31]~79, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[31]~78 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[31]~78, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[30]~80 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[30]~80, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[30]~81 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[30]~81, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[38]~98 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[38]~98, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[38]~82 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[38]~82, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[37]~83 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[37]~83, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[37]~104 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[37]~104, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[36]~84 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[36]~84, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[36]~85 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[36]~85, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[35]~86 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[35]~86, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[35]~87 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[35]~87, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[42]~105 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[42]~105, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[42]~88 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[42]~88, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[41]~89 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[41]~89, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[41]~90 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[41]~90, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[40]~91 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[40]~91, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[40]~92 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[40]~92, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[43]~99 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[43]~99, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[43]~93 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[43]~93, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[48]~94 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[48]~94, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[9]~12 , u0|vga_text_mode_controller_0|score_tens[9]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[47]~95 , u0|vga_text_mode_controller_0|levelprint|Mod0|auto_generated|divider|divider|StageOut[47]~95, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[9]~13 , u0|vga_text_mode_controller_0|score_tens[9]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[9]~14 , u0|vga_text_mode_controller_0|score_tens[9]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[0] , u0|vga_text_mode_controller_0|score_tens[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[1]~15 , u0|vga_text_mode_controller_0|score_tens[1]~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[1] , u0|vga_text_mode_controller_0|score_tens[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[2]~17 , u0|vga_text_mode_controller_0|score_tens[2]~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[2] , u0|vga_text_mode_controller_0|score_tens[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[3]~19 , u0|vga_text_mode_controller_0|score_tens[3]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[3] , u0|vga_text_mode_controller_0|score_tens[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Equal0~0 , u0|vga_text_mode_controller_0|levelprint|Equal0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always0~5 , u0|vga_text_mode_controller_0|levelprint|always0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[4]~21 , u0|vga_text_mode_controller_0|score_tens[4]~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[4] , u0|vga_text_mode_controller_0|score_tens[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[5]~23 , u0|vga_text_mode_controller_0|score_tens[5]~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[5] , u0|vga_text_mode_controller_0|score_tens[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[6]~25 , u0|vga_text_mode_controller_0|score_tens[6]~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[6] , u0|vga_text_mode_controller_0|score_tens[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[7]~27 , u0|vga_text_mode_controller_0|score_tens[7]~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[7] , u0|vga_text_mode_controller_0|score_tens[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[8]~29 , u0|vga_text_mode_controller_0|score_tens[8]~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[8] , u0|vga_text_mode_controller_0|score_tens[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[9]~31 , u0|vga_text_mode_controller_0|score_tens[9]~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_tens[9] , u0|vga_text_mode_controller_0|score_tens[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Equal0~1 , u0|vga_text_mode_controller_0|levelprint|Equal0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Equal0~2 , u0|vga_text_mode_controller_0|levelprint|Equal0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|red[0]~0 , u0|vga_text_mode_controller_0|levelprint|red[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[0]~10 , u0|vga_text_mode_controller_0|score_hundreds[0]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[18]~57 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[18]~57, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[18]~56 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[18]~56, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[17]~58 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[17]~58, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[17]~59 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[17]~59, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[16]~60 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[16]~60, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[16]~61 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[16]~61, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[15]~63 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[15]~63, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[15]~62 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[15]~62, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[23]~64 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[23]~64, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[23]~100 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[23]~100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[22]~65 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[22]~65, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[22]~101 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[22]~101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[21]~66 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[21]~66, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[21]~67 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[21]~67, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[20]~69 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[20]~69, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[20]~68 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[20]~68, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[27]~102 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[27]~102, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[28]~70 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[28]~70, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[28]~96 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[28]~96, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[27]~71 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[27]~71, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[26]~73 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[26]~73, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[26]~72 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[26]~72, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[25]~75 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[25]~75, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[25]~74 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[25]~74, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[33]~97 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[33]~97, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[33]~76 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[33]~76, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[32]~77 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[32]~77, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[32]~103 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[32]~103, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[31]~79 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[31]~79, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[31]~78 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[31]~78, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[30]~81 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[30]~81, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[30]~80 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[30]~80, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[37]~104 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[37]~104, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[37]~83 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[37]~83, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[36]~85 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[36]~85, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[36]~84 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[36]~84, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[35]~87 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[35]~87, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[35]~86 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[35]~86, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[38]~82 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[38]~82, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[38]~98 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[38]~98, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[43]~93 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[43]~93, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[43]~99 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[43]~99, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[42]~105 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[42]~105, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[42]~88 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[42]~88, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[41]~89 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[41]~89, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[41]~90 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[41]~90, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[40]~91 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[40]~91, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[40]~92 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[40]~92, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[9]~12 , u0|vga_text_mode_controller_0|score_hundreds[9]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[47]~95 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[47]~95, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[9]~13 , u0|vga_text_mode_controller_0|score_hundreds[9]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[48]~94 , u0|vga_text_mode_controller_0|levelprint|Mod1|auto_generated|divider|divider|StageOut[48]~94, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[9]~14 , u0|vga_text_mode_controller_0|score_hundreds[9]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[0] , u0|vga_text_mode_controller_0|score_hundreds[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[1]~15 , u0|vga_text_mode_controller_0|score_hundreds[1]~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[1] , u0|vga_text_mode_controller_0|score_hundreds[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[2]~17 , u0|vga_text_mode_controller_0|score_hundreds[2]~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[2] , u0|vga_text_mode_controller_0|score_hundreds[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[3]~19 , u0|vga_text_mode_controller_0|score_hundreds[3]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[3] , u0|vga_text_mode_controller_0|score_hundreds[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[4]~21 , u0|vga_text_mode_controller_0|score_hundreds[4]~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[4] , u0|vga_text_mode_controller_0|score_hundreds[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[5]~23 , u0|vga_text_mode_controller_0|score_hundreds[5]~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[5] , u0|vga_text_mode_controller_0|score_hundreds[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[6]~25 , u0|vga_text_mode_controller_0|score_hundreds[6]~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[6] , u0|vga_text_mode_controller_0|score_hundreds[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[7]~27 , u0|vga_text_mode_controller_0|score_hundreds[7]~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[7] , u0|vga_text_mode_controller_0|score_hundreds[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[8]~29 , u0|vga_text_mode_controller_0|score_hundreds[8]~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[8] , u0|vga_text_mode_controller_0|score_hundreds[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Equal1~1 , u0|vga_text_mode_controller_0|levelprint|Equal1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[9]~31 , u0|vga_text_mode_controller_0|score_hundreds[9]~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score_hundreds[9] , u0|vga_text_mode_controller_0|score_hundreds[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Equal1~0 , u0|vga_text_mode_controller_0|levelprint|Equal1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Equal1~2 , u0|vga_text_mode_controller_0|levelprint|Equal1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|red[0]~1 , u0|vga_text_mode_controller_0|levelprint|red[0]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add7~0 , u0|vga_text_mode_controller_0|levelprint|Add7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add7~2 , u0|vga_text_mode_controller_0|levelprint|Add7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add7~4 , u0|vga_text_mode_controller_0|levelprint|Add7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add7~6 , u0|vga_text_mode_controller_0|levelprint|Add7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add7~8 , u0|vga_text_mode_controller_0|levelprint|Add7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add7~10 , u0|vga_text_mode_controller_0|levelprint|Add7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add7~12 , u0|vga_text_mode_controller_0|levelprint|Add7~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add7~14 , u0|vga_text_mode_controller_0|levelprint|Add7~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add7~16 , u0|vga_text_mode_controller_0|levelprint|Add7~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add7~18 , u0|vga_text_mode_controller_0|levelprint|Add7~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add7~20 , u0|vga_text_mode_controller_0|levelprint|Add7~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[18]~57 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[18]~57, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[18]~56 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[18]~56, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[17]~58 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[17]~58, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[17]~59 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[17]~59, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[16]~61 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[16]~61, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[16]~60 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[16]~60, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[15]~63 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[15]~63, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[15]~62 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[15]~62, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[22]~65 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[22]~65, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[22]~99 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[22]~99, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[21]~67 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[21]~67, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[21]~66 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[21]~66, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[20]~69 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[20]~69, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[20]~68 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[20]~68, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[23]~98 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[23]~98, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[23]~64 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[23]~64, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[28]~70 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[28]~70, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[28]~94 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[28]~94, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[27]~100 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[27]~100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[27]~71 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[27]~71, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[26]~72 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[26]~72, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[26]~73 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[26]~73, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[25]~75 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[25]~75, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[25]~74 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[25]~74, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[33]~76 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[33]~76, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[33]~95 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[33]~95, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[32]~77 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[32]~77, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[32]~101 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[32]~101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[31]~78 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[31]~78, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[31]~79 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[31]~79, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[30]~80 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[30]~80, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[30]~81 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[30]~81, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[36]~84 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[36]~84, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[36]~85 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[36]~85, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[35]~86 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[35]~86, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[35]~87 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[35]~87, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[38]~96 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[38]~96, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[38]~82 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[38]~82, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[37]~83 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[37]~83, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[37]~102 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[37]~102, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[42]~88 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[42]~88, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[43]~97 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[43]~97, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[43]~93 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[43]~93, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[42]~103 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[42]~103, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[41]~90 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[41]~90, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[41]~89 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[41]~89, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[40]~92 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[40]~92, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[40]~91 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|StageOut[40]~91, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~2 , u0|vga_text_mode_controller_0|levelprint|Add4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~0 , u0|vga_text_mode_controller_0|levelprint|Add4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~3 , u0|vga_text_mode_controller_0|levelprint|Add4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~4 , u0|vga_text_mode_controller_0|levelprint|Add4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~5 , u0|vga_text_mode_controller_0|levelprint|Add4~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~6 , u0|vga_text_mode_controller_0|levelprint|Add4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~7 , u0|vga_text_mode_controller_0|levelprint|Add4~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~8 , u0|vga_text_mode_controller_0|levelprint|Add4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~9 , u0|vga_text_mode_controller_0|levelprint|Add4~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~10 , u0|vga_text_mode_controller_0|levelprint|Add4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~11 , u0|vga_text_mode_controller_0|levelprint|Add4~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~12 , u0|vga_text_mode_controller_0|levelprint|Add4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~13 , u0|vga_text_mode_controller_0|levelprint|Add4~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~14 , u0|vga_text_mode_controller_0|levelprint|Add4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~16 , u0|vga_text_mode_controller_0|levelprint|Add4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~18 , u0|vga_text_mode_controller_0|levelprint|Add4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~20 , u0|vga_text_mode_controller_0|levelprint|Add4~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~22 , u0|vga_text_mode_controller_0|levelprint|Add4~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~24 , u0|vga_text_mode_controller_0|levelprint|Add4~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add4~26 , u0|vga_text_mode_controller_0|levelprint|Add4~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~794 , u0|vga_text_mode_controller_0|levelprint|Mux3~794, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1007 , u0|vga_text_mode_controller_0|levelprint|Mux3~1007, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~795 , u0|vga_text_mode_controller_0|levelprint|Mux3~795, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~793 , u0|vga_text_mode_controller_0|levelprint|Mux3~793, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~796 , u0|vga_text_mode_controller_0|levelprint|Mux3~796, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~797 , u0|vga_text_mode_controller_0|levelprint|Mux3~797, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~799 , u0|vga_text_mode_controller_0|levelprint|Mux3~799, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~798 , u0|vga_text_mode_controller_0|levelprint|Mux3~798, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~800 , u0|vga_text_mode_controller_0|levelprint|Mux3~800, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~801 , u0|vga_text_mode_controller_0|levelprint|Mux3~801, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~802 , u0|vga_text_mode_controller_0|levelprint|Mux3~802, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~803 , u0|vga_text_mode_controller_0|levelprint|Mux3~803, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~808 , u0|vga_text_mode_controller_0|levelprint|Mux3~808, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~804 , u0|vga_text_mode_controller_0|levelprint|Mux3~804, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~806 , u0|vga_text_mode_controller_0|levelprint|Mux3~806, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~805 , u0|vga_text_mode_controller_0|levelprint|Mux3~805, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~807 , u0|vga_text_mode_controller_0|levelprint|Mux3~807, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~809 , u0|vga_text_mode_controller_0|levelprint|Mux3~809, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~791 , u0|vga_text_mode_controller_0|levelprint|Mux3~791, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~787 , u0|vga_text_mode_controller_0|levelprint|Mux3~787, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~789 , u0|vga_text_mode_controller_0|levelprint|Mux3~789, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~788 , u0|vga_text_mode_controller_0|levelprint|Mux3~788, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~790 , u0|vga_text_mode_controller_0|levelprint|Mux3~790, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~792 , u0|vga_text_mode_controller_0|levelprint|Mux3~792, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~810 , u0|vga_text_mode_controller_0|levelprint|Mux3~810, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~757 , u0|vga_text_mode_controller_0|levelprint|Mux3~757, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~756 , u0|vga_text_mode_controller_0|levelprint|Mux3~756, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~758 , u0|vga_text_mode_controller_0|levelprint|Mux3~758, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~759 , u0|vga_text_mode_controller_0|levelprint|Mux3~759, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~760 , u0|vga_text_mode_controller_0|levelprint|Mux3~760, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~748 , u0|vga_text_mode_controller_0|levelprint|Mux3~748, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~747 , u0|vga_text_mode_controller_0|levelprint|Mux3~747, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~749 , u0|vga_text_mode_controller_0|levelprint|Mux3~749, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1006 , u0|vga_text_mode_controller_0|levelprint|Mux3~1006, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~746 , u0|vga_text_mode_controller_0|levelprint|Mux3~746, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~750 , u0|vga_text_mode_controller_0|levelprint|Mux3~750, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~752 , u0|vga_text_mode_controller_0|levelprint|Mux3~752, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~753 , u0|vga_text_mode_controller_0|levelprint|Mux3~753, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~751 , u0|vga_text_mode_controller_0|levelprint|Mux3~751, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~754 , u0|vga_text_mode_controller_0|levelprint|Mux3~754, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~755 , u0|vga_text_mode_controller_0|levelprint|Mux3~755, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~741 , u0|vga_text_mode_controller_0|levelprint|Mux3~741, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~742 , u0|vga_text_mode_controller_0|levelprint|Mux3~742, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~744 , u0|vga_text_mode_controller_0|levelprint|Mux3~744, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~743 , u0|vga_text_mode_controller_0|levelprint|Mux3~743, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~745 , u0|vga_text_mode_controller_0|levelprint|Mux3~745, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~761 , u0|vga_text_mode_controller_0|levelprint|Mux3~761, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~766 , u0|vga_text_mode_controller_0|levelprint|Mux3~766, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~764 , u0|vga_text_mode_controller_0|levelprint|Mux3~764, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~763 , u0|vga_text_mode_controller_0|levelprint|Mux3~763, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~765 , u0|vga_text_mode_controller_0|levelprint|Mux3~765, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~762 , u0|vga_text_mode_controller_0|levelprint|Mux3~762, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~767 , u0|vga_text_mode_controller_0|levelprint|Mux3~767, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~769 , u0|vga_text_mode_controller_0|levelprint|Mux3~769, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~768 , u0|vga_text_mode_controller_0|levelprint|Mux3~768, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~770 , u0|vga_text_mode_controller_0|levelprint|Mux3~770, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~771 , u0|vga_text_mode_controller_0|levelprint|Mux3~771, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~772 , u0|vga_text_mode_controller_0|levelprint|Mux3~772, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~773 , u0|vga_text_mode_controller_0|levelprint|Mux3~773, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~774 , u0|vga_text_mode_controller_0|levelprint|Mux3~774, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~775 , u0|vga_text_mode_controller_0|levelprint|Mux3~775, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~776 , u0|vga_text_mode_controller_0|levelprint|Mux3~776, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~777 , u0|vga_text_mode_controller_0|levelprint|Mux3~777, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~783 , u0|vga_text_mode_controller_0|levelprint|Mux3~783, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~781 , u0|vga_text_mode_controller_0|levelprint|Mux3~781, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~782 , u0|vga_text_mode_controller_0|levelprint|Mux3~782, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~780 , u0|vga_text_mode_controller_0|levelprint|Mux3~780, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~784 , u0|vga_text_mode_controller_0|levelprint|Mux3~784, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~778 , u0|vga_text_mode_controller_0|levelprint|Mux3~778, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~779 , u0|vga_text_mode_controller_0|levelprint|Mux3~779, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~785 , u0|vga_text_mode_controller_0|levelprint|Mux3~785, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~786 , u0|vga_text_mode_controller_0|levelprint|Mux3~786, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~811 , u0|vga_text_mode_controller_0|levelprint|Mux3~811, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~944 , u0|vga_text_mode_controller_0|levelprint|Mux3~944, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~941 , u0|vga_text_mode_controller_0|levelprint|Mux3~941, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~942 , u0|vga_text_mode_controller_0|levelprint|Mux3~942, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~943 , u0|vga_text_mode_controller_0|levelprint|Mux3~943, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~940 , u0|vga_text_mode_controller_0|levelprint|Mux3~940, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~945 , u0|vga_text_mode_controller_0|levelprint|Mux3~945, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~934 , u0|vga_text_mode_controller_0|levelprint|Mux3~934, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~936 , u0|vga_text_mode_controller_0|levelprint|Mux3~936, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~935 , u0|vga_text_mode_controller_0|levelprint|Mux3~935, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~937 , u0|vga_text_mode_controller_0|levelprint|Mux3~937, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~938 , u0|vga_text_mode_controller_0|levelprint|Mux3~938, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~939 , u0|vga_text_mode_controller_0|levelprint|Mux3~939, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~946 , u0|vga_text_mode_controller_0|levelprint|Mux3~946, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~930 , u0|vga_text_mode_controller_0|levelprint|Mux3~930, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~929 , u0|vga_text_mode_controller_0|levelprint|Mux3~929, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~931 , u0|vga_text_mode_controller_0|levelprint|Mux3~931, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~932 , u0|vga_text_mode_controller_0|levelprint|Mux3~932, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~928 , u0|vga_text_mode_controller_0|levelprint|Mux3~928, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~933 , u0|vga_text_mode_controller_0|levelprint|Mux3~933, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~947 , u0|vga_text_mode_controller_0|levelprint|Mux3~947, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~951 , u0|vga_text_mode_controller_0|levelprint|Mux3~951, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~949 , u0|vga_text_mode_controller_0|levelprint|Mux3~949, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~948 , u0|vga_text_mode_controller_0|levelprint|Mux3~948, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~950 , u0|vga_text_mode_controller_0|levelprint|Mux3~950, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~952 , u0|vga_text_mode_controller_0|levelprint|Mux3~952, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~953 , u0|vga_text_mode_controller_0|levelprint|Mux3~953, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~976 , u0|vga_text_mode_controller_0|levelprint|Mux3~976, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~977 , u0|vga_text_mode_controller_0|levelprint|Mux3~977, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~857 , u0|vga_text_mode_controller_0|levelprint|Mux3~857, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~978 , u0|vga_text_mode_controller_0|levelprint|Mux3~978, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~979 , u0|vga_text_mode_controller_0|levelprint|Mux3~979, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~958 , u0|vga_text_mode_controller_0|levelprint|Mux3~958, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~959 , u0|vga_text_mode_controller_0|levelprint|Mux3~959, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~960 , u0|vga_text_mode_controller_0|levelprint|Mux3~960, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~961 , u0|vga_text_mode_controller_0|levelprint|Mux3~961, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~957 , u0|vga_text_mode_controller_0|levelprint|Mux3~957, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~962 , u0|vga_text_mode_controller_0|levelprint|Mux3~962, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~965 , u0|vga_text_mode_controller_0|levelprint|Mux3~965, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~967 , u0|vga_text_mode_controller_0|levelprint|Mux3~967, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~966 , u0|vga_text_mode_controller_0|levelprint|Mux3~966, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~968 , u0|vga_text_mode_controller_0|levelprint|Mux3~968, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~969 , u0|vga_text_mode_controller_0|levelprint|Mux3~969, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~970 , u0|vga_text_mode_controller_0|levelprint|Mux3~970, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~963 , u0|vga_text_mode_controller_0|levelprint|Mux3~963, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~535 , u0|vga_text_mode_controller_0|levelprint|Mux3~535, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~964 , u0|vga_text_mode_controller_0|levelprint|Mux3~964, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~971 , u0|vga_text_mode_controller_0|levelprint|Mux3~971, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~972 , u0|vga_text_mode_controller_0|levelprint|Mux3~972, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~973 , u0|vga_text_mode_controller_0|levelprint|Mux3~973, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~974 , u0|vga_text_mode_controller_0|levelprint|Mux3~974, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~954 , u0|vga_text_mode_controller_0|levelprint|Mux3~954, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~955 , u0|vga_text_mode_controller_0|levelprint|Mux3~955, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~956 , u0|vga_text_mode_controller_0|levelprint|Mux3~956, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~975 , u0|vga_text_mode_controller_0|levelprint|Mux3~975, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~980 , u0|vga_text_mode_controller_0|levelprint|Mux3~980, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~855 , u0|vga_text_mode_controller_0|levelprint|Mux3~855, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~854 , u0|vga_text_mode_controller_0|levelprint|Mux3~854, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~856 , u0|vga_text_mode_controller_0|levelprint|Mux3~856, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~858 , u0|vga_text_mode_controller_0|levelprint|Mux3~858, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~859 , u0|vga_text_mode_controller_0|levelprint|Mux3~859, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~814 , u0|vga_text_mode_controller_0|levelprint|Mux3~814, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~813 , u0|vga_text_mode_controller_0|levelprint|Mux3~813, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~815 , u0|vga_text_mode_controller_0|levelprint|Mux3~815, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~816 , u0|vga_text_mode_controller_0|levelprint|Mux3~816, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~812 , u0|vga_text_mode_controller_0|levelprint|Mux3~812, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~817 , u0|vga_text_mode_controller_0|levelprint|Mux3~817, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~829 , u0|vga_text_mode_controller_0|levelprint|Mux3~829, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~826 , u0|vga_text_mode_controller_0|levelprint|Mux3~826, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~827 , u0|vga_text_mode_controller_0|levelprint|Mux3~827, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~828 , u0|vga_text_mode_controller_0|levelprint|Mux3~828, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~825 , u0|vga_text_mode_controller_0|levelprint|Mux3~825, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~830 , u0|vga_text_mode_controller_0|levelprint|Mux3~830, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1009 , u0|vga_text_mode_controller_0|levelprint|Mux3~1009, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1008 , u0|vga_text_mode_controller_0|levelprint|Mux3~1008, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~818 , u0|vga_text_mode_controller_0|levelprint|Mux3~818, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~820 , u0|vga_text_mode_controller_0|levelprint|Mux3~820, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~819 , u0|vga_text_mode_controller_0|levelprint|Mux3~819, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~821 , u0|vga_text_mode_controller_0|levelprint|Mux3~821, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~822 , u0|vga_text_mode_controller_0|levelprint|Mux3~822, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~823 , u0|vga_text_mode_controller_0|levelprint|Mux3~823, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~824 , u0|vga_text_mode_controller_0|levelprint|Mux3~824, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~831 , u0|vga_text_mode_controller_0|levelprint|Mux3~831, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~843 , u0|vga_text_mode_controller_0|levelprint|Mux3~843, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~844 , u0|vga_text_mode_controller_0|levelprint|Mux3~844, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~845 , u0|vga_text_mode_controller_0|levelprint|Mux3~845, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~846 , u0|vga_text_mode_controller_0|levelprint|Mux3~846, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~842 , u0|vga_text_mode_controller_0|levelprint|Mux3~842, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~847 , u0|vga_text_mode_controller_0|levelprint|Mux3~847, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~840 , u0|vga_text_mode_controller_0|levelprint|Mux3~840, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~838 , u0|vga_text_mode_controller_0|levelprint|Mux3~838, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~839 , u0|vga_text_mode_controller_0|levelprint|Mux3~839, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~841 , u0|vga_text_mode_controller_0|levelprint|Mux3~841, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~848 , u0|vga_text_mode_controller_0|levelprint|Mux3~848, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~851 , u0|vga_text_mode_controller_0|levelprint|Mux3~851, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~849 , u0|vga_text_mode_controller_0|levelprint|Mux3~849, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~850 , u0|vga_text_mode_controller_0|levelprint|Mux3~850, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~852 , u0|vga_text_mode_controller_0|levelprint|Mux3~852, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~832 , u0|vga_text_mode_controller_0|levelprint|Mux3~832, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~836 , u0|vga_text_mode_controller_0|levelprint|Mux3~836, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~834 , u0|vga_text_mode_controller_0|levelprint|Mux3~834, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~833 , u0|vga_text_mode_controller_0|levelprint|Mux3~833, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~835 , u0|vga_text_mode_controller_0|levelprint|Mux3~835, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~837 , u0|vga_text_mode_controller_0|levelprint|Mux3~837, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~853 , u0|vga_text_mode_controller_0|levelprint|Mux3~853, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1018 , u0|vga_text_mode_controller_0|levelprint|Mux3~1018, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1019 , u0|vga_text_mode_controller_0|levelprint|Mux3~1019, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~902 , u0|vga_text_mode_controller_0|levelprint|Mux3~902, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~898 , u0|vga_text_mode_controller_0|levelprint|Mux3~898, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~899 , u0|vga_text_mode_controller_0|levelprint|Mux3~899, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~900 , u0|vga_text_mode_controller_0|levelprint|Mux3~900, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~901 , u0|vga_text_mode_controller_0|levelprint|Mux3~901, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~903 , u0|vga_text_mode_controller_0|levelprint|Mux3~903, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~896 , u0|vga_text_mode_controller_0|levelprint|Mux3~896, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~894 , u0|vga_text_mode_controller_0|levelprint|Mux3~894, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~895 , u0|vga_text_mode_controller_0|levelprint|Mux3~895, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~893 , u0|vga_text_mode_controller_0|levelprint|Mux3~893, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~897 , u0|vga_text_mode_controller_0|levelprint|Mux3~897, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1016 , u0|vga_text_mode_controller_0|levelprint|Mux3~1016, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1017 , u0|vga_text_mode_controller_0|levelprint|Mux3~1017, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1014 , u0|vga_text_mode_controller_0|levelprint|Mux3~1014, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1015 , u0|vga_text_mode_controller_0|levelprint|Mux3~1015, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~883 , u0|vga_text_mode_controller_0|levelprint|Mux3~883, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~885 , u0|vga_text_mode_controller_0|levelprint|Mux3~885, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~884 , u0|vga_text_mode_controller_0|levelprint|Mux3~884, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~886 , u0|vga_text_mode_controller_0|levelprint|Mux3~886, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~887 , u0|vga_text_mode_controller_0|levelprint|Mux3~887, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~888 , u0|vga_text_mode_controller_0|levelprint|Mux3~888, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~880 , u0|vga_text_mode_controller_0|levelprint|Mux3~880, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~881 , u0|vga_text_mode_controller_0|levelprint|Mux3~881, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~882 , u0|vga_text_mode_controller_0|levelprint|Mux3~882, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~889 , u0|vga_text_mode_controller_0|levelprint|Mux3~889, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~890 , u0|vga_text_mode_controller_0|levelprint|Mux3~890, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~891 , u0|vga_text_mode_controller_0|levelprint|Mux3~891, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~875 , u0|vga_text_mode_controller_0|levelprint|Mux3~875, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~876 , u0|vga_text_mode_controller_0|levelprint|Mux3~876, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~877 , u0|vga_text_mode_controller_0|levelprint|Mux3~877, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~878 , u0|vga_text_mode_controller_0|levelprint|Mux3~878, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~879 , u0|vga_text_mode_controller_0|levelprint|Mux3~879, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~892 , u0|vga_text_mode_controller_0|levelprint|Mux3~892, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~904 , u0|vga_text_mode_controller_0|levelprint|Mux3~904, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~863 , u0|vga_text_mode_controller_0|levelprint|Mux3~863, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~864 , u0|vga_text_mode_controller_0|levelprint|Mux3~864, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~865 , u0|vga_text_mode_controller_0|levelprint|Mux3~865, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~866 , u0|vga_text_mode_controller_0|levelprint|Mux3~866, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~242 , u0|vga_text_mode_controller_0|levelprint|Mux3~242, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~862 , u0|vga_text_mode_controller_0|levelprint|Mux3~862, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~867 , u0|vga_text_mode_controller_0|levelprint|Mux3~867, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~868 , u0|vga_text_mode_controller_0|levelprint|Mux3~868, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~872 , u0|vga_text_mode_controller_0|levelprint|Mux3~872, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~870 , u0|vga_text_mode_controller_0|levelprint|Mux3~870, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~869 , u0|vga_text_mode_controller_0|levelprint|Mux3~869, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~871 , u0|vga_text_mode_controller_0|levelprint|Mux3~871, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~873 , u0|vga_text_mode_controller_0|levelprint|Mux3~873, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~860 , u0|vga_text_mode_controller_0|levelprint|Mux3~860, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~861 , u0|vga_text_mode_controller_0|levelprint|Mux3~861, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~874 , u0|vga_text_mode_controller_0|levelprint|Mux3~874, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~905 , u0|vga_text_mode_controller_0|levelprint|Mux3~905, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~907 , u0|vga_text_mode_controller_0|levelprint|Mux3~907, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~906 , u0|vga_text_mode_controller_0|levelprint|Mux3~906, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~908 , u0|vga_text_mode_controller_0|levelprint|Mux3~908, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~909 , u0|vga_text_mode_controller_0|levelprint|Mux3~909, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~910 , u0|vga_text_mode_controller_0|levelprint|Mux3~910, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~921 , u0|vga_text_mode_controller_0|levelprint|Mux3~921, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~922 , u0|vga_text_mode_controller_0|levelprint|Mux3~922, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~920 , u0|vga_text_mode_controller_0|levelprint|Mux3~920, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~923 , u0|vga_text_mode_controller_0|levelprint|Mux3~923, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~924 , u0|vga_text_mode_controller_0|levelprint|Mux3~924, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~917 , u0|vga_text_mode_controller_0|levelprint|Mux3~917, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~914 , u0|vga_text_mode_controller_0|levelprint|Mux3~914, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~915 , u0|vga_text_mode_controller_0|levelprint|Mux3~915, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~916 , u0|vga_text_mode_controller_0|levelprint|Mux3~916, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~918 , u0|vga_text_mode_controller_0|levelprint|Mux3~918, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~911 , u0|vga_text_mode_controller_0|levelprint|Mux3~911, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~912 , u0|vga_text_mode_controller_0|levelprint|Mux3~912, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~913 , u0|vga_text_mode_controller_0|levelprint|Mux3~913, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~919 , u0|vga_text_mode_controller_0|levelprint|Mux3~919, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~925 , u0|vga_text_mode_controller_0|levelprint|Mux3~925, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~926 , u0|vga_text_mode_controller_0|levelprint|Mux3~926, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~927 , u0|vga_text_mode_controller_0|levelprint|Mux3~927, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~981 , u0|vga_text_mode_controller_0|levelprint|Mux3~981, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~536 , u0|vga_text_mode_controller_0|levelprint|Mux3~536, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~499 , u0|vga_text_mode_controller_0|levelprint|Mux3~499, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1026 , u0|vga_text_mode_controller_0|levelprint|Mux3~1026, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1027 , u0|vga_text_mode_controller_0|levelprint|Mux3~1027, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~505 , u0|vga_text_mode_controller_0|levelprint|Mux3~505, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~506 , u0|vga_text_mode_controller_0|levelprint|Mux3~506, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~507 , u0|vga_text_mode_controller_0|levelprint|Mux3~507, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~508 , u0|vga_text_mode_controller_0|levelprint|Mux3~508, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~490 , u0|vga_text_mode_controller_0|levelprint|Mux3~490, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~503 , u0|vga_text_mode_controller_0|levelprint|Mux3~503, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~504 , u0|vga_text_mode_controller_0|levelprint|Mux3~504, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~509 , u0|vga_text_mode_controller_0|levelprint|Mux3~509, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~510 , u0|vga_text_mode_controller_0|levelprint|Mux3~510, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~511 , u0|vga_text_mode_controller_0|levelprint|Mux3~511, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~487 , u0|vga_text_mode_controller_0|levelprint|Mux3~487, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~488 , u0|vga_text_mode_controller_0|levelprint|Mux3~488, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~489 , u0|vga_text_mode_controller_0|levelprint|Mux3~489, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~500 , u0|vga_text_mode_controller_0|levelprint|Mux3~500, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~501 , u0|vga_text_mode_controller_0|levelprint|Mux3~501, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~491 , u0|vga_text_mode_controller_0|levelprint|Mux3~491, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~494 , u0|vga_text_mode_controller_0|levelprint|Mux3~494, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~493 , u0|vga_text_mode_controller_0|levelprint|Mux3~493, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~495 , u0|vga_text_mode_controller_0|levelprint|Mux3~495, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~496 , u0|vga_text_mode_controller_0|levelprint|Mux3~496, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~492 , u0|vga_text_mode_controller_0|levelprint|Mux3~492, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~497 , u0|vga_text_mode_controller_0|levelprint|Mux3~497, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~498 , u0|vga_text_mode_controller_0|levelprint|Mux3~498, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~502 , u0|vga_text_mode_controller_0|levelprint|Mux3~502, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~512 , u0|vga_text_mode_controller_0|levelprint|Mux3~512, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~523 , u0|vga_text_mode_controller_0|levelprint|Mux3~523, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~524 , u0|vga_text_mode_controller_0|levelprint|Mux3~524, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~525 , u0|vga_text_mode_controller_0|levelprint|Mux3~525, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~526 , u0|vga_text_mode_controller_0|levelprint|Mux3~526, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~522 , u0|vga_text_mode_controller_0|levelprint|Mux3~522, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~527 , u0|vga_text_mode_controller_0|levelprint|Mux3~527, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~518 , u0|vga_text_mode_controller_0|levelprint|Mux3~518, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~519 , u0|vga_text_mode_controller_0|levelprint|Mux3~519, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~520 , u0|vga_text_mode_controller_0|levelprint|Mux3~520, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~521 , u0|vga_text_mode_controller_0|levelprint|Mux3~521, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~528 , u0|vga_text_mode_controller_0|levelprint|Mux3~528, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~530 , u0|vga_text_mode_controller_0|levelprint|Mux3~530, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~529 , u0|vga_text_mode_controller_0|levelprint|Mux3~529, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~531 , u0|vga_text_mode_controller_0|levelprint|Mux3~531, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~514 , u0|vga_text_mode_controller_0|levelprint|Mux3~514, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~398 , u0|vga_text_mode_controller_0|levelprint|Mux3~398, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~515 , u0|vga_text_mode_controller_0|levelprint|Mux3~515, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~513 , u0|vga_text_mode_controller_0|levelprint|Mux3~513, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~516 , u0|vga_text_mode_controller_0|levelprint|Mux3~516, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~517 , u0|vga_text_mode_controller_0|levelprint|Mux3~517, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~532 , u0|vga_text_mode_controller_0|levelprint|Mux3~532, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~476 , u0|vga_text_mode_controller_0|levelprint|Mux3~476, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~475 , u0|vga_text_mode_controller_0|levelprint|Mux3~475, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~478 , u0|vga_text_mode_controller_0|levelprint|Mux3~478, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~477 , u0|vga_text_mode_controller_0|levelprint|Mux3~477, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~479 , u0|vga_text_mode_controller_0|levelprint|Mux3~479, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~473 , u0|vga_text_mode_controller_0|levelprint|Mux3~473, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~474 , u0|vga_text_mode_controller_0|levelprint|Mux3~474, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1028 , u0|vga_text_mode_controller_0|levelprint|Mux3~1028, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1029 , u0|vga_text_mode_controller_0|levelprint|Mux3~1029, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~480 , u0|vga_text_mode_controller_0|levelprint|Mux3~480, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~471 , u0|vga_text_mode_controller_0|levelprint|Mux3~471, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~467 , u0|vga_text_mode_controller_0|levelprint|Mux3~467, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~468 , u0|vga_text_mode_controller_0|levelprint|Mux3~468, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~469 , u0|vga_text_mode_controller_0|levelprint|Mux3~469, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~470 , u0|vga_text_mode_controller_0|levelprint|Mux3~470, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~472 , u0|vga_text_mode_controller_0|levelprint|Mux3~472, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~482 , u0|vga_text_mode_controller_0|levelprint|Mux3~482, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~481 , u0|vga_text_mode_controller_0|levelprint|Mux3~481, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~484 , u0|vga_text_mode_controller_0|levelprint|Mux3~484, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~483 , u0|vga_text_mode_controller_0|levelprint|Mux3~483, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~485 , u0|vga_text_mode_controller_0|levelprint|Mux3~485, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~486 , u0|vga_text_mode_controller_0|levelprint|Mux3~486, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~533 , u0|vga_text_mode_controller_0|levelprint|Mux3~533, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~424 , u0|vga_text_mode_controller_0|levelprint|Mux3~424, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~423 , u0|vga_text_mode_controller_0|levelprint|Mux3~423, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~425 , u0|vga_text_mode_controller_0|levelprint|Mux3~425, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~422 , u0|vga_text_mode_controller_0|levelprint|Mux3~422, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~426 , u0|vga_text_mode_controller_0|levelprint|Mux3~426, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~427 , u0|vga_text_mode_controller_0|levelprint|Mux3~427, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~433 , u0|vga_text_mode_controller_0|levelprint|Mux3~433, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~434 , u0|vga_text_mode_controller_0|levelprint|Mux3~434, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~435 , u0|vga_text_mode_controller_0|levelprint|Mux3~435, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~436 , u0|vga_text_mode_controller_0|levelprint|Mux3~436, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~437 , u0|vga_text_mode_controller_0|levelprint|Mux3~437, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~428 , u0|vga_text_mode_controller_0|levelprint|Mux3~428, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~430 , u0|vga_text_mode_controller_0|levelprint|Mux3~430, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~429 , u0|vga_text_mode_controller_0|levelprint|Mux3~429, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~431 , u0|vga_text_mode_controller_0|levelprint|Mux3~431, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~432 , u0|vga_text_mode_controller_0|levelprint|Mux3~432, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~438 , u0|vga_text_mode_controller_0|levelprint|Mux3~438, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~440 , u0|vga_text_mode_controller_0|levelprint|Mux3~440, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~439 , u0|vga_text_mode_controller_0|levelprint|Mux3~439, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~441 , u0|vga_text_mode_controller_0|levelprint|Mux3~441, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~442 , u0|vga_text_mode_controller_0|levelprint|Mux3~442, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~443 , u0|vga_text_mode_controller_0|levelprint|Mux3~443, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~444 , u0|vga_text_mode_controller_0|levelprint|Mux3~444, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~417 , u0|vga_text_mode_controller_0|levelprint|Mux3~417, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~418 , u0|vga_text_mode_controller_0|levelprint|Mux3~418, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~419 , u0|vga_text_mode_controller_0|levelprint|Mux3~419, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~420 , u0|vga_text_mode_controller_0|levelprint|Mux3~420, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~411 , u0|vga_text_mode_controller_0|levelprint|Mux3~411, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~413 , u0|vga_text_mode_controller_0|levelprint|Mux3~413, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~412 , u0|vga_text_mode_controller_0|levelprint|Mux3~412, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~414 , u0|vga_text_mode_controller_0|levelprint|Mux3~414, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~415 , u0|vga_text_mode_controller_0|levelprint|Mux3~415, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~407 , u0|vga_text_mode_controller_0|levelprint|Mux3~407, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~408 , u0|vga_text_mode_controller_0|levelprint|Mux3~408, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~406 , u0|vga_text_mode_controller_0|levelprint|Mux3~406, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~409 , u0|vga_text_mode_controller_0|levelprint|Mux3~409, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~410 , u0|vga_text_mode_controller_0|levelprint|Mux3~410, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~416 , u0|vga_text_mode_controller_0|levelprint|Mux3~416, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~404 , u0|vga_text_mode_controller_0|levelprint|Mux3~404, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~402 , u0|vga_text_mode_controller_0|levelprint|Mux3~402, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~401 , u0|vga_text_mode_controller_0|levelprint|Mux3~401, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~403 , u0|vga_text_mode_controller_0|levelprint|Mux3~403, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~405 , u0|vga_text_mode_controller_0|levelprint|Mux3~405, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~421 , u0|vga_text_mode_controller_0|levelprint|Mux3~421, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~445 , u0|vga_text_mode_controller_0|levelprint|Mux3~445, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~383 , u0|vga_text_mode_controller_0|levelprint|Mux3~383, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~384 , u0|vga_text_mode_controller_0|levelprint|Mux3~384, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~385 , u0|vga_text_mode_controller_0|levelprint|Mux3~385, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~382 , u0|vga_text_mode_controller_0|levelprint|Mux3~382, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~386 , u0|vga_text_mode_controller_0|levelprint|Mux3~386, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~387 , u0|vga_text_mode_controller_0|levelprint|Mux3~387, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~390 , u0|vga_text_mode_controller_0|levelprint|Mux3~390, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~389 , u0|vga_text_mode_controller_0|levelprint|Mux3~389, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~391 , u0|vga_text_mode_controller_0|levelprint|Mux3~391, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~392 , u0|vga_text_mode_controller_0|levelprint|Mux3~392, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~388 , u0|vga_text_mode_controller_0|levelprint|Mux3~388, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~393 , u0|vga_text_mode_controller_0|levelprint|Mux3~393, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~394 , u0|vga_text_mode_controller_0|levelprint|Mux3~394, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~395 , u0|vga_text_mode_controller_0|levelprint|Mux3~395, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~396 , u0|vga_text_mode_controller_0|levelprint|Mux3~396, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~397 , u0|vga_text_mode_controller_0|levelprint|Mux3~397, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~399 , u0|vga_text_mode_controller_0|levelprint|Mux3~399, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~376 , u0|vga_text_mode_controller_0|levelprint|Mux3~376, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~380 , u0|vga_text_mode_controller_0|levelprint|Mux3~380, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~378 , u0|vga_text_mode_controller_0|levelprint|Mux3~378, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~377 , u0|vga_text_mode_controller_0|levelprint|Mux3~377, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~379 , u0|vga_text_mode_controller_0|levelprint|Mux3~379, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~381 , u0|vga_text_mode_controller_0|levelprint|Mux3~381, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~400 , u0|vga_text_mode_controller_0|levelprint|Mux3~400, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~460 , u0|vga_text_mode_controller_0|levelprint|Mux3~460, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~461 , u0|vga_text_mode_controller_0|levelprint|Mux3~461, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~463 , u0|vga_text_mode_controller_0|levelprint|Mux3~463, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~462 , u0|vga_text_mode_controller_0|levelprint|Mux3~462, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~464 , u0|vga_text_mode_controller_0|levelprint|Mux3~464, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~446 , u0|vga_text_mode_controller_0|levelprint|Mux3~446, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~447 , u0|vga_text_mode_controller_0|levelprint|Mux3~447, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~450 , u0|vga_text_mode_controller_0|levelprint|Mux3~450, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~449 , u0|vga_text_mode_controller_0|levelprint|Mux3~449, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~451 , u0|vga_text_mode_controller_0|levelprint|Mux3~451, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~448 , u0|vga_text_mode_controller_0|levelprint|Mux3~448, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~452 , u0|vga_text_mode_controller_0|levelprint|Mux3~452, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~453 , u0|vga_text_mode_controller_0|levelprint|Mux3~453, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~457 , u0|vga_text_mode_controller_0|levelprint|Mux3~457, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~454 , u0|vga_text_mode_controller_0|levelprint|Mux3~454, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~455 , u0|vga_text_mode_controller_0|levelprint|Mux3~455, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~456 , u0|vga_text_mode_controller_0|levelprint|Mux3~456, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~458 , u0|vga_text_mode_controller_0|levelprint|Mux3~458, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~459 , u0|vga_text_mode_controller_0|levelprint|Mux3~459, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~465 , u0|vga_text_mode_controller_0|levelprint|Mux3~465, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~466 , u0|vga_text_mode_controller_0|levelprint|Mux3~466, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~534 , u0|vga_text_mode_controller_0|levelprint|Mux3~534, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~327 , u0|vga_text_mode_controller_0|levelprint|Mux3~327, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~328 , u0|vga_text_mode_controller_0|levelprint|Mux3~328, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~330 , u0|vga_text_mode_controller_0|levelprint|Mux3~330, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~329 , u0|vga_text_mode_controller_0|levelprint|Mux3~329, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~331 , u0|vga_text_mode_controller_0|levelprint|Mux3~331, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~313 , u0|vga_text_mode_controller_0|levelprint|Mux3~313, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~312 , u0|vga_text_mode_controller_0|levelprint|Mux3~312, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~314 , u0|vga_text_mode_controller_0|levelprint|Mux3~314, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~316 , u0|vga_text_mode_controller_0|levelprint|Mux3~316, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~315 , u0|vga_text_mode_controller_0|levelprint|Mux3~315, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~317 , u0|vga_text_mode_controller_0|levelprint|Mux3~317, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~318 , u0|vga_text_mode_controller_0|levelprint|Mux3~318, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~319 , u0|vga_text_mode_controller_0|levelprint|Mux3~319, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~324 , u0|vga_text_mode_controller_0|levelprint|Mux3~324, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~322 , u0|vga_text_mode_controller_0|levelprint|Mux3~322, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~321 , u0|vga_text_mode_controller_0|levelprint|Mux3~321, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~323 , u0|vga_text_mode_controller_0|levelprint|Mux3~323, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~320 , u0|vga_text_mode_controller_0|levelprint|Mux3~320, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~325 , u0|vga_text_mode_controller_0|levelprint|Mux3~325, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~326 , u0|vga_text_mode_controller_0|levelprint|Mux3~326, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~332 , u0|vga_text_mode_controller_0|levelprint|Mux3~332, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~333 , u0|vga_text_mode_controller_0|levelprint|Mux3~333, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~334 , u0|vga_text_mode_controller_0|levelprint|Mux3~334, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~346 , u0|vga_text_mode_controller_0|levelprint|Mux3~346, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~347 , u0|vga_text_mode_controller_0|levelprint|Mux3~347, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~340 , u0|vga_text_mode_controller_0|levelprint|Mux3~340, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~341 , u0|vga_text_mode_controller_0|levelprint|Mux3~341, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~342 , u0|vga_text_mode_controller_0|levelprint|Mux3~342, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~343 , u0|vga_text_mode_controller_0|levelprint|Mux3~343, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~344 , u0|vga_text_mode_controller_0|levelprint|Mux3~344, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~338 , u0|vga_text_mode_controller_0|levelprint|Mux3~338, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~336 , u0|vga_text_mode_controller_0|levelprint|Mux3~336, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~337 , u0|vga_text_mode_controller_0|levelprint|Mux3~337, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~335 , u0|vga_text_mode_controller_0|levelprint|Mux3~335, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~339 , u0|vga_text_mode_controller_0|levelprint|Mux3~339, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~345 , u0|vga_text_mode_controller_0|levelprint|Mux3~345, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~348 , u0|vga_text_mode_controller_0|levelprint|Mux3~348, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~357 , u0|vga_text_mode_controller_0|levelprint|Mux3~357, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~994 , u0|vga_text_mode_controller_0|levelprint|Mux3~994, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~995 , u0|vga_text_mode_controller_0|levelprint|Mux3~995, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~358 , u0|vga_text_mode_controller_0|levelprint|Mux3~358, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1032 , u0|vga_text_mode_controller_0|levelprint|Mux3~1032, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1033 , u0|vga_text_mode_controller_0|levelprint|Mux3~1033, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~354 , u0|vga_text_mode_controller_0|levelprint|Mux3~354, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~355 , u0|vga_text_mode_controller_0|levelprint|Mux3~355, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~352 , u0|vga_text_mode_controller_0|levelprint|Mux3~352, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1010 , u0|vga_text_mode_controller_0|levelprint|Mux3~1010, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~353 , u0|vga_text_mode_controller_0|levelprint|Mux3~353, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~356 , u0|vga_text_mode_controller_0|levelprint|Mux3~356, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~349 , u0|vga_text_mode_controller_0|levelprint|Mux3~349, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~350 , u0|vga_text_mode_controller_0|levelprint|Mux3~350, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~351 , u0|vga_text_mode_controller_0|levelprint|Mux3~351, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~359 , u0|vga_text_mode_controller_0|levelprint|Mux3~359, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~360 , u0|vga_text_mode_controller_0|levelprint|Mux3~360, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add21~0 , u0|vga_text_mode_controller_0|levelprint|Add21~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~361 , u0|vga_text_mode_controller_0|levelprint|Mux3~361, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~362 , u0|vga_text_mode_controller_0|levelprint|Mux3~362, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~363 , u0|vga_text_mode_controller_0|levelprint|Mux3~363, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~372 , u0|vga_text_mode_controller_0|levelprint|Mux3~372, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~996 , u0|vga_text_mode_controller_0|levelprint|Mux3~996, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~373 , u0|vga_text_mode_controller_0|levelprint|Mux3~373, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~365 , u0|vga_text_mode_controller_0|levelprint|Mux3~365, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~364 , u0|vga_text_mode_controller_0|levelprint|Mux3~364, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~366 , u0|vga_text_mode_controller_0|levelprint|Mux3~366, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~367 , u0|vga_text_mode_controller_0|levelprint|Mux3~367, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~368 , u0|vga_text_mode_controller_0|levelprint|Mux3~368, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~370 , u0|vga_text_mode_controller_0|levelprint|Mux3~370, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1030 , u0|vga_text_mode_controller_0|levelprint|Mux3~1030, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~369 , u0|vga_text_mode_controller_0|levelprint|Mux3~369, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1031 , u0|vga_text_mode_controller_0|levelprint|Mux3~1031, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~371 , u0|vga_text_mode_controller_0|levelprint|Mux3~371, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~374 , u0|vga_text_mode_controller_0|levelprint|Mux3~374, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~375 , u0|vga_text_mode_controller_0|levelprint|Mux3~375, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~537 , u0|vga_text_mode_controller_0|levelprint|Mux3~537, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~538 , u0|vga_text_mode_controller_0|levelprint|Mux3~538, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~108 , u0|vga_text_mode_controller_0|levelprint|Mux6~108, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~539 , u0|vga_text_mode_controller_0|levelprint|Mux3~539, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~540 , u0|vga_text_mode_controller_0|levelprint|Mux3~540, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~541 , u0|vga_text_mode_controller_0|levelprint|Mux3~541, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~542 , u0|vga_text_mode_controller_0|levelprint|Mux3~542, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~545 , u0|vga_text_mode_controller_0|levelprint|Mux3~545, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~546 , u0|vga_text_mode_controller_0|levelprint|Mux3~546, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~544 , u0|vga_text_mode_controller_0|levelprint|Mux3~544, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~543 , u0|vga_text_mode_controller_0|levelprint|Mux3~543, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1024 , u0|vga_text_mode_controller_0|levelprint|Mux3~1024, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1025 , u0|vga_text_mode_controller_0|levelprint|Mux3~1025, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~547 , u0|vga_text_mode_controller_0|levelprint|Mux3~547, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~557 , u0|vga_text_mode_controller_0|levelprint|Mux3~557, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~555 , u0|vga_text_mode_controller_0|levelprint|Mux3~555, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~554 , u0|vga_text_mode_controller_0|levelprint|Mux3~554, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~556 , u0|vga_text_mode_controller_0|levelprint|Mux3~556, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~998 , u0|vga_text_mode_controller_0|levelprint|Mux3~998, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~558 , u0|vga_text_mode_controller_0|levelprint|Mux3~558, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~561 , u0|vga_text_mode_controller_0|levelprint|Mux3~561, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~195 , u0|vga_text_mode_controller_0|levelprint|Mux3~195, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~559 , u0|vga_text_mode_controller_0|levelprint|Mux3~559, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~560 , u0|vga_text_mode_controller_0|levelprint|Mux3~560, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~562 , u0|vga_text_mode_controller_0|levelprint|Mux3~562, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~999 , u0|vga_text_mode_controller_0|levelprint|Mux3~999, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1022 , u0|vga_text_mode_controller_0|levelprint|Mux3~1022, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1023 , u0|vga_text_mode_controller_0|levelprint|Mux3~1023, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~563 , u0|vga_text_mode_controller_0|levelprint|Mux3~563, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~564 , u0|vga_text_mode_controller_0|levelprint|Mux3~564, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~565 , u0|vga_text_mode_controller_0|levelprint|Mux3~565, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~566 , u0|vga_text_mode_controller_0|levelprint|Mux3~566, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~567 , u0|vga_text_mode_controller_0|levelprint|Mux3~567, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~568 , u0|vga_text_mode_controller_0|levelprint|Mux3~568, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~548 , u0|vga_text_mode_controller_0|levelprint|Mux3~548, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~997 , u0|vga_text_mode_controller_0|levelprint|Mux3~997, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~549 , u0|vga_text_mode_controller_0|levelprint|Mux3~549, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~550 , u0|vga_text_mode_controller_0|levelprint|Mux3~550, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~551 , u0|vga_text_mode_controller_0|levelprint|Mux3~551, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~552 , u0|vga_text_mode_controller_0|levelprint|Mux3~552, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~553 , u0|vga_text_mode_controller_0|levelprint|Mux3~553, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~569 , u0|vga_text_mode_controller_0|levelprint|Mux3~569, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~570 , u0|vga_text_mode_controller_0|levelprint|Mux3~570, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~571 , u0|vga_text_mode_controller_0|levelprint|Mux3~571, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~572 , u0|vga_text_mode_controller_0|levelprint|Mux3~572, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1011 , u0|vga_text_mode_controller_0|levelprint|Mux3~1011, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~573 , u0|vga_text_mode_controller_0|levelprint|Mux3~573, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~574 , u0|vga_text_mode_controller_0|levelprint|Mux3~574, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~624 , u0|vga_text_mode_controller_0|levelprint|Mux3~624, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~623 , u0|vga_text_mode_controller_0|levelprint|Mux3~623, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~625 , u0|vga_text_mode_controller_0|levelprint|Mux3~625, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~617 , u0|vga_text_mode_controller_0|levelprint|Mux3~617, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~616 , u0|vga_text_mode_controller_0|levelprint|Mux3~616, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~618 , u0|vga_text_mode_controller_0|levelprint|Mux3~618, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~619 , u0|vga_text_mode_controller_0|levelprint|Mux3~619, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~620 , u0|vga_text_mode_controller_0|levelprint|Mux3~620, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~621 , u0|vga_text_mode_controller_0|levelprint|Mux3~621, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~622 , u0|vga_text_mode_controller_0|levelprint|Mux3~622, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~626 , u0|vga_text_mode_controller_0|levelprint|Mux3~626, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~607 , u0|vga_text_mode_controller_0|levelprint|Mux3~607, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~605 , u0|vga_text_mode_controller_0|levelprint|Mux3~605, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~604 , u0|vga_text_mode_controller_0|levelprint|Mux3~604, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~606 , u0|vga_text_mode_controller_0|levelprint|Mux3~606, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~608 , u0|vga_text_mode_controller_0|levelprint|Mux3~608, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~602 , u0|vga_text_mode_controller_0|levelprint|Mux3~602, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~601 , u0|vga_text_mode_controller_0|levelprint|Mux3~601, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~609 , u0|vga_text_mode_controller_0|levelprint|Mux3~609, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~610 , u0|vga_text_mode_controller_0|levelprint|Mux3~610, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~603 , u0|vga_text_mode_controller_0|levelprint|Mux3~603, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~612 , u0|vga_text_mode_controller_0|levelprint|Mux3~612, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~611 , u0|vga_text_mode_controller_0|levelprint|Mux3~611, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~613 , u0|vga_text_mode_controller_0|levelprint|Mux3~613, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~614 , u0|vga_text_mode_controller_0|levelprint|Mux3~614, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~588 , u0|vga_text_mode_controller_0|levelprint|Mux3~588, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~586 , u0|vga_text_mode_controller_0|levelprint|Mux3~586, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~585 , u0|vga_text_mode_controller_0|levelprint|Mux3~585, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~587 , u0|vga_text_mode_controller_0|levelprint|Mux3~587, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1000 , u0|vga_text_mode_controller_0|levelprint|Mux3~1000, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~590 , u0|vga_text_mode_controller_0|levelprint|Mux3~590, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~591 , u0|vga_text_mode_controller_0|levelprint|Mux3~591, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~593 , u0|vga_text_mode_controller_0|levelprint|Mux3~593, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~592 , u0|vga_text_mode_controller_0|levelprint|Mux3~592, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~594 , u0|vga_text_mode_controller_0|levelprint|Mux3~594, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~595 , u0|vga_text_mode_controller_0|levelprint|Mux3~595, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~596 , u0|vga_text_mode_controller_0|levelprint|Mux3~596, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~589 , u0|vga_text_mode_controller_0|levelprint|Mux3~589, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~597 , u0|vga_text_mode_controller_0|levelprint|Mux3~597, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~598 , u0|vga_text_mode_controller_0|levelprint|Mux3~598, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|Equal0~0 , u0|vga_text_mode_controller_0|our_vga|Equal0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~599 , u0|vga_text_mode_controller_0|levelprint|Mux3~599, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~600 , u0|vga_text_mode_controller_0|levelprint|Mux3~600, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~615 , u0|vga_text_mode_controller_0|levelprint|Mux3~615, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~578 , u0|vga_text_mode_controller_0|levelprint|Mux3~578, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~579 , u0|vga_text_mode_controller_0|levelprint|Mux3~579, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~576 , u0|vga_text_mode_controller_0|levelprint|Mux3~576, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~577 , u0|vga_text_mode_controller_0|levelprint|Mux3~577, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~580 , u0|vga_text_mode_controller_0|levelprint|Mux3~580, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~575 , u0|vga_text_mode_controller_0|levelprint|Mux3~575, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~582 , u0|vga_text_mode_controller_0|levelprint|Mux3~582, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~581 , u0|vga_text_mode_controller_0|levelprint|Mux3~581, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~583 , u0|vga_text_mode_controller_0|levelprint|Mux3~583, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~584 , u0|vga_text_mode_controller_0|levelprint|Mux3~584, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~627 , u0|vga_text_mode_controller_0|levelprint|Mux3~627, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~677 , u0|vga_text_mode_controller_0|levelprint|Mux3~677, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~676 , u0|vga_text_mode_controller_0|levelprint|Mux3~676, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~675 , u0|vga_text_mode_controller_0|levelprint|Mux3~675, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~678 , u0|vga_text_mode_controller_0|levelprint|Mux3~678, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~668 , u0|vga_text_mode_controller_0|levelprint|Mux3~668, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1002 , u0|vga_text_mode_controller_0|levelprint|Mux3~1002, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~666 , u0|vga_text_mode_controller_0|levelprint|Mux3~666, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~665 , u0|vga_text_mode_controller_0|levelprint|Mux3~665, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~667 , u0|vga_text_mode_controller_0|levelprint|Mux3~667, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~669 , u0|vga_text_mode_controller_0|levelprint|Mux3~669, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~670 , u0|vga_text_mode_controller_0|levelprint|Mux3~670, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~671 , u0|vga_text_mode_controller_0|levelprint|Mux3~671, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~672 , u0|vga_text_mode_controller_0|levelprint|Mux3~672, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~673 , u0|vga_text_mode_controller_0|levelprint|Mux3~673, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~674 , u0|vga_text_mode_controller_0|levelprint|Mux3~674, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1001 , u0|vga_text_mode_controller_0|levelprint|Mux3~1001, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~662 , u0|vga_text_mode_controller_0|levelprint|Mux3~662, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~663 , u0|vga_text_mode_controller_0|levelprint|Mux3~663, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~664 , u0|vga_text_mode_controller_0|levelprint|Mux3~664, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~679 , u0|vga_text_mode_controller_0|levelprint|Mux3~679, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~633 , u0|vga_text_mode_controller_0|levelprint|Mux3~633, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~634 , u0|vga_text_mode_controller_0|levelprint|Mux3~634, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~635 , u0|vga_text_mode_controller_0|levelprint|Mux3~635, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~631 , u0|vga_text_mode_controller_0|levelprint|Mux3~631, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~632 , u0|vga_text_mode_controller_0|levelprint|Mux3~632, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~636 , u0|vga_text_mode_controller_0|levelprint|Mux3~636, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~637 , u0|vga_text_mode_controller_0|levelprint|Mux3~637, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~638 , u0|vga_text_mode_controller_0|levelprint|Mux3~638, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~639 , u0|vga_text_mode_controller_0|levelprint|Mux3~639, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~629 , u0|vga_text_mode_controller_0|levelprint|Mux3~629, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~628 , u0|vga_text_mode_controller_0|levelprint|Mux3~628, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~630 , u0|vga_text_mode_controller_0|levelprint|Mux3~630, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~640 , u0|vga_text_mode_controller_0|levelprint|Mux3~640, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~116 , u0|vga_text_mode_controller_0|levelprint|Mux6~116, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~117 , u0|vga_text_mode_controller_0|levelprint|Mux6~117, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~658 , u0|vga_text_mode_controller_0|levelprint|Mux3~658, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~118 , u0|vga_text_mode_controller_0|levelprint|Mux6~118, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~659 , u0|vga_text_mode_controller_0|levelprint|Mux3~659, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~112 , u0|vga_text_mode_controller_0|levelprint|Mux6~112, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~113 , u0|vga_text_mode_controller_0|levelprint|Mux6~113, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~654 , u0|vga_text_mode_controller_0|levelprint|Mux3~654, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~114 , u0|vga_text_mode_controller_0|levelprint|Mux6~114, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~655 , u0|vga_text_mode_controller_0|levelprint|Mux3~655, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~115 , u0|vga_text_mode_controller_0|levelprint|Mux6~115, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~656 , u0|vga_text_mode_controller_0|levelprint|Mux3~656, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~657 , u0|vga_text_mode_controller_0|levelprint|Mux3~657, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~652 , u0|vga_text_mode_controller_0|levelprint|Mux3~652, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~111 , u0|vga_text_mode_controller_0|levelprint|Mux6~111, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~653 , u0|vga_text_mode_controller_0|levelprint|Mux3~653, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~660 , u0|vga_text_mode_controller_0|levelprint|Mux3~660, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~645 , u0|vga_text_mode_controller_0|levelprint|Mux3~645, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~644 , u0|vga_text_mode_controller_0|levelprint|Mux3~644, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~646 , u0|vga_text_mode_controller_0|levelprint|Mux3~646, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~647 , u0|vga_text_mode_controller_0|levelprint|Mux3~647, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~648 , u0|vga_text_mode_controller_0|levelprint|Mux3~648, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~649 , u0|vga_text_mode_controller_0|levelprint|Mux3~649, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~650 , u0|vga_text_mode_controller_0|levelprint|Mux3~650, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1020 , u0|vga_text_mode_controller_0|levelprint|Mux3~1020, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1021 , u0|vga_text_mode_controller_0|levelprint|Mux3~1021, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~641 , u0|vga_text_mode_controller_0|levelprint|Mux3~641, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~642 , u0|vga_text_mode_controller_0|levelprint|Mux3~642, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~643 , u0|vga_text_mode_controller_0|levelprint|Mux3~643, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~651 , u0|vga_text_mode_controller_0|levelprint|Mux3~651, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~661 , u0|vga_text_mode_controller_0|levelprint|Mux3~661, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~680 , u0|vga_text_mode_controller_0|levelprint|Mux3~680, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~681 , u0|vga_text_mode_controller_0|levelprint|Mux3~681, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~684 , u0|vga_text_mode_controller_0|levelprint|Mux3~684, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~682 , u0|vga_text_mode_controller_0|levelprint|Mux3~682, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~683 , u0|vga_text_mode_controller_0|levelprint|Mux3~683, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1003 , u0|vga_text_mode_controller_0|levelprint|Mux3~1003, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~692 , u0|vga_text_mode_controller_0|levelprint|Mux3~692, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~691 , u0|vga_text_mode_controller_0|levelprint|Mux3~691, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~693 , u0|vga_text_mode_controller_0|levelprint|Mux3~693, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~694 , u0|vga_text_mode_controller_0|levelprint|Mux3~694, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~688 , u0|vga_text_mode_controller_0|levelprint|Mux3~688, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~689 , u0|vga_text_mode_controller_0|levelprint|Mux3~689, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1004 , u0|vga_text_mode_controller_0|levelprint|Mux3~1004, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~119 , u0|vga_text_mode_controller_0|levelprint|Mux6~119, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~685 , u0|vga_text_mode_controller_0|levelprint|Mux3~685, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~686 , u0|vga_text_mode_controller_0|levelprint|Mux3~686, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~687 , u0|vga_text_mode_controller_0|levelprint|Mux3~687, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~690 , u0|vga_text_mode_controller_0|levelprint|Mux3~690, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~695 , u0|vga_text_mode_controller_0|levelprint|Mux3~695, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~729 , u0|vga_text_mode_controller_0|levelprint|Mux3~729, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1005 , u0|vga_text_mode_controller_0|levelprint|Mux3~1005, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~732 , u0|vga_text_mode_controller_0|levelprint|Mux3~732, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~730 , u0|vga_text_mode_controller_0|levelprint|Mux3~730, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~731 , u0|vga_text_mode_controller_0|levelprint|Mux3~731, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~733 , u0|vga_text_mode_controller_0|levelprint|Mux3~733, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~734 , u0|vga_text_mode_controller_0|levelprint|Mux3~734, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~120 , u0|vga_text_mode_controller_0|levelprint|Mux6~120, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~735 , u0|vga_text_mode_controller_0|levelprint|Mux3~735, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~121 , u0|vga_text_mode_controller_0|levelprint|Mux6~121, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~736 , u0|vga_text_mode_controller_0|levelprint|Mux3~736, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~725 , u0|vga_text_mode_controller_0|levelprint|Mux3~725, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~726 , u0|vga_text_mode_controller_0|levelprint|Mux3~726, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~727 , u0|vga_text_mode_controller_0|levelprint|Mux3~727, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~728 , u0|vga_text_mode_controller_0|levelprint|Mux3~728, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~737 , u0|vga_text_mode_controller_0|levelprint|Mux3~737, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~696 , u0|vga_text_mode_controller_0|levelprint|Mux3~696, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1012 , u0|vga_text_mode_controller_0|levelprint|Mux3~1012, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~697 , u0|vga_text_mode_controller_0|levelprint|Mux3~697, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~135 , u0|vga_text_mode_controller_0|levelprint|Mux3~135, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~698 , u0|vga_text_mode_controller_0|levelprint|Mux3~698, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~699 , u0|vga_text_mode_controller_0|levelprint|Mux3~699, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~700 , u0|vga_text_mode_controller_0|levelprint|Mux3~700, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~986 , u0|vga_text_mode_controller_0|levelprint|Mux3~986, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~702 , u0|vga_text_mode_controller_0|levelprint|Mux3~702, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~701 , u0|vga_text_mode_controller_0|levelprint|Mux3~701, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~703 , u0|vga_text_mode_controller_0|levelprint|Mux3~703, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~704 , u0|vga_text_mode_controller_0|levelprint|Mux3~704, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~705 , u0|vga_text_mode_controller_0|levelprint|Mux3~705, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~706 , u0|vga_text_mode_controller_0|levelprint|Mux3~706, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~707 , u0|vga_text_mode_controller_0|levelprint|Mux3~707, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~708 , u0|vga_text_mode_controller_0|levelprint|Mux3~708, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~709 , u0|vga_text_mode_controller_0|levelprint|Mux3~709, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~710 , u0|vga_text_mode_controller_0|levelprint|Mux3~710, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~711 , u0|vga_text_mode_controller_0|levelprint|Mux3~711, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~712 , u0|vga_text_mode_controller_0|levelprint|Mux3~712, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~714 , u0|vga_text_mode_controller_0|levelprint|Mux3~714, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~713 , u0|vga_text_mode_controller_0|levelprint|Mux3~713, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~715 , u0|vga_text_mode_controller_0|levelprint|Mux3~715, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~716 , u0|vga_text_mode_controller_0|levelprint|Mux3~716, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~717 , u0|vga_text_mode_controller_0|levelprint|Mux3~717, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~718 , u0|vga_text_mode_controller_0|levelprint|Mux3~718, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~719 , u0|vga_text_mode_controller_0|levelprint|Mux3~719, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~720 , u0|vga_text_mode_controller_0|levelprint|Mux3~720, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~721 , u0|vga_text_mode_controller_0|levelprint|Mux3~721, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~722 , u0|vga_text_mode_controller_0|levelprint|Mux3~722, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~723 , u0|vga_text_mode_controller_0|levelprint|Mux3~723, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~724 , u0|vga_text_mode_controller_0|levelprint|Mux3~724, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~738 , u0|vga_text_mode_controller_0|levelprint|Mux3~738, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~739 , u0|vga_text_mode_controller_0|levelprint|Mux3~739, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~740 , u0|vga_text_mode_controller_0|levelprint|Mux3~740, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~294 , u0|vga_text_mode_controller_0|levelprint|Mux3~294, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~295 , u0|vga_text_mode_controller_0|levelprint|Mux3~295, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~296 , u0|vga_text_mode_controller_0|levelprint|Mux3~296, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~293 , u0|vga_text_mode_controller_0|levelprint|Mux3~293, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~297 , u0|vga_text_mode_controller_0|levelprint|Mux3~297, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~307 , u0|vga_text_mode_controller_0|levelprint|Mux3~307, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~308 , u0|vga_text_mode_controller_0|levelprint|Mux3~308, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~298 , u0|vga_text_mode_controller_0|levelprint|Mux3~298, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~299 , u0|vga_text_mode_controller_0|levelprint|Mux3~299, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~300 , u0|vga_text_mode_controller_0|levelprint|Mux3~300, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~301 , u0|vga_text_mode_controller_0|levelprint|Mux3~301, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~302 , u0|vga_text_mode_controller_0|levelprint|Mux3~302, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~303 , u0|vga_text_mode_controller_0|levelprint|Mux3~303, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~304 , u0|vga_text_mode_controller_0|levelprint|Mux3~304, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~305 , u0|vga_text_mode_controller_0|levelprint|Mux3~305, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~306 , u0|vga_text_mode_controller_0|levelprint|Mux3~306, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~309 , u0|vga_text_mode_controller_0|levelprint|Mux3~309, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~257 , u0|vga_text_mode_controller_0|levelprint|Mux3~257, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~258 , u0|vga_text_mode_controller_0|levelprint|Mux3~258, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~259 , u0|vga_text_mode_controller_0|levelprint|Mux3~259, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~988 , u0|vga_text_mode_controller_0|levelprint|Mux3~988, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~263 , u0|vga_text_mode_controller_0|levelprint|Mux3~263, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~260 , u0|vga_text_mode_controller_0|levelprint|Mux3~260, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~261 , u0|vga_text_mode_controller_0|levelprint|Mux3~261, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~262 , u0|vga_text_mode_controller_0|levelprint|Mux3~262, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~264 , u0|vga_text_mode_controller_0|levelprint|Mux3~264, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~265 , u0|vga_text_mode_controller_0|levelprint|Mux3~265, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~266 , u0|vga_text_mode_controller_0|levelprint|Mux3~266, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~267 , u0|vga_text_mode_controller_0|levelprint|Mux3~267, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~268 , u0|vga_text_mode_controller_0|levelprint|Mux3~268, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~989 , u0|vga_text_mode_controller_0|levelprint|Mux3~989, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~269 , u0|vga_text_mode_controller_0|levelprint|Mux3~269, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~252 , u0|vga_text_mode_controller_0|levelprint|Mux3~252, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~255 , u0|vga_text_mode_controller_0|levelprint|Mux3~255, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~253 , u0|vga_text_mode_controller_0|levelprint|Mux3~253, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~254 , u0|vga_text_mode_controller_0|levelprint|Mux3~254, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~256 , u0|vga_text_mode_controller_0|levelprint|Mux3~256, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~270 , u0|vga_text_mode_controller_0|levelprint|Mux3~270, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~991 , u0|vga_text_mode_controller_0|levelprint|Mux3~991, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~990 , u0|vga_text_mode_controller_0|levelprint|Mux3~990, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~271 , u0|vga_text_mode_controller_0|levelprint|Mux3~271, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~272 , u0|vga_text_mode_controller_0|levelprint|Mux3~272, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~273 , u0|vga_text_mode_controller_0|levelprint|Mux3~273, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~274 , u0|vga_text_mode_controller_0|levelprint|Mux3~274, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~275 , u0|vga_text_mode_controller_0|levelprint|Mux3~275, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~276 , u0|vga_text_mode_controller_0|levelprint|Mux3~276, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~277 , u0|vga_text_mode_controller_0|levelprint|Mux3~277, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~278 , u0|vga_text_mode_controller_0|levelprint|Mux3~278, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~993 , u0|vga_text_mode_controller_0|levelprint|Mux3~993, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~284 , u0|vga_text_mode_controller_0|levelprint|Mux3~284, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~285 , u0|vga_text_mode_controller_0|levelprint|Mux3~285, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~286 , u0|vga_text_mode_controller_0|levelprint|Mux3~286, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~279 , u0|vga_text_mode_controller_0|levelprint|Mux3~279, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~280 , u0|vga_text_mode_controller_0|levelprint|Mux3~280, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~281 , u0|vga_text_mode_controller_0|levelprint|Mux3~281, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~992 , u0|vga_text_mode_controller_0|levelprint|Mux3~992, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~282 , u0|vga_text_mode_controller_0|levelprint|Mux3~282, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~283 , u0|vga_text_mode_controller_0|levelprint|Mux3~283, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~287 , u0|vga_text_mode_controller_0|levelprint|Mux3~287, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~289 , u0|vga_text_mode_controller_0|levelprint|Mux3~289, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~288 , u0|vga_text_mode_controller_0|levelprint|Mux3~288, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1034 , u0|vga_text_mode_controller_0|levelprint|Mux3~1034, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1035 , u0|vga_text_mode_controller_0|levelprint|Mux3~1035, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~290 , u0|vga_text_mode_controller_0|levelprint|Mux3~290, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~291 , u0|vga_text_mode_controller_0|levelprint|Mux3~291, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~292 , u0|vga_text_mode_controller_0|levelprint|Mux3~292, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~310 , u0|vga_text_mode_controller_0|levelprint|Mux3~310, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~85 , u0|vga_text_mode_controller_0|levelprint|Mux3~85, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~86 , u0|vga_text_mode_controller_0|levelprint|Mux3~86, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1038 , u0|vga_text_mode_controller_0|levelprint|Mux3~1038, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1039 , u0|vga_text_mode_controller_0|levelprint|Mux3~1039, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~88 , u0|vga_text_mode_controller_0|levelprint|Mux3~88, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~87 , u0|vga_text_mode_controller_0|levelprint|Mux3~87, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~89 , u0|vga_text_mode_controller_0|levelprint|Mux3~89, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~90 , u0|vga_text_mode_controller_0|levelprint|Mux3~90, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~91 , u0|vga_text_mode_controller_0|levelprint|Mux3~91, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~92 , u0|vga_text_mode_controller_0|levelprint|Mux3~92, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~93 , u0|vga_text_mode_controller_0|levelprint|Mux3~93, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~94 , u0|vga_text_mode_controller_0|levelprint|Mux3~94, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~95 , u0|vga_text_mode_controller_0|levelprint|Mux3~95, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~99 , u0|vga_text_mode_controller_0|levelprint|Mux3~99, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~98 , u0|vga_text_mode_controller_0|levelprint|Mux3~98, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~100 , u0|vga_text_mode_controller_0|levelprint|Mux3~100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~104 , u0|vga_text_mode_controller_0|levelprint|Mux3~104, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~102 , u0|vga_text_mode_controller_0|levelprint|Mux3~102, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~101 , u0|vga_text_mode_controller_0|levelprint|Mux3~101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~103 , u0|vga_text_mode_controller_0|levelprint|Mux3~103, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~105 , u0|vga_text_mode_controller_0|levelprint|Mux3~105, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~106 , u0|vga_text_mode_controller_0|levelprint|Mux3~106, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~96 , u0|vga_text_mode_controller_0|levelprint|Mux3~96, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~97 , u0|vga_text_mode_controller_0|levelprint|Mux3~97, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~107 , u0|vga_text_mode_controller_0|levelprint|Mux3~107, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~108 , u0|vga_text_mode_controller_0|levelprint|Mux3~108, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~109 , u0|vga_text_mode_controller_0|levelprint|Mux3~109, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~110 , u0|vga_text_mode_controller_0|levelprint|Mux3~110, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~111 , u0|vga_text_mode_controller_0|levelprint|Mux3~111, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~112 , u0|vga_text_mode_controller_0|levelprint|Mux3~112, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~114 , u0|vga_text_mode_controller_0|levelprint|Mux3~114, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~115 , u0|vga_text_mode_controller_0|levelprint|Mux3~115, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~116 , u0|vga_text_mode_controller_0|levelprint|Mux3~116, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~117 , u0|vga_text_mode_controller_0|levelprint|Mux3~117, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~113 , u0|vga_text_mode_controller_0|levelprint|Mux3~113, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~118 , u0|vga_text_mode_controller_0|levelprint|Mux3~118, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~128 , u0|vga_text_mode_controller_0|levelprint|Mux3~128, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~129 , u0|vga_text_mode_controller_0|levelprint|Mux3~129, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~122 , u0|vga_text_mode_controller_0|levelprint|Mux3~122, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~123 , u0|vga_text_mode_controller_0|levelprint|Mux3~123, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~124 , u0|vga_text_mode_controller_0|levelprint|Mux3~124, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~125 , u0|vga_text_mode_controller_0|levelprint|Mux3~125, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~121 , u0|vga_text_mode_controller_0|levelprint|Mux3~121, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~126 , u0|vga_text_mode_controller_0|levelprint|Mux3~126, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~119 , u0|vga_text_mode_controller_0|levelprint|Mux3~119, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~120 , u0|vga_text_mode_controller_0|levelprint|Mux3~120, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~127 , u0|vga_text_mode_controller_0|levelprint|Mux3~127, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~130 , u0|vga_text_mode_controller_0|levelprint|Mux3~130, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~131 , u0|vga_text_mode_controller_0|levelprint|Mux3~131, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~138 , u0|vga_text_mode_controller_0|levelprint|Mux3~138, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~139 , u0|vga_text_mode_controller_0|levelprint|Mux3~139, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~137 , u0|vga_text_mode_controller_0|levelprint|Mux3~137, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~140 , u0|vga_text_mode_controller_0|levelprint|Mux3~140, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~142 , u0|vga_text_mode_controller_0|levelprint|Mux3~142, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~141 , u0|vga_text_mode_controller_0|levelprint|Mux3~141, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~985 , u0|vga_text_mode_controller_0|levelprint|Mux3~985, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~143 , u0|vga_text_mode_controller_0|levelprint|Mux3~143, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~136 , u0|vga_text_mode_controller_0|levelprint|Mux3~136, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~133 , u0|vga_text_mode_controller_0|levelprint|Mux3~133, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~132 , u0|vga_text_mode_controller_0|levelprint|Mux3~132, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~134 , u0|vga_text_mode_controller_0|levelprint|Mux3~134, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~984 , u0|vga_text_mode_controller_0|levelprint|Mux3~984, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~145 , u0|vga_text_mode_controller_0|levelprint|Mux3~145, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~144 , u0|vga_text_mode_controller_0|levelprint|Mux3~144, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1036 , u0|vga_text_mode_controller_0|levelprint|Mux3~1036, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1037 , u0|vga_text_mode_controller_0|levelprint|Mux3~1037, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~146 , u0|vga_text_mode_controller_0|levelprint|Mux3~146, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~170 , u0|vga_text_mode_controller_0|levelprint|Mux3~170, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~169 , u0|vga_text_mode_controller_0|levelprint|Mux3~169, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~171 , u0|vga_text_mode_controller_0|levelprint|Mux3~171, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~172 , u0|vga_text_mode_controller_0|levelprint|Mux3~172, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~173 , u0|vga_text_mode_controller_0|levelprint|Mux3~173, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~166 , u0|vga_text_mode_controller_0|levelprint|Mux3~166, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~167 , u0|vga_text_mode_controller_0|levelprint|Mux3~167, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~165 , u0|vga_text_mode_controller_0|levelprint|Mux3~165, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~168 , u0|vga_text_mode_controller_0|levelprint|Mux3~168, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~174 , u0|vga_text_mode_controller_0|levelprint|Mux3~174, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~162 , u0|vga_text_mode_controller_0|levelprint|Mux3~162, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~163 , u0|vga_text_mode_controller_0|levelprint|Mux3~163, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~164 , u0|vga_text_mode_controller_0|levelprint|Mux3~164, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~175 , u0|vga_text_mode_controller_0|levelprint|Mux3~175, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~176 , u0|vga_text_mode_controller_0|levelprint|Mux3~176, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~177 , u0|vga_text_mode_controller_0|levelprint|Mux3~177, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~178 , u0|vga_text_mode_controller_0|levelprint|Mux3~178, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~109 , u0|vga_text_mode_controller_0|levelprint|Mux6~109, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~155 , u0|vga_text_mode_controller_0|levelprint|Mux3~155, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~156 , u0|vga_text_mode_controller_0|levelprint|Mux3~156, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~154 , u0|vga_text_mode_controller_0|levelprint|Mux3~154, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~157 , u0|vga_text_mode_controller_0|levelprint|Mux3~157, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~150 , u0|vga_text_mode_controller_0|levelprint|Mux3~150, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~151 , u0|vga_text_mode_controller_0|levelprint|Mux3~151, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~152 , u0|vga_text_mode_controller_0|levelprint|Mux3~152, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~153 , u0|vga_text_mode_controller_0|levelprint|Mux3~153, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~158 , u0|vga_text_mode_controller_0|levelprint|Mux3~158, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~159 , u0|vga_text_mode_controller_0|levelprint|Mux3~159, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~160 , u0|vga_text_mode_controller_0|levelprint|Mux3~160, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~147 , u0|vga_text_mode_controller_0|levelprint|Mux3~147, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~148 , u0|vga_text_mode_controller_0|levelprint|Mux3~148, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~149 , u0|vga_text_mode_controller_0|levelprint|Mux3~149, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~161 , u0|vga_text_mode_controller_0|levelprint|Mux3~161, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~179 , u0|vga_text_mode_controller_0|levelprint|Mux3~179, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~192 , u0|vga_text_mode_controller_0|levelprint|Mux3~192, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~189 , u0|vga_text_mode_controller_0|levelprint|Mux3~189, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~190 , u0|vga_text_mode_controller_0|levelprint|Mux3~190, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~191 , u0|vga_text_mode_controller_0|levelprint|Mux3~191, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~193 , u0|vga_text_mode_controller_0|levelprint|Mux3~193, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~185 , u0|vga_text_mode_controller_0|levelprint|Mux3~185, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~186 , u0|vga_text_mode_controller_0|levelprint|Mux3~186, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~187 , u0|vga_text_mode_controller_0|levelprint|Mux3~187, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~188 , u0|vga_text_mode_controller_0|levelprint|Mux3~188, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~194 , u0|vga_text_mode_controller_0|levelprint|Mux3~194, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~183 , u0|vga_text_mode_controller_0|levelprint|Mux3~183, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~180 , u0|vga_text_mode_controller_0|levelprint|Mux3~180, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~181 , u0|vga_text_mode_controller_0|levelprint|Mux3~181, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~182 , u0|vga_text_mode_controller_0|levelprint|Mux3~182, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~184 , u0|vga_text_mode_controller_0|levelprint|Mux3~184, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~197 , u0|vga_text_mode_controller_0|levelprint|Mux3~197, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~196 , u0|vga_text_mode_controller_0|levelprint|Mux3~196, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~198 , u0|vga_text_mode_controller_0|levelprint|Mux3~198, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~199 , u0|vga_text_mode_controller_0|levelprint|Mux3~199, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~200 , u0|vga_text_mode_controller_0|levelprint|Mux3~200, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~243 , u0|vga_text_mode_controller_0|levelprint|Mux3~243, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~244 , u0|vga_text_mode_controller_0|levelprint|Mux3~244, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~80 , u0|vga_text_mode_controller_0|levelprint|Mux3~80, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~1013 , u0|vga_text_mode_controller_0|levelprint|Mux3~1013, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~246 , u0|vga_text_mode_controller_0|levelprint|Mux3~246, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~247 , u0|vga_text_mode_controller_0|levelprint|Mux3~247, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~248 , u0|vga_text_mode_controller_0|levelprint|Mux3~248, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~249 , u0|vga_text_mode_controller_0|levelprint|Mux3~249, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~225 , u0|vga_text_mode_controller_0|levelprint|Mux3~225, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~226 , u0|vga_text_mode_controller_0|levelprint|Mux3~226, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~227 , u0|vga_text_mode_controller_0|levelprint|Mux3~227, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~228 , u0|vga_text_mode_controller_0|levelprint|Mux3~228, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~229 , u0|vga_text_mode_controller_0|levelprint|Mux3~229, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~232 , u0|vga_text_mode_controller_0|levelprint|Mux3~232, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~231 , u0|vga_text_mode_controller_0|levelprint|Mux3~231, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~233 , u0|vga_text_mode_controller_0|levelprint|Mux3~233, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~234 , u0|vga_text_mode_controller_0|levelprint|Mux3~234, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~230 , u0|vga_text_mode_controller_0|levelprint|Mux3~230, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~235 , u0|vga_text_mode_controller_0|levelprint|Mux3~235, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~236 , u0|vga_text_mode_controller_0|levelprint|Mux3~236, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~239 , u0|vga_text_mode_controller_0|levelprint|Mux3~239, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~237 , u0|vga_text_mode_controller_0|levelprint|Mux3~237, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~238 , u0|vga_text_mode_controller_0|levelprint|Mux3~238, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~240 , u0|vga_text_mode_controller_0|levelprint|Mux3~240, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~241 , u0|vga_text_mode_controller_0|levelprint|Mux3~241, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~245 , u0|vga_text_mode_controller_0|levelprint|Mux3~245, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~219 , u0|vga_text_mode_controller_0|levelprint|Mux3~219, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~220 , u0|vga_text_mode_controller_0|levelprint|Mux3~220, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~221 , u0|vga_text_mode_controller_0|levelprint|Mux3~221, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~222 , u0|vga_text_mode_controller_0|levelprint|Mux3~222, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~987 , u0|vga_text_mode_controller_0|levelprint|Mux3~987, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~223 , u0|vga_text_mode_controller_0|levelprint|Mux3~223, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~202 , u0|vga_text_mode_controller_0|levelprint|Mux3~202, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~203 , u0|vga_text_mode_controller_0|levelprint|Mux3~203, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~204 , u0|vga_text_mode_controller_0|levelprint|Mux3~204, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~205 , u0|vga_text_mode_controller_0|levelprint|Mux3~205, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~201 , u0|vga_text_mode_controller_0|levelprint|Mux3~201, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~206 , u0|vga_text_mode_controller_0|levelprint|Mux3~206, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~216 , u0|vga_text_mode_controller_0|levelprint|Mux3~216, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~212 , u0|vga_text_mode_controller_0|levelprint|Mux3~212, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~214 , u0|vga_text_mode_controller_0|levelprint|Mux3~214, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~213 , u0|vga_text_mode_controller_0|levelprint|Mux3~213, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~215 , u0|vga_text_mode_controller_0|levelprint|Mux3~215, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~217 , u0|vga_text_mode_controller_0|levelprint|Mux3~217, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~210 , u0|vga_text_mode_controller_0|levelprint|Mux3~210, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~208 , u0|vga_text_mode_controller_0|levelprint|Mux3~208, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~207 , u0|vga_text_mode_controller_0|levelprint|Mux3~207, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~209 , u0|vga_text_mode_controller_0|levelprint|Mux3~209, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~211 , u0|vga_text_mode_controller_0|levelprint|Mux3~211, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~218 , u0|vga_text_mode_controller_0|levelprint|Mux3~218, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~224 , u0|vga_text_mode_controller_0|levelprint|Mux3~224, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~250 , u0|vga_text_mode_controller_0|levelprint|Mux3~250, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~251 , u0|vga_text_mode_controller_0|levelprint|Mux3~251, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~311 , u0|vga_text_mode_controller_0|levelprint|Mux3~311, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux3~982 , u0|vga_text_mode_controller_0|levelprint|Mux3~982, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|red[0]~2 , u0|vga_text_mode_controller_0|levelprint|red[0]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan4~0 , u0|vga_text_mode_controller_0|LessThan4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always1~0 , u0|vga_text_mode_controller_0|levelprint|always1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always1~1 , u0|vga_text_mode_controller_0|levelprint|always1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always1~4 , u0|vga_text_mode_controller_0|levelprint|always1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2hit~0 , u0|vga_text_mode_controller_0|player2hit~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2hit~1 , u0|vga_text_mode_controller_0|player2hit~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2hit~2 , u0|vga_text_mode_controller_0|player2hit~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2hit~3 , u0|vga_text_mode_controller_0|player2hit~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2hit~4 , u0|vga_text_mode_controller_0|player2hit~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2hit , u0|vga_text_mode_controller_0|player2hit, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[0]~11 , u0|vga_text_mode_controller_0|score2[0]~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[0]~17 , u0|vga_text_mode_controller_0|score2[0]~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[0] , u0|vga_text_mode_controller_0|score2[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[1]~13 , u0|vga_text_mode_controller_0|score2[1]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[1] , u0|vga_text_mode_controller_0|score2[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[2]~15 , u0|vga_text_mode_controller_0|score2[2]~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[2] , u0|vga_text_mode_controller_0|score2[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[3]~18 , u0|vga_text_mode_controller_0|score2[3]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[3] , u0|vga_text_mode_controller_0|score2[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[4]~20 , u0|vga_text_mode_controller_0|score2[4]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[4] , u0|vga_text_mode_controller_0|score2[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[5]~22 , u0|vga_text_mode_controller_0|score2[5]~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[5] , u0|vga_text_mode_controller_0|score2[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[6]~24 , u0|vga_text_mode_controller_0|score2[6]~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[6] , u0|vga_text_mode_controller_0|score2[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[7]~26 , u0|vga_text_mode_controller_0|score2[7]~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[7] , u0|vga_text_mode_controller_0|score2[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[8]~28 , u0|vga_text_mode_controller_0|score2[8]~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[8] , u0|vga_text_mode_controller_0|score2[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[9]~30 , u0|vga_text_mode_controller_0|score2[9]~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[9] , u0|vga_text_mode_controller_0|score2[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[18]~57 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[18]~57, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[18]~56 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[18]~56, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[17]~58 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[17]~58, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[17]~59 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[17]~59, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[16]~61 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[16]~61, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[16]~60 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[16]~60, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[15]~63 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[15]~63, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[15]~62 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[15]~62, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[23]~101 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[23]~101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[23]~64 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[23]~64, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[22]~102 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[22]~102, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[22]~65 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[22]~65, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[21]~67 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[21]~67, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[21]~66 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[21]~66, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[20]~69 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[20]~69, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[20]~68 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[20]~68, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[28]~70 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[28]~70, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[28]~97 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[28]~97, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[27]~103 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[27]~103, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[27]~71 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[27]~71, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[26]~73 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[26]~73, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[26]~72 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[26]~72, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[25]~74 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[25]~74, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[25]~75 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[25]~75, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[33]~98 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[33]~98, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[33]~76 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[33]~76, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[32]~77 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[32]~77, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[32]~104 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[32]~104, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[31]~79 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[31]~79, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[31]~78 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[31]~78, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[30]~81 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[30]~81, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[30]~80 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[30]~80, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[38]~82 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[38]~82, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[38]~99 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[38]~99, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[37]~83 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[37]~83, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[37]~105 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[37]~105, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[36]~84 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[36]~84, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[36]~85 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[36]~85, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[35]~86 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[35]~86, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[35]~87 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[35]~87, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[40]~91 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[40]~91, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[40]~90 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[40]~90, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[43]~92 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[43]~92, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[43]~100 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[43]~100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[42]~106 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[42]~106, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[42]~93 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[42]~93, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[41]~89 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[41]~89, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[41]~88 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[41]~88, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[46]~95 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[46]~95, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[0]~10 , u0|vga_text_mode_controller_0|score2_tens[0]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2[0]~10 , u0|vga_text_mode_controller_0|score2[0]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[48]~96 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[48]~96, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[47]~94 , u0|vga_text_mode_controller_0|levelprint|Mod3|auto_generated|divider|divider|StageOut[47]~94, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds~10 , u0|vga_text_mode_controller_0|score2_hundreds~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds~11 , u0|vga_text_mode_controller_0|score2_hundreds~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[3]~16 , u0|vga_text_mode_controller_0|score2_tens[3]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[0] , u0|vga_text_mode_controller_0|score2_tens[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[1]~12 , u0|vga_text_mode_controller_0|score2_tens[1]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[1] , u0|vga_text_mode_controller_0|score2_tens[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[2]~14 , u0|vga_text_mode_controller_0|score2_tens[2]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[2] , u0|vga_text_mode_controller_0|score2_tens[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[3]~17 , u0|vga_text_mode_controller_0|score2_tens[3]~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[3] , u0|vga_text_mode_controller_0|score2_tens[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[4]~19 , u0|vga_text_mode_controller_0|score2_tens[4]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[4] , u0|vga_text_mode_controller_0|score2_tens[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[5]~21 , u0|vga_text_mode_controller_0|score2_tens[5]~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[5] , u0|vga_text_mode_controller_0|score2_tens[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[6]~23 , u0|vga_text_mode_controller_0|score2_tens[6]~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[6] , u0|vga_text_mode_controller_0|score2_tens[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[7]~25 , u0|vga_text_mode_controller_0|score2_tens[7]~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[7] , u0|vga_text_mode_controller_0|score2_tens[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[8]~27 , u0|vga_text_mode_controller_0|score2_tens[8]~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[8] , u0|vga_text_mode_controller_0|score2_tens[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[9]~29 , u0|vga_text_mode_controller_0|score2_tens[9]~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_tens[9] , u0|vga_text_mode_controller_0|score2_tens[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[18]~56 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[18]~56, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[18]~57 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[18]~57, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[17]~58 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[17]~58, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[17]~59 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[17]~59, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[16]~60 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[16]~60, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[16]~61 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[16]~61, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[15]~62 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[15]~62, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[15]~63 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[15]~63, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[22]~101 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[22]~101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[23]~100 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[23]~100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[23]~64 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[23]~64, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[22]~65 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[22]~65, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[21]~66 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[21]~66, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[21]~67 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[21]~67, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[20]~68 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[20]~68, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[20]~69 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[20]~69, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[28]~96 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[28]~96, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[28]~70 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[28]~70, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[27]~71 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[27]~71, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[27]~102 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[27]~102, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[26]~73 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[26]~73, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[26]~72 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[26]~72, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[25]~74 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[25]~74, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[25]~75 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[25]~75, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[32]~103 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[32]~103, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[33]~76 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[33]~76, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[33]~97 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[33]~97, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[32]~77 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[32]~77, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[31]~79 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[31]~79, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[31]~78 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[31]~78, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[30]~81 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[30]~81, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[30]~80 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[30]~80, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[38]~98 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[38]~98, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[38]~82 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[38]~82, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[37]~104 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[37]~104, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[37]~83 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[37]~83, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[36]~85 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[36]~85, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[36]~84 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[36]~84, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[35]~87 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[35]~87, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[35]~86 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[35]~86, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_8_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_8_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_8_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_8_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_8_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[40]~91 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[40]~91, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[40]~90 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[40]~90, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_9_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[43]~99 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[43]~99, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[43]~92 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[43]~92, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[42]~105 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[42]~105, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[42]~93 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[42]~93, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[41]~89 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[41]~89, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[41]~88 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[41]~88, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_9_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_9_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_9_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|add_sub_9_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always1~2 , u0|vga_text_mode_controller_0|levelprint|always1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|always1~3 , u0|vga_text_mode_controller_0|levelprint|always1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~2 , u0|vga_text_mode_controller_0|levelprint|Add10~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~5 , u0|vga_text_mode_controller_0|levelprint|Add10~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[0]~12 , u0|vga_text_mode_controller_0|score2_hundreds[0]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[47]~94 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[47]~94, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[48]~95 , u0|vga_text_mode_controller_0|levelprint|Mod4|auto_generated|divider|divider|StageOut[48]~95, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds~18 , u0|vga_text_mode_controller_0|score2_hundreds~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds~19 , u0|vga_text_mode_controller_0|score2_hundreds~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[4]~20 , u0|vga_text_mode_controller_0|score2_hundreds[4]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[0] , u0|vga_text_mode_controller_0|score2_hundreds[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[1]~14 , u0|vga_text_mode_controller_0|score2_hundreds[1]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[1] , u0|vga_text_mode_controller_0|score2_hundreds[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[2]~16 , u0|vga_text_mode_controller_0|score2_hundreds[2]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[2] , u0|vga_text_mode_controller_0|score2_hundreds[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[3]~21 , u0|vga_text_mode_controller_0|score2_hundreds[3]~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[3] , u0|vga_text_mode_controller_0|score2_hundreds[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[4]~23 , u0|vga_text_mode_controller_0|score2_hundreds[4]~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[4] , u0|vga_text_mode_controller_0|score2_hundreds[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[5]~25 , u0|vga_text_mode_controller_0|score2_hundreds[5]~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[5] , u0|vga_text_mode_controller_0|score2_hundreds[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[6]~27 , u0|vga_text_mode_controller_0|score2_hundreds[6]~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[6] , u0|vga_text_mode_controller_0|score2_hundreds[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[7]~29 , u0|vga_text_mode_controller_0|score2_hundreds[7]~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[7] , u0|vga_text_mode_controller_0|score2_hundreds[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[8]~31 , u0|vga_text_mode_controller_0|score2_hundreds[8]~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[8] , u0|vga_text_mode_controller_0|score2_hundreds[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[9]~33 , u0|vga_text_mode_controller_0|score2_hundreds[9]~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|score2_hundreds[9] , u0|vga_text_mode_controller_0|score2_hundreds[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[16]~60 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[16]~60, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[16]~61 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[16]~61, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[15]~63 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[15]~63, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[15]~62 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[15]~62, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[18]~56 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[18]~56, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[18]~57 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[18]~57, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[17]~59 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[17]~59, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[17]~58 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[17]~58, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[22]~99 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[22]~99, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[23]~64 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[23]~64, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[23]~98 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[23]~98, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[22]~65 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[22]~65, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[21]~67 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[21]~67, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[21]~66 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[21]~66, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[20]~69 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[20]~69, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[20]~68 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[20]~68, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[28]~94 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[28]~94, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[28]~70 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[28]~70, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[27]~71 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[27]~71, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[27]~100 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[27]~100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[26]~72 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[26]~72, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[26]~73 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[26]~73, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[25]~74 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[25]~74, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[25]~75 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[25]~75, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[33]~95 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[33]~95, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[33]~76 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[33]~76, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[32]~77 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[32]~77, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[32]~101 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[32]~101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[31]~79 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[31]~79, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[31]~78 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[31]~78, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[30]~80 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[30]~80, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[30]~81 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[30]~81, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_7_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_7_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_7_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_7_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_7_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[37]~102 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[37]~102, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[38]~96 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[38]~96, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[38]~82 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[38]~82, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[37]~83 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[37]~83, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[36]~84 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[36]~84, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[36]~85 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[36]~85, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[35]~86 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[35]~86, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[35]~87 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[35]~87, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_8_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_8_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_8_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_8_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_8_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[43]~97 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[43]~97, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[43]~92 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[43]~92, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[42]~93 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[42]~93, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[42]~103 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[42]~103, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[41]~89 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[41]~89, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[41]~88 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[41]~88, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[40]~90 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[40]~90, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[40]~91 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|StageOut[40]~91, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_9_result_int[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_9_result_int[2]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_9_result_int[3]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_9_result_int[4]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8 , u0|vga_text_mode_controller_0|levelprint|Mod5|auto_generated|divider|divider|add_sub_9_result_int[5]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~1 , u0|vga_text_mode_controller_0|levelprint|Add10~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~6 , u0|vga_text_mode_controller_0|levelprint|Add10~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~7 , u0|vga_text_mode_controller_0|levelprint|Add10~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~8 , u0|vga_text_mode_controller_0|levelprint|Add10~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~9 , u0|vga_text_mode_controller_0|levelprint|Add10~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~10 , u0|vga_text_mode_controller_0|levelprint|Add10~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~12 , u0|vga_text_mode_controller_0|levelprint|Add10~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~0 , u0|vga_text_mode_controller_0|levelprint|Add10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~3 , u0|vga_text_mode_controller_0|levelprint|Add10~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~4 , u0|vga_text_mode_controller_0|levelprint|Add10~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~14 , u0|vga_text_mode_controller_0|levelprint|Add10~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~16 , u0|vga_text_mode_controller_0|levelprint|Add10~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~17 , u0|vga_text_mode_controller_0|levelprint|Add10~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~18 , u0|vga_text_mode_controller_0|levelprint|Add10~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~19 , u0|vga_text_mode_controller_0|levelprint|Add10~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~21 , u0|vga_text_mode_controller_0|levelprint|Add10~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~529 , u0|vga_text_mode_controller_0|levelprint|Mux6~529, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~528 , u0|vga_text_mode_controller_0|levelprint|Mux6~528, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~530 , u0|vga_text_mode_controller_0|levelprint|Mux6~530, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~531 , u0|vga_text_mode_controller_0|levelprint|Mux6~531, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~527 , u0|vga_text_mode_controller_0|levelprint|Mux6~527, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~532 , u0|vga_text_mode_controller_0|levelprint|Mux6~532, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~515 , u0|vga_text_mode_controller_0|levelprint|Mux6~515, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~514 , u0|vga_text_mode_controller_0|levelprint|Mux6~514, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~516 , u0|vga_text_mode_controller_0|levelprint|Mux6~516, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~517 , u0|vga_text_mode_controller_0|levelprint|Mux6~517, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~518 , u0|vga_text_mode_controller_0|levelprint|Mux6~518, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~525 , u0|vga_text_mode_controller_0|levelprint|Mux6~525, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~524 , u0|vga_text_mode_controller_0|levelprint|Mux6~524, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1069 , u0|vga_text_mode_controller_0|levelprint|Mux6~1069, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1070 , u0|vga_text_mode_controller_0|levelprint|Mux6~1070, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~520 , u0|vga_text_mode_controller_0|levelprint|Mux6~520, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~519 , u0|vga_text_mode_controller_0|levelprint|Mux6~519, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~521 , u0|vga_text_mode_controller_0|levelprint|Mux6~521, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~522 , u0|vga_text_mode_controller_0|levelprint|Mux6~522, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~523 , u0|vga_text_mode_controller_0|levelprint|Mux6~523, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~526 , u0|vga_text_mode_controller_0|levelprint|Mux6~526, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~533 , u0|vga_text_mode_controller_0|levelprint|Mux6~533, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~23 , u0|vga_text_mode_controller_0|levelprint|Add10~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Add10~25 , u0|vga_text_mode_controller_0|levelprint|Add10~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~542 , u0|vga_text_mode_controller_0|levelprint|Mux6~542, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~539 , u0|vga_text_mode_controller_0|levelprint|Mux6~539, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~540 , u0|vga_text_mode_controller_0|levelprint|Mux6~540, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~541 , u0|vga_text_mode_controller_0|levelprint|Mux6~541, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~538 , u0|vga_text_mode_controller_0|levelprint|Mux6~538, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~543 , u0|vga_text_mode_controller_0|levelprint|Mux6~543, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~536 , u0|vga_text_mode_controller_0|levelprint|Mux6~536, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~537 , u0|vga_text_mode_controller_0|levelprint|Mux6~537, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~544 , u0|vga_text_mode_controller_0|levelprint|Mux6~544, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1030 , u0|vga_text_mode_controller_0|levelprint|Mux6~1030, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~534 , u0|vga_text_mode_controller_0|levelprint|Mux6~534, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~535 , u0|vga_text_mode_controller_0|levelprint|Mux6~535, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~546 , u0|vga_text_mode_controller_0|levelprint|Mux6~546, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~545 , u0|vga_text_mode_controller_0|levelprint|Mux6~545, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~547 , u0|vga_text_mode_controller_0|levelprint|Mux6~547, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~548 , u0|vga_text_mode_controller_0|levelprint|Mux6~548, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~549 , u0|vga_text_mode_controller_0|levelprint|Mux6~549, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~550 , u0|vga_text_mode_controller_0|levelprint|Mux6~550, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~555 , u0|vga_text_mode_controller_0|levelprint|Mux6~555, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~556 , u0|vga_text_mode_controller_0|levelprint|Mux6~556, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~552 , u0|vga_text_mode_controller_0|levelprint|Mux6~552, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~553 , u0|vga_text_mode_controller_0|levelprint|Mux6~553, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1067 , u0|vga_text_mode_controller_0|levelprint|Mux6~1067, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1068 , u0|vga_text_mode_controller_0|levelprint|Mux6~1068, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~551 , u0|vga_text_mode_controller_0|levelprint|Mux6~551, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~554 , u0|vga_text_mode_controller_0|levelprint|Mux6~554, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~557 , u0|vga_text_mode_controller_0|levelprint|Mux6~557, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~558 , u0|vga_text_mode_controller_0|levelprint|Mux6~558, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~569 , u0|vga_text_mode_controller_0|levelprint|Mux6~569, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~570 , u0|vga_text_mode_controller_0|levelprint|Mux6~570, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~571 , u0|vga_text_mode_controller_0|levelprint|Mux6~571, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~484 , u0|vga_text_mode_controller_0|levelprint|Mux6~484, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~568 , u0|vga_text_mode_controller_0|levelprint|Mux6~568, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~572 , u0|vga_text_mode_controller_0|levelprint|Mux6~572, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~562 , u0|vga_text_mode_controller_0|levelprint|Mux6~562, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~563 , u0|vga_text_mode_controller_0|levelprint|Mux6~563, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~564 , u0|vga_text_mode_controller_0|levelprint|Mux6~564, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~565 , u0|vga_text_mode_controller_0|levelprint|Mux6~565, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~566 , u0|vga_text_mode_controller_0|levelprint|Mux6~566, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~567 , u0|vga_text_mode_controller_0|levelprint|Mux6~567, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~573 , u0|vga_text_mode_controller_0|levelprint|Mux6~573, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~574 , u0|vga_text_mode_controller_0|levelprint|Mux6~574, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~575 , u0|vga_text_mode_controller_0|levelprint|Mux6~575, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~576 , u0|vga_text_mode_controller_0|levelprint|Mux6~576, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~577 , u0|vga_text_mode_controller_0|levelprint|Mux6~577, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~560 , u0|vga_text_mode_controller_0|levelprint|Mux6~560, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~559 , u0|vga_text_mode_controller_0|levelprint|Mux6~559, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~561 , u0|vga_text_mode_controller_0|levelprint|Mux6~561, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~578 , u0|vga_text_mode_controller_0|levelprint|Mux6~578, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~579 , u0|vga_text_mode_controller_0|levelprint|Mux6~579, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~503 , u0|vga_text_mode_controller_0|levelprint|Mux6~503, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~501 , u0|vga_text_mode_controller_0|levelprint|Mux6~501, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~500 , u0|vga_text_mode_controller_0|levelprint|Mux6~500, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~502 , u0|vga_text_mode_controller_0|levelprint|Mux6~502, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~499 , u0|vga_text_mode_controller_0|levelprint|Mux6~499, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~504 , u0|vga_text_mode_controller_0|levelprint|Mux6~504, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~495 , u0|vga_text_mode_controller_0|levelprint|Mux6~495, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~494 , u0|vga_text_mode_controller_0|levelprint|Mux6~494, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~496 , u0|vga_text_mode_controller_0|levelprint|Mux6~496, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~493 , u0|vga_text_mode_controller_0|levelprint|Mux6~493, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~497 , u0|vga_text_mode_controller_0|levelprint|Mux6~497, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~498 , u0|vga_text_mode_controller_0|levelprint|Mux6~498, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~505 , u0|vga_text_mode_controller_0|levelprint|Mux6~505, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~507 , u0|vga_text_mode_controller_0|levelprint|Mux6~507, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~506 , u0|vga_text_mode_controller_0|levelprint|Mux6~506, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~508 , u0|vga_text_mode_controller_0|levelprint|Mux6~508, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~509 , u0|vga_text_mode_controller_0|levelprint|Mux6~509, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~510 , u0|vga_text_mode_controller_0|levelprint|Mux6~510, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~511 , u0|vga_text_mode_controller_0|levelprint|Mux6~511, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~491 , u0|vga_text_mode_controller_0|levelprint|Mux6~491, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~488 , u0|vga_text_mode_controller_0|levelprint|Mux6~488, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~489 , u0|vga_text_mode_controller_0|levelprint|Mux6~489, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~490 , u0|vga_text_mode_controller_0|levelprint|Mux6~490, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~492 , u0|vga_text_mode_controller_0|levelprint|Mux6~492, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~512 , u0|vga_text_mode_controller_0|levelprint|Mux6~512, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~482 , u0|vga_text_mode_controller_0|levelprint|Mux6~482, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~481 , u0|vga_text_mode_controller_0|levelprint|Mux6~481, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~483 , u0|vga_text_mode_controller_0|levelprint|Mux6~483, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~485 , u0|vga_text_mode_controller_0|levelprint|Mux6~485, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~476 , u0|vga_text_mode_controller_0|levelprint|Mux6~476, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~475 , u0|vga_text_mode_controller_0|levelprint|Mux6~475, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~477 , u0|vga_text_mode_controller_0|levelprint|Mux6~477, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~478 , u0|vga_text_mode_controller_0|levelprint|Mux6~478, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~474 , u0|vga_text_mode_controller_0|levelprint|Mux6~474, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~479 , u0|vga_text_mode_controller_0|levelprint|Mux6~479, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~468 , u0|vga_text_mode_controller_0|levelprint|Mux6~468, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~472 , u0|vga_text_mode_controller_0|levelprint|Mux6~472, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~469 , u0|vga_text_mode_controller_0|levelprint|Mux6~469, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~470 , u0|vga_text_mode_controller_0|levelprint|Mux6~470, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~471 , u0|vga_text_mode_controller_0|levelprint|Mux6~471, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~473 , u0|vga_text_mode_controller_0|levelprint|Mux6~473, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~480 , u0|vga_text_mode_controller_0|levelprint|Mux6~480, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~466 , u0|vga_text_mode_controller_0|levelprint|Mux6~466, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~463 , u0|vga_text_mode_controller_0|levelprint|Mux6~463, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~464 , u0|vga_text_mode_controller_0|levelprint|Mux6~464, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~465 , u0|vga_text_mode_controller_0|levelprint|Mux6~465, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~462 , u0|vga_text_mode_controller_0|levelprint|Mux6~462, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~467 , u0|vga_text_mode_controller_0|levelprint|Mux6~467, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~486 , u0|vga_text_mode_controller_0|levelprint|Mux6~486, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~459 , u0|vga_text_mode_controller_0|levelprint|Mux6~459, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~460 , u0|vga_text_mode_controller_0|levelprint|Mux6~460, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~450 , u0|vga_text_mode_controller_0|levelprint|Mux6~450, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~447 , u0|vga_text_mode_controller_0|levelprint|Mux6~447, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~448 , u0|vga_text_mode_controller_0|levelprint|Mux6~448, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~449 , u0|vga_text_mode_controller_0|levelprint|Mux6~449, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~451 , u0|vga_text_mode_controller_0|levelprint|Mux6~451, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~456 , u0|vga_text_mode_controller_0|levelprint|Mux6~456, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~452 , u0|vga_text_mode_controller_0|levelprint|Mux6~452, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~453 , u0|vga_text_mode_controller_0|levelprint|Mux6~453, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~454 , u0|vga_text_mode_controller_0|levelprint|Mux6~454, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~455 , u0|vga_text_mode_controller_0|levelprint|Mux6~455, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~457 , u0|vga_text_mode_controller_0|levelprint|Mux6~457, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~458 , u0|vga_text_mode_controller_0|levelprint|Mux6~458, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~442 , u0|vga_text_mode_controller_0|levelprint|Mux6~442, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~443 , u0|vga_text_mode_controller_0|levelprint|Mux6~443, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~444 , u0|vga_text_mode_controller_0|levelprint|Mux6~444, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~445 , u0|vga_text_mode_controller_0|levelprint|Mux6~445, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~446 , u0|vga_text_mode_controller_0|levelprint|Mux6~446, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~461 , u0|vga_text_mode_controller_0|levelprint|Mux6~461, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~487 , u0|vga_text_mode_controller_0|levelprint|Mux6~487, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~423 , u0|vga_text_mode_controller_0|levelprint|Mux6~423, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~419 , u0|vga_text_mode_controller_0|levelprint|Mux6~419, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~420 , u0|vga_text_mode_controller_0|levelprint|Mux6~420, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~421 , u0|vga_text_mode_controller_0|levelprint|Mux6~421, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~422 , u0|vga_text_mode_controller_0|levelprint|Mux6~422, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~424 , u0|vga_text_mode_controller_0|levelprint|Mux6~424, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~431 , u0|vga_text_mode_controller_0|levelprint|Mux6~431, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~430 , u0|vga_text_mode_controller_0|levelprint|Mux6~430, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~433 , u0|vga_text_mode_controller_0|levelprint|Mux6~433, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~432 , u0|vga_text_mode_controller_0|levelprint|Mux6~432, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~434 , u0|vga_text_mode_controller_0|levelprint|Mux6~434, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~425 , u0|vga_text_mode_controller_0|levelprint|Mux6~425, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~426 , u0|vga_text_mode_controller_0|levelprint|Mux6~426, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~428 , u0|vga_text_mode_controller_0|levelprint|Mux6~428, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~427 , u0|vga_text_mode_controller_0|levelprint|Mux6~427, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~429 , u0|vga_text_mode_controller_0|levelprint|Mux6~429, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~435 , u0|vga_text_mode_controller_0|levelprint|Mux6~435, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~439 , u0|vga_text_mode_controller_0|levelprint|Mux6~439, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~437 , u0|vga_text_mode_controller_0|levelprint|Mux6~437, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~436 , u0|vga_text_mode_controller_0|levelprint|Mux6~436, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~438 , u0|vga_text_mode_controller_0|levelprint|Mux6~438, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~440 , u0|vga_text_mode_controller_0|levelprint|Mux6~440, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~441 , u0|vga_text_mode_controller_0|levelprint|Mux6~441, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~513 , u0|vga_text_mode_controller_0|levelprint|Mux6~513, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~580 , u0|vga_text_mode_controller_0|levelprint|Mux6~580, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~356 , u0|vga_text_mode_controller_0|levelprint|Mux6~356, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~357 , u0|vga_text_mode_controller_0|levelprint|Mux6~357, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~359 , u0|vga_text_mode_controller_0|levelprint|Mux6~359, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~358 , u0|vga_text_mode_controller_0|levelprint|Mux6~358, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~360 , u0|vga_text_mode_controller_0|levelprint|Mux6~360, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~362 , u0|vga_text_mode_controller_0|levelprint|Mux6~362, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~361 , u0|vga_text_mode_controller_0|levelprint|Mux6~361, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~363 , u0|vga_text_mode_controller_0|levelprint|Mux6~363, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~364 , u0|vga_text_mode_controller_0|levelprint|Mux6~364, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~354 , u0|vga_text_mode_controller_0|levelprint|Mux6~354, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~352 , u0|vga_text_mode_controller_0|levelprint|Mux6~352, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~351 , u0|vga_text_mode_controller_0|levelprint|Mux6~351, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~353 , u0|vga_text_mode_controller_0|levelprint|Mux6~353, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~355 , u0|vga_text_mode_controller_0|levelprint|Mux6~355, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~366 , u0|vga_text_mode_controller_0|levelprint|Mux6~366, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~367 , u0|vga_text_mode_controller_0|levelprint|Mux6~367, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~368 , u0|vga_text_mode_controller_0|levelprint|Mux6~368, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~365 , u0|vga_text_mode_controller_0|levelprint|Mux6~365, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~369 , u0|vga_text_mode_controller_0|levelprint|Mux6~369, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~370 , u0|vga_text_mode_controller_0|levelprint|Mux6~370, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~371 , u0|vga_text_mode_controller_0|levelprint|Mux6~371, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~377 , u0|vga_text_mode_controller_0|levelprint|Mux6~377, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~375 , u0|vga_text_mode_controller_0|levelprint|Mux6~375, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~376 , u0|vga_text_mode_controller_0|levelprint|Mux6~376, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~374 , u0|vga_text_mode_controller_0|levelprint|Mux6~374, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~378 , u0|vga_text_mode_controller_0|levelprint|Mux6~378, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~380 , u0|vga_text_mode_controller_0|levelprint|Mux6~380, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~381 , u0|vga_text_mode_controller_0|levelprint|Mux6~381, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~379 , u0|vga_text_mode_controller_0|levelprint|Mux6~379, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~382 , u0|vga_text_mode_controller_0|levelprint|Mux6~382, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~383 , u0|vga_text_mode_controller_0|levelprint|Mux6~383, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~372 , u0|vga_text_mode_controller_0|levelprint|Mux6~372, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~373 , u0|vga_text_mode_controller_0|levelprint|Mux6~373, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~384 , u0|vga_text_mode_controller_0|levelprint|Mux6~384, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~385 , u0|vga_text_mode_controller_0|levelprint|Mux6~385, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~386 , u0|vga_text_mode_controller_0|levelprint|Mux6~386, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1028 , u0|vga_text_mode_controller_0|levelprint|Mux6~1028, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~396 , u0|vga_text_mode_controller_0|levelprint|Mux6~396, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~395 , u0|vga_text_mode_controller_0|levelprint|Mux6~395, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~397 , u0|vga_text_mode_controller_0|levelprint|Mux6~397, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~398 , u0|vga_text_mode_controller_0|levelprint|Mux6~398, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~388 , u0|vga_text_mode_controller_0|levelprint|Mux6~388, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~387 , u0|vga_text_mode_controller_0|levelprint|Mux6~387, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1027 , u0|vga_text_mode_controller_0|levelprint|Mux6~1027, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1026 , u0|vga_text_mode_controller_0|levelprint|Mux6~1026, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~389 , u0|vga_text_mode_controller_0|levelprint|Mux6~389, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~97 , u0|vga_text_mode_controller_0|levelprint|Mux6~97, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~98 , u0|vga_text_mode_controller_0|levelprint|Mux6~98, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1056 , u0|vga_text_mode_controller_0|levelprint|Mux6~1056, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~392 , u0|vga_text_mode_controller_0|levelprint|Mux6~392, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~390 , u0|vga_text_mode_controller_0|levelprint|Mux6~390, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~391 , u0|vga_text_mode_controller_0|levelprint|Mux6~391, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~393 , u0|vga_text_mode_controller_0|levelprint|Mux6~393, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~394 , u0|vga_text_mode_controller_0|levelprint|Mux6~394, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~399 , u0|vga_text_mode_controller_0|levelprint|Mux6~399, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~400 , u0|vga_text_mode_controller_0|levelprint|Mux6~400, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~409 , u0|vga_text_mode_controller_0|levelprint|Mux6~409, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~410 , u0|vga_text_mode_controller_0|levelprint|Mux6~410, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~411 , u0|vga_text_mode_controller_0|levelprint|Mux6~411, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~412 , u0|vga_text_mode_controller_0|levelprint|Mux6~412, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~408 , u0|vga_text_mode_controller_0|levelprint|Mux6~408, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~413 , u0|vga_text_mode_controller_0|levelprint|Mux6~413, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~404 , u0|vga_text_mode_controller_0|levelprint|Mux6~404, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~403 , u0|vga_text_mode_controller_0|levelprint|Mux6~403, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~406 , u0|vga_text_mode_controller_0|levelprint|Mux6~406, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~405 , u0|vga_text_mode_controller_0|levelprint|Mux6~405, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~407 , u0|vga_text_mode_controller_0|levelprint|Mux6~407, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~414 , u0|vga_text_mode_controller_0|levelprint|Mux6~414, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~401 , u0|vga_text_mode_controller_0|levelprint|Mux6~401, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~402 , u0|vga_text_mode_controller_0|levelprint|Mux6~402, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1029 , u0|vga_text_mode_controller_0|levelprint|Mux6~1029, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~415 , u0|vga_text_mode_controller_0|levelprint|Mux6~415, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~416 , u0|vga_text_mode_controller_0|levelprint|Mux6~416, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~417 , u0|vga_text_mode_controller_0|levelprint|Mux6~417, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~418 , u0|vga_text_mode_controller_0|levelprint|Mux6~418, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~581 , u0|vga_text_mode_controller_0|levelprint|Mux6~581, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~582 , u0|vga_text_mode_controller_0|levelprint|Mux6~582, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~721 , u0|vga_text_mode_controller_0|levelprint|Mux6~721, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~722 , u0|vga_text_mode_controller_0|levelprint|Mux6~722, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1043 , u0|vga_text_mode_controller_0|levelprint|Mux6~1043, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~723 , u0|vga_text_mode_controller_0|levelprint|Mux6~723, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~728 , u0|vga_text_mode_controller_0|levelprint|Mux6~728, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~726 , u0|vga_text_mode_controller_0|levelprint|Mux6~726, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~727 , u0|vga_text_mode_controller_0|levelprint|Mux6~727, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~729 , u0|vga_text_mode_controller_0|levelprint|Mux6~729, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~724 , u0|vga_text_mode_controller_0|levelprint|Mux6~724, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~725 , u0|vga_text_mode_controller_0|levelprint|Mux6~725, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~730 , u0|vga_text_mode_controller_0|levelprint|Mux6~730, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~731 , u0|vga_text_mode_controller_0|levelprint|Mux6~731, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1044 , u0|vga_text_mode_controller_0|levelprint|Mux6~1044, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~732 , u0|vga_text_mode_controller_0|levelprint|Mux6~732, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~766 , u0|vga_text_mode_controller_0|levelprint|Mux6~766, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~767 , u0|vga_text_mode_controller_0|levelprint|Mux6~767, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~768 , u0|vga_text_mode_controller_0|levelprint|Mux6~768, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~760 , u0|vga_text_mode_controller_0|levelprint|Mux6~760, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~759 , u0|vga_text_mode_controller_0|levelprint|Mux6~759, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1048 , u0|vga_text_mode_controller_0|levelprint|Mux6~1048, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~761 , u0|vga_text_mode_controller_0|levelprint|Mux6~761, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~762 , u0|vga_text_mode_controller_0|levelprint|Mux6~762, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~763 , u0|vga_text_mode_controller_0|levelprint|Mux6~763, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~764 , u0|vga_text_mode_controller_0|levelprint|Mux6~764, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1049 , u0|vga_text_mode_controller_0|levelprint|Mux6~1049, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~765 , u0|vga_text_mode_controller_0|levelprint|Mux6~765, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~769 , u0|vga_text_mode_controller_0|levelprint|Mux6~769, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~755 , u0|vga_text_mode_controller_0|levelprint|Mux6~755, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~754 , u0|vga_text_mode_controller_0|levelprint|Mux6~754, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~756 , u0|vga_text_mode_controller_0|levelprint|Mux6~756, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1025 , u0|vga_text_mode_controller_0|levelprint|Mux6~1025, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~746 , u0|vga_text_mode_controller_0|levelprint|Mux6~746, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~745 , u0|vga_text_mode_controller_0|levelprint|Mux6~745, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~747 , u0|vga_text_mode_controller_0|levelprint|Mux6~747, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~748 , u0|vga_text_mode_controller_0|levelprint|Mux6~748, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~751 , u0|vga_text_mode_controller_0|levelprint|Mux6~751, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1055 , u0|vga_text_mode_controller_0|levelprint|Mux6~1055, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~752 , u0|vga_text_mode_controller_0|levelprint|Mux6~752, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~205 , u0|vga_text_mode_controller_0|levelprint|Mux6~205, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~749 , u0|vga_text_mode_controller_0|levelprint|Mux6~749, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~750 , u0|vga_text_mode_controller_0|levelprint|Mux6~750, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~753 , u0|vga_text_mode_controller_0|levelprint|Mux6~753, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~757 , u0|vga_text_mode_controller_0|levelprint|Mux6~757, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1047 , u0|vga_text_mode_controller_0|levelprint|Mux6~1047, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~741 , u0|vga_text_mode_controller_0|levelprint|Mux6~741, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~742 , u0|vga_text_mode_controller_0|levelprint|Mux6~742, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~736 , u0|vga_text_mode_controller_0|levelprint|Mux6~736, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~743 , u0|vga_text_mode_controller_0|levelprint|Mux6~743, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~738 , u0|vga_text_mode_controller_0|levelprint|Mux6~738, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~739 , u0|vga_text_mode_controller_0|levelprint|Mux6~739, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1039 , u0|vga_text_mode_controller_0|levelprint|Mux6~1039, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1046 , u0|vga_text_mode_controller_0|levelprint|Mux6~1046, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~737 , u0|vga_text_mode_controller_0|levelprint|Mux6~737, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~740 , u0|vga_text_mode_controller_0|levelprint|Mux6~740, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~735 , u0|vga_text_mode_controller_0|levelprint|Mux6~735, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~733 , u0|vga_text_mode_controller_0|levelprint|Mux6~733, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~734 , u0|vga_text_mode_controller_0|levelprint|Mux6~734, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1045 , u0|vga_text_mode_controller_0|levelprint|Mux6~1045, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~744 , u0|vga_text_mode_controller_0|levelprint|Mux6~744, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~758 , u0|vga_text_mode_controller_0|levelprint|Mux6~758, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~770 , u0|vga_text_mode_controller_0|levelprint|Mux6~770, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~625 , u0|vga_text_mode_controller_0|levelprint|Mux6~625, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~626 , u0|vga_text_mode_controller_0|levelprint|Mux6~626, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~627 , u0|vga_text_mode_controller_0|levelprint|Mux6~627, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~628 , u0|vga_text_mode_controller_0|levelprint|Mux6~628, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~629 , u0|vga_text_mode_controller_0|levelprint|Mux6~629, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~630 , u0|vga_text_mode_controller_0|levelprint|Mux6~630, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~632 , u0|vga_text_mode_controller_0|levelprint|Mux6~632, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~631 , u0|vga_text_mode_controller_0|levelprint|Mux6~631, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~633 , u0|vga_text_mode_controller_0|levelprint|Mux6~633, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~634 , u0|vga_text_mode_controller_0|levelprint|Mux6~634, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~661 , u0|vga_text_mode_controller_0|levelprint|Mux6~661, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~660 , u0|vga_text_mode_controller_0|levelprint|Mux6~660, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~662 , u0|vga_text_mode_controller_0|levelprint|Mux6~662, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~651 , u0|vga_text_mode_controller_0|levelprint|Mux6~651, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~652 , u0|vga_text_mode_controller_0|levelprint|Mux6~652, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~653 , u0|vga_text_mode_controller_0|levelprint|Mux6~653, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~658 , u0|vga_text_mode_controller_0|levelprint|Mux6~658, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~655 , u0|vga_text_mode_controller_0|levelprint|Mux6~655, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~656 , u0|vga_text_mode_controller_0|levelprint|Mux6~656, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~654 , u0|vga_text_mode_controller_0|levelprint|Mux6~654, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~657 , u0|vga_text_mode_controller_0|levelprint|Mux6~657, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~659 , u0|vga_text_mode_controller_0|levelprint|Mux6~659, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~663 , u0|vga_text_mode_controller_0|levelprint|Mux6~663, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~648 , u0|vga_text_mode_controller_0|levelprint|Mux6~648, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~646 , u0|vga_text_mode_controller_0|levelprint|Mux6~646, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~647 , u0|vga_text_mode_controller_0|levelprint|Mux6~647, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~649 , u0|vga_text_mode_controller_0|levelprint|Mux6~649, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~635 , u0|vga_text_mode_controller_0|levelprint|Mux6~635, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~636 , u0|vga_text_mode_controller_0|levelprint|Mux6~636, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~637 , u0|vga_text_mode_controller_0|levelprint|Mux6~637, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~638 , u0|vga_text_mode_controller_0|levelprint|Mux6~638, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1033 , u0|vga_text_mode_controller_0|levelprint|Mux6~1033, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~639 , u0|vga_text_mode_controller_0|levelprint|Mux6~639, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~640 , u0|vga_text_mode_controller_0|levelprint|Mux6~640, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~642 , u0|vga_text_mode_controller_0|levelprint|Mux6~642, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~641 , u0|vga_text_mode_controller_0|levelprint|Mux6~641, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~643 , u0|vga_text_mode_controller_0|levelprint|Mux6~643, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~644 , u0|vga_text_mode_controller_0|levelprint|Mux6~644, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~645 , u0|vga_text_mode_controller_0|levelprint|Mux6~645, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~650 , u0|vga_text_mode_controller_0|levelprint|Mux6~650, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~664 , u0|vga_text_mode_controller_0|levelprint|Mux6~664, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan7~0 , u0|vga_text_mode_controller_0|LessThan7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~673 , u0|vga_text_mode_controller_0|levelprint|Mux6~673, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~674 , u0|vga_text_mode_controller_0|levelprint|Mux6~674, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~666 , u0|vga_text_mode_controller_0|levelprint|Mux6~666, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~665 , u0|vga_text_mode_controller_0|levelprint|Mux6~665, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~667 , u0|vga_text_mode_controller_0|levelprint|Mux6~667, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~668 , u0|vga_text_mode_controller_0|levelprint|Mux6~668, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~669 , u0|vga_text_mode_controller_0|levelprint|Mux6~669, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~670 , u0|vga_text_mode_controller_0|levelprint|Mux6~670, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~671 , u0|vga_text_mode_controller_0|levelprint|Mux6~671, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~672 , u0|vga_text_mode_controller_0|levelprint|Mux6~672, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~675 , u0|vga_text_mode_controller_0|levelprint|Mux6~675, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~676 , u0|vga_text_mode_controller_0|levelprint|Mux6~676, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1063 , u0|vga_text_mode_controller_0|levelprint|Mux6~1063, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1064 , u0|vga_text_mode_controller_0|levelprint|Mux6~1064, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~685 , u0|vga_text_mode_controller_0|levelprint|Mux6~685, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~680 , u0|vga_text_mode_controller_0|levelprint|Mux6~680, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~681 , u0|vga_text_mode_controller_0|levelprint|Mux6~681, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~682 , u0|vga_text_mode_controller_0|levelprint|Mux6~682, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~683 , u0|vga_text_mode_controller_0|levelprint|Mux6~683, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~684 , u0|vga_text_mode_controller_0|levelprint|Mux6~684, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~678 , u0|vga_text_mode_controller_0|levelprint|Mux6~678, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~677 , u0|vga_text_mode_controller_0|levelprint|Mux6~677, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~679 , u0|vga_text_mode_controller_0|levelprint|Mux6~679, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~686 , u0|vga_text_mode_controller_0|levelprint|Mux6~686, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~712 , u0|vga_text_mode_controller_0|levelprint|Mux6~712, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1040 , u0|vga_text_mode_controller_0|levelprint|Mux6~1040, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~693 , u0|vga_text_mode_controller_0|levelprint|Mux6~693, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~713 , u0|vga_text_mode_controller_0|levelprint|Mux6~713, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~714 , u0|vga_text_mode_controller_0|levelprint|Mux6~714, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~710 , u0|vga_text_mode_controller_0|levelprint|Mux6~710, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~707 , u0|vga_text_mode_controller_0|levelprint|Mux6~707, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~708 , u0|vga_text_mode_controller_0|levelprint|Mux6~708, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~709 , u0|vga_text_mode_controller_0|levelprint|Mux6~709, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~711 , u0|vga_text_mode_controller_0|levelprint|Mux6~711, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~715 , u0|vga_text_mode_controller_0|levelprint|Mux6~715, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1038 , u0|vga_text_mode_controller_0|levelprint|Mux6~1038, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~704 , u0|vga_text_mode_controller_0|levelprint|Mux6~704, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~705 , u0|vga_text_mode_controller_0|levelprint|Mux6~705, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~317 , u0|vga_text_mode_controller_0|levelprint|Mux6~317, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~706 , u0|vga_text_mode_controller_0|levelprint|Mux6~706, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1042 , u0|vga_text_mode_controller_0|levelprint|Mux6~1042, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~716 , u0|vga_text_mode_controller_0|levelprint|Mux6~716, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1041 , u0|vga_text_mode_controller_0|levelprint|Mux6~1041, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~717 , u0|vga_text_mode_controller_0|levelprint|Mux6~717, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~718 , u0|vga_text_mode_controller_0|levelprint|Mux6~718, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~696 , u0|vga_text_mode_controller_0|levelprint|Mux6~696, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~697 , u0|vga_text_mode_controller_0|levelprint|Mux6~697, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~698 , u0|vga_text_mode_controller_0|levelprint|Mux6~698, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~699 , u0|vga_text_mode_controller_0|levelprint|Mux6~699, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~700 , u0|vga_text_mode_controller_0|levelprint|Mux6~700, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~701 , u0|vga_text_mode_controller_0|levelprint|Mux6~701, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~695 , u0|vga_text_mode_controller_0|levelprint|Mux6~695, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~702 , u0|vga_text_mode_controller_0|levelprint|Mux6~702, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1034 , u0|vga_text_mode_controller_0|levelprint|Mux6~1034, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1035 , u0|vga_text_mode_controller_0|levelprint|Mux6~1035, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~690 , u0|vga_text_mode_controller_0|levelprint|Mux6~690, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1036 , u0|vga_text_mode_controller_0|levelprint|Mux6~1036, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1037 , u0|vga_text_mode_controller_0|levelprint|Mux6~1037, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~691 , u0|vga_text_mode_controller_0|levelprint|Mux6~691, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~692 , u0|vga_text_mode_controller_0|levelprint|Mux6~692, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1061 , u0|vga_text_mode_controller_0|levelprint|Mux6~1061, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1062 , u0|vga_text_mode_controller_0|levelprint|Mux6~1062, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~687 , u0|vga_text_mode_controller_0|levelprint|Mux6~687, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~688 , u0|vga_text_mode_controller_0|levelprint|Mux6~688, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~689 , u0|vga_text_mode_controller_0|levelprint|Mux6~689, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~694 , u0|vga_text_mode_controller_0|levelprint|Mux6~694, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~703 , u0|vga_text_mode_controller_0|levelprint|Mux6~703, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~719 , u0|vga_text_mode_controller_0|levelprint|Mux6~719, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~720 , u0|vga_text_mode_controller_0|levelprint|Mux6~720, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~592 , u0|vga_text_mode_controller_0|levelprint|Mux6~592, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~583 , u0|vga_text_mode_controller_0|levelprint|Mux6~583, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~588 , u0|vga_text_mode_controller_0|levelprint|Mux6~588, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~587 , u0|vga_text_mode_controller_0|levelprint|Mux6~587, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~589 , u0|vga_text_mode_controller_0|levelprint|Mux6~589, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~586 , u0|vga_text_mode_controller_0|levelprint|Mux6~586, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~590 , u0|vga_text_mode_controller_0|levelprint|Mux6~590, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~584 , u0|vga_text_mode_controller_0|levelprint|Mux6~584, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~585 , u0|vga_text_mode_controller_0|levelprint|Mux6~585, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~591 , u0|vga_text_mode_controller_0|levelprint|Mux6~591, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1065 , u0|vga_text_mode_controller_0|levelprint|Mux6~1065, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1066 , u0|vga_text_mode_controller_0|levelprint|Mux6~1066, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~593 , u0|vga_text_mode_controller_0|levelprint|Mux6~593, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1031 , u0|vga_text_mode_controller_0|levelprint|Mux6~1031, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~594 , u0|vga_text_mode_controller_0|levelprint|Mux6~594, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~595 , u0|vga_text_mode_controller_0|levelprint|Mux6~595, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~596 , u0|vga_text_mode_controller_0|levelprint|Mux6~596, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~597 , u0|vga_text_mode_controller_0|levelprint|Mux6~597, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~598 , u0|vga_text_mode_controller_0|levelprint|Mux6~598, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~599 , u0|vga_text_mode_controller_0|levelprint|Mux6~599, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~600 , u0|vga_text_mode_controller_0|levelprint|Mux6~600, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~601 , u0|vga_text_mode_controller_0|levelprint|Mux6~601, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~602 , u0|vga_text_mode_controller_0|levelprint|Mux6~602, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1032 , u0|vga_text_mode_controller_0|levelprint|Mux6~1032, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~608 , u0|vga_text_mode_controller_0|levelprint|Mux6~608, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~606 , u0|vga_text_mode_controller_0|levelprint|Mux6~606, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~605 , u0|vga_text_mode_controller_0|levelprint|Mux6~605, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~607 , u0|vga_text_mode_controller_0|levelprint|Mux6~607, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~609 , u0|vga_text_mode_controller_0|levelprint|Mux6~609, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~603 , u0|vga_text_mode_controller_0|levelprint|Mux6~603, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~604 , u0|vga_text_mode_controller_0|levelprint|Mux6~604, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~610 , u0|vga_text_mode_controller_0|levelprint|Mux6~610, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~614 , u0|vga_text_mode_controller_0|levelprint|Mux6~614, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~611 , u0|vga_text_mode_controller_0|levelprint|Mux6~611, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~612 , u0|vga_text_mode_controller_0|levelprint|Mux6~612, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~613 , u0|vga_text_mode_controller_0|levelprint|Mux6~613, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~615 , u0|vga_text_mode_controller_0|levelprint|Mux6~615, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~616 , u0|vga_text_mode_controller_0|levelprint|Mux6~616, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~617 , u0|vga_text_mode_controller_0|levelprint|Mux6~617, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~621 , u0|vga_text_mode_controller_0|levelprint|Mux6~621, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~622 , u0|vga_text_mode_controller_0|levelprint|Mux6~622, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~618 , u0|vga_text_mode_controller_0|levelprint|Mux6~618, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~619 , u0|vga_text_mode_controller_0|levelprint|Mux6~619, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~620 , u0|vga_text_mode_controller_0|levelprint|Mux6~620, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~623 , u0|vga_text_mode_controller_0|levelprint|Mux6~623, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~624 , u0|vga_text_mode_controller_0|levelprint|Mux6~624, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~771 , u0|vga_text_mode_controller_0|levelprint|Mux6~771, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~772 , u0|vga_text_mode_controller_0|levelprint|Mux6~772, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1010 , u0|vga_text_mode_controller_0|levelprint|Mux6~1010, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1011 , u0|vga_text_mode_controller_0|levelprint|Mux6~1011, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1012 , u0|vga_text_mode_controller_0|levelprint|Mux6~1012, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1009 , u0|vga_text_mode_controller_0|levelprint|Mux6~1009, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1008 , u0|vga_text_mode_controller_0|levelprint|Mux6~1008, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1013 , u0|vga_text_mode_controller_0|levelprint|Mux6~1013, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~986 , u0|vga_text_mode_controller_0|levelprint|Mux6~986, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~987 , u0|vga_text_mode_controller_0|levelprint|Mux6~987, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~988 , u0|vga_text_mode_controller_0|levelprint|Mux6~988, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~989 , u0|vga_text_mode_controller_0|levelprint|Mux6~989, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~996 , u0|vga_text_mode_controller_0|levelprint|Mux6~996, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~997 , u0|vga_text_mode_controller_0|levelprint|Mux6~997, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~998 , u0|vga_text_mode_controller_0|levelprint|Mux6~998, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~999 , u0|vga_text_mode_controller_0|levelprint|Mux6~999, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~992 , u0|vga_text_mode_controller_0|levelprint|Mux6~992, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~991 , u0|vga_text_mode_controller_0|levelprint|Mux6~991, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~993 , u0|vga_text_mode_controller_0|levelprint|Mux6~993, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~990 , u0|vga_text_mode_controller_0|levelprint|Mux6~990, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~994 , u0|vga_text_mode_controller_0|levelprint|Mux6~994, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~995 , u0|vga_text_mode_controller_0|levelprint|Mux6~995, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1000 , u0|vga_text_mode_controller_0|levelprint|Mux6~1000, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1005 , u0|vga_text_mode_controller_0|levelprint|Mux6~1005, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1001 , u0|vga_text_mode_controller_0|levelprint|Mux6~1001, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1003 , u0|vga_text_mode_controller_0|levelprint|Mux6~1003, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1002 , u0|vga_text_mode_controller_0|levelprint|Mux6~1002, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1004 , u0|vga_text_mode_controller_0|levelprint|Mux6~1004, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1006 , u0|vga_text_mode_controller_0|levelprint|Mux6~1006, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1007 , u0|vga_text_mode_controller_0|levelprint|Mux6~1007, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1054 , u0|vga_text_mode_controller_0|levelprint|Mux6~1054, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~981 , u0|vga_text_mode_controller_0|levelprint|Mux6~981, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~982 , u0|vga_text_mode_controller_0|levelprint|Mux6~982, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~983 , u0|vga_text_mode_controller_0|levelprint|Mux6~983, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~980 , u0|vga_text_mode_controller_0|levelprint|Mux6~980, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~984 , u0|vga_text_mode_controller_0|levelprint|Mux6~984, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~974 , u0|vga_text_mode_controller_0|levelprint|Mux6~974, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~975 , u0|vga_text_mode_controller_0|levelprint|Mux6~975, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~976 , u0|vga_text_mode_controller_0|levelprint|Mux6~976, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~977 , u0|vga_text_mode_controller_0|levelprint|Mux6~977, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~978 , u0|vga_text_mode_controller_0|levelprint|Mux6~978, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1052 , u0|vga_text_mode_controller_0|levelprint|Mux6~1052, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1053 , u0|vga_text_mode_controller_0|levelprint|Mux6~1053, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~973 , u0|vga_text_mode_controller_0|levelprint|Mux6~973, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~979 , u0|vga_text_mode_controller_0|levelprint|Mux6~979, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~969 , u0|vga_text_mode_controller_0|levelprint|Mux6~969, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1051 , u0|vga_text_mode_controller_0|levelprint|Mux6~1051, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~970 , u0|vga_text_mode_controller_0|levelprint|Mux6~970, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~971 , u0|vga_text_mode_controller_0|levelprint|Mux6~971, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~968 , u0|vga_text_mode_controller_0|levelprint|Mux6~968, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~972 , u0|vga_text_mode_controller_0|levelprint|Mux6~972, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~985 , u0|vga_text_mode_controller_0|levelprint|Mux6~985, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1057 , u0|vga_text_mode_controller_0|levelprint|Mux6~1057, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1058 , u0|vga_text_mode_controller_0|levelprint|Mux6~1058, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~826 , u0|vga_text_mode_controller_0|levelprint|Mux6~826, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~823 , u0|vga_text_mode_controller_0|levelprint|Mux6~823, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~824 , u0|vga_text_mode_controller_0|levelprint|Mux6~824, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~825 , u0|vga_text_mode_controller_0|levelprint|Mux6~825, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~827 , u0|vga_text_mode_controller_0|levelprint|Mux6~827, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~837 , u0|vga_text_mode_controller_0|levelprint|Mux6~837, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~841 , u0|vga_text_mode_controller_0|levelprint|Mux6~841, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~838 , u0|vga_text_mode_controller_0|levelprint|Mux6~838, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~839 , u0|vga_text_mode_controller_0|levelprint|Mux6~839, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~840 , u0|vga_text_mode_controller_0|levelprint|Mux6~840, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~842 , u0|vga_text_mode_controller_0|levelprint|Mux6~842, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~828 , u0|vga_text_mode_controller_0|levelprint|Mux6~828, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~829 , u0|vga_text_mode_controller_0|levelprint|Mux6~829, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~830 , u0|vga_text_mode_controller_0|levelprint|Mux6~830, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~831 , u0|vga_text_mode_controller_0|levelprint|Mux6~831, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~832 , u0|vga_text_mode_controller_0|levelprint|Mux6~832, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~833 , u0|vga_text_mode_controller_0|levelprint|Mux6~833, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~834 , u0|vga_text_mode_controller_0|levelprint|Mux6~834, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~835 , u0|vga_text_mode_controller_0|levelprint|Mux6~835, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~836 , u0|vga_text_mode_controller_0|levelprint|Mux6~836, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~843 , u0|vga_text_mode_controller_0|levelprint|Mux6~843, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~796 , u0|vga_text_mode_controller_0|levelprint|Mux6~796, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~797 , u0|vga_text_mode_controller_0|levelprint|Mux6~797, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~798 , u0|vga_text_mode_controller_0|levelprint|Mux6~798, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~799 , u0|vga_text_mode_controller_0|levelprint|Mux6~799, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~800 , u0|vga_text_mode_controller_0|levelprint|Mux6~800, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~801 , u0|vga_text_mode_controller_0|levelprint|Mux6~801, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~793 , u0|vga_text_mode_controller_0|levelprint|Mux6~793, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~794 , u0|vga_text_mode_controller_0|levelprint|Mux6~794, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~795 , u0|vga_text_mode_controller_0|levelprint|Mux6~795, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~802 , u0|vga_text_mode_controller_0|levelprint|Mux6~802, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~788 , u0|vga_text_mode_controller_0|levelprint|Mux6~788, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~789 , u0|vga_text_mode_controller_0|levelprint|Mux6~789, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~791 , u0|vga_text_mode_controller_0|levelprint|Mux6~791, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~790 , u0|vga_text_mode_controller_0|levelprint|Mux6~790, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~792 , u0|vga_text_mode_controller_0|levelprint|Mux6~792, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~803 , u0|vga_text_mode_controller_0|levelprint|Mux6~803, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~804 , u0|vga_text_mode_controller_0|levelprint|Mux6~804, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~805 , u0|vga_text_mode_controller_0|levelprint|Mux6~805, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~810 , u0|vga_text_mode_controller_0|levelprint|Mux6~810, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~811 , u0|vga_text_mode_controller_0|levelprint|Mux6~811, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~812 , u0|vga_text_mode_controller_0|levelprint|Mux6~812, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~809 , u0|vga_text_mode_controller_0|levelprint|Mux6~809, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~813 , u0|vga_text_mode_controller_0|levelprint|Mux6~813, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~814 , u0|vga_text_mode_controller_0|levelprint|Mux6~814, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~806 , u0|vga_text_mode_controller_0|levelprint|Mux6~806, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~807 , u0|vga_text_mode_controller_0|levelprint|Mux6~807, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~808 , u0|vga_text_mode_controller_0|levelprint|Mux6~808, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~815 , u0|vga_text_mode_controller_0|levelprint|Mux6~815, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~817 , u0|vga_text_mode_controller_0|levelprint|Mux6~817, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~818 , u0|vga_text_mode_controller_0|levelprint|Mux6~818, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~816 , u0|vga_text_mode_controller_0|levelprint|Mux6~816, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~819 , u0|vga_text_mode_controller_0|levelprint|Mux6~819, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~820 , u0|vga_text_mode_controller_0|levelprint|Mux6~820, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~821 , u0|vga_text_mode_controller_0|levelprint|Mux6~821, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~822 , u0|vga_text_mode_controller_0|levelprint|Mux6~822, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~781 , u0|vga_text_mode_controller_0|levelprint|Mux6~781, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~782 , u0|vga_text_mode_controller_0|levelprint|Mux6~782, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~783 , u0|vga_text_mode_controller_0|levelprint|Mux6~783, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~784 , u0|vga_text_mode_controller_0|levelprint|Mux6~784, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~785 , u0|vga_text_mode_controller_0|levelprint|Mux6~785, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~786 , u0|vga_text_mode_controller_0|levelprint|Mux6~786, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~776 , u0|vga_text_mode_controller_0|levelprint|Mux6~776, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1050 , u0|vga_text_mode_controller_0|levelprint|Mux6~1050, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~777 , u0|vga_text_mode_controller_0|levelprint|Mux6~777, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~778 , u0|vga_text_mode_controller_0|levelprint|Mux6~778, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~779 , u0|vga_text_mode_controller_0|levelprint|Mux6~779, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~780 , u0|vga_text_mode_controller_0|levelprint|Mux6~780, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~773 , u0|vga_text_mode_controller_0|levelprint|Mux6~773, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~774 , u0|vga_text_mode_controller_0|levelprint|Mux6~774, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~775 , u0|vga_text_mode_controller_0|levelprint|Mux6~775, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~787 , u0|vga_text_mode_controller_0|levelprint|Mux6~787, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~844 , u0|vga_text_mode_controller_0|levelprint|Mux6~844, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~950 , u0|vga_text_mode_controller_0|levelprint|Mux6~950, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~951 , u0|vga_text_mode_controller_0|levelprint|Mux6~951, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~952 , u0|vga_text_mode_controller_0|levelprint|Mux6~952, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~961 , u0|vga_text_mode_controller_0|levelprint|Mux6~961, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~962 , u0|vga_text_mode_controller_0|levelprint|Mux6~962, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~963 , u0|vga_text_mode_controller_0|levelprint|Mux6~963, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~959 , u0|vga_text_mode_controller_0|levelprint|Mux6~959, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~960 , u0|vga_text_mode_controller_0|levelprint|Mux6~960, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~957 , u0|vga_text_mode_controller_0|levelprint|Mux6~957, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~954 , u0|vga_text_mode_controller_0|levelprint|Mux6~954, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~955 , u0|vga_text_mode_controller_0|levelprint|Mux6~955, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~956 , u0|vga_text_mode_controller_0|levelprint|Mux6~956, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~953 , u0|vga_text_mode_controller_0|levelprint|Mux6~953, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~958 , u0|vga_text_mode_controller_0|levelprint|Mux6~958, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~964 , u0|vga_text_mode_controller_0|levelprint|Mux6~964, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~965 , u0|vga_text_mode_controller_0|levelprint|Mux6~965, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~901 , u0|vga_text_mode_controller_0|levelprint|Mux6~901, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~902 , u0|vga_text_mode_controller_0|levelprint|Mux6~902, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~903 , u0|vga_text_mode_controller_0|levelprint|Mux6~903, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~900 , u0|vga_text_mode_controller_0|levelprint|Mux6~900, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~904 , u0|vga_text_mode_controller_0|levelprint|Mux6~904, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~898 , u0|vga_text_mode_controller_0|levelprint|Mux6~898, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~899 , u0|vga_text_mode_controller_0|levelprint|Mux6~899, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~905 , u0|vga_text_mode_controller_0|levelprint|Mux6~905, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~926 , u0|vga_text_mode_controller_0|levelprint|Mux6~926, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~925 , u0|vga_text_mode_controller_0|levelprint|Mux6~925, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~927 , u0|vga_text_mode_controller_0|levelprint|Mux6~927, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~928 , u0|vga_text_mode_controller_0|levelprint|Mux6~928, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~924 , u0|vga_text_mode_controller_0|levelprint|Mux6~924, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~929 , u0|vga_text_mode_controller_0|levelprint|Mux6~929, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~910 , u0|vga_text_mode_controller_0|levelprint|Mux6~910, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~908 , u0|vga_text_mode_controller_0|levelprint|Mux6~908, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~907 , u0|vga_text_mode_controller_0|levelprint|Mux6~907, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~909 , u0|vga_text_mode_controller_0|levelprint|Mux6~909, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~906 , u0|vga_text_mode_controller_0|levelprint|Mux6~906, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~911 , u0|vga_text_mode_controller_0|levelprint|Mux6~911, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~912 , u0|vga_text_mode_controller_0|levelprint|Mux6~912, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~914 , u0|vga_text_mode_controller_0|levelprint|Mux6~914, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~913 , u0|vga_text_mode_controller_0|levelprint|Mux6~913, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~915 , u0|vga_text_mode_controller_0|levelprint|Mux6~915, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~916 , u0|vga_text_mode_controller_0|levelprint|Mux6~916, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~917 , u0|vga_text_mode_controller_0|levelprint|Mux6~917, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~921 , u0|vga_text_mode_controller_0|levelprint|Mux6~921, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~919 , u0|vga_text_mode_controller_0|levelprint|Mux6~919, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~918 , u0|vga_text_mode_controller_0|levelprint|Mux6~918, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~920 , u0|vga_text_mode_controller_0|levelprint|Mux6~920, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~922 , u0|vga_text_mode_controller_0|levelprint|Mux6~922, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~923 , u0|vga_text_mode_controller_0|levelprint|Mux6~923, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~930 , u0|vga_text_mode_controller_0|levelprint|Mux6~930, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~936 , u0|vga_text_mode_controller_0|levelprint|Mux6~936, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~937 , u0|vga_text_mode_controller_0|levelprint|Mux6~937, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1059 , u0|vga_text_mode_controller_0|levelprint|Mux6~1059, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1060 , u0|vga_text_mode_controller_0|levelprint|Mux6~1060, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~939 , u0|vga_text_mode_controller_0|levelprint|Mux6~939, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~938 , u0|vga_text_mode_controller_0|levelprint|Mux6~938, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~940 , u0|vga_text_mode_controller_0|levelprint|Mux6~940, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~941 , u0|vga_text_mode_controller_0|levelprint|Mux6~941, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~942 , u0|vga_text_mode_controller_0|levelprint|Mux6~942, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~932 , u0|vga_text_mode_controller_0|levelprint|Mux6~932, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~931 , u0|vga_text_mode_controller_0|levelprint|Mux6~931, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~934 , u0|vga_text_mode_controller_0|levelprint|Mux6~934, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~933 , u0|vga_text_mode_controller_0|levelprint|Mux6~933, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~935 , u0|vga_text_mode_controller_0|levelprint|Mux6~935, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~943 , u0|vga_text_mode_controller_0|levelprint|Mux6~943, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~944 , u0|vga_text_mode_controller_0|levelprint|Mux6~944, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~945 , u0|vga_text_mode_controller_0|levelprint|Mux6~945, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~946 , u0|vga_text_mode_controller_0|levelprint|Mux6~946, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~947 , u0|vga_text_mode_controller_0|levelprint|Mux6~947, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~948 , u0|vga_text_mode_controller_0|levelprint|Mux6~948, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~949 , u0|vga_text_mode_controller_0|levelprint|Mux6~949, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~966 , u0|vga_text_mode_controller_0|levelprint|Mux6~966, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~871 , u0|vga_text_mode_controller_0|levelprint|Mux6~871, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~869 , u0|vga_text_mode_controller_0|levelprint|Mux6~869, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~868 , u0|vga_text_mode_controller_0|levelprint|Mux6~868, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~870 , u0|vga_text_mode_controller_0|levelprint|Mux6~870, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~867 , u0|vga_text_mode_controller_0|levelprint|Mux6~867, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~872 , u0|vga_text_mode_controller_0|levelprint|Mux6~872, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~890 , u0|vga_text_mode_controller_0|levelprint|Mux6~890, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~888 , u0|vga_text_mode_controller_0|levelprint|Mux6~888, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~887 , u0|vga_text_mode_controller_0|levelprint|Mux6~887, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~889 , u0|vga_text_mode_controller_0|levelprint|Mux6~889, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~886 , u0|vga_text_mode_controller_0|levelprint|Mux6~886, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~891 , u0|vga_text_mode_controller_0|levelprint|Mux6~891, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~880 , u0|vga_text_mode_controller_0|levelprint|Mux6~880, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~881 , u0|vga_text_mode_controller_0|levelprint|Mux6~881, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~882 , u0|vga_text_mode_controller_0|levelprint|Mux6~882, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~879 , u0|vga_text_mode_controller_0|levelprint|Mux6~879, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~883 , u0|vga_text_mode_controller_0|levelprint|Mux6~883, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~884 , u0|vga_text_mode_controller_0|levelprint|Mux6~884, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~874 , u0|vga_text_mode_controller_0|levelprint|Mux6~874, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~875 , u0|vga_text_mode_controller_0|levelprint|Mux6~875, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~876 , u0|vga_text_mode_controller_0|levelprint|Mux6~876, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~877 , u0|vga_text_mode_controller_0|levelprint|Mux6~877, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~873 , u0|vga_text_mode_controller_0|levelprint|Mux6~873, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~878 , u0|vga_text_mode_controller_0|levelprint|Mux6~878, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~885 , u0|vga_text_mode_controller_0|levelprint|Mux6~885, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~892 , u0|vga_text_mode_controller_0|levelprint|Mux6~892, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~865 , u0|vga_text_mode_controller_0|levelprint|Mux6~865, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~863 , u0|vga_text_mode_controller_0|levelprint|Mux6~863, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~864 , u0|vga_text_mode_controller_0|levelprint|Mux6~864, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~866 , u0|vga_text_mode_controller_0|levelprint|Mux6~866, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~893 , u0|vga_text_mode_controller_0|levelprint|Mux6~893, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~860 , u0|vga_text_mode_controller_0|levelprint|Mux6~860, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~861 , u0|vga_text_mode_controller_0|levelprint|Mux6~861, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~847 , u0|vga_text_mode_controller_0|levelprint|Mux6~847, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~846 , u0|vga_text_mode_controller_0|levelprint|Mux6~846, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~848 , u0|vga_text_mode_controller_0|levelprint|Mux6~848, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~845 , u0|vga_text_mode_controller_0|levelprint|Mux6~845, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~849 , u0|vga_text_mode_controller_0|levelprint|Mux6~849, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~850 , u0|vga_text_mode_controller_0|levelprint|Mux6~850, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~851 , u0|vga_text_mode_controller_0|levelprint|Mux6~851, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~852 , u0|vga_text_mode_controller_0|levelprint|Mux6~852, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~857 , u0|vga_text_mode_controller_0|levelprint|Mux6~857, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~855 , u0|vga_text_mode_controller_0|levelprint|Mux6~855, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~854 , u0|vga_text_mode_controller_0|levelprint|Mux6~854, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~856 , u0|vga_text_mode_controller_0|levelprint|Mux6~856, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~853 , u0|vga_text_mode_controller_0|levelprint|Mux6~853, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~858 , u0|vga_text_mode_controller_0|levelprint|Mux6~858, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~859 , u0|vga_text_mode_controller_0|levelprint|Mux6~859, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~862 , u0|vga_text_mode_controller_0|levelprint|Mux6~862, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~895 , u0|vga_text_mode_controller_0|levelprint|Mux6~895, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~894 , u0|vga_text_mode_controller_0|levelprint|Mux6~894, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~896 , u0|vga_text_mode_controller_0|levelprint|Mux6~896, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~897 , u0|vga_text_mode_controller_0|levelprint|Mux6~897, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~967 , u0|vga_text_mode_controller_0|levelprint|Mux6~967, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1014 , u0|vga_text_mode_controller_0|levelprint|Mux6~1014, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~164 , u0|vga_text_mode_controller_0|levelprint|Mux6~164, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~165 , u0|vga_text_mode_controller_0|levelprint|Mux6~165, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~166 , u0|vga_text_mode_controller_0|levelprint|Mux6~166, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~147 , u0|vga_text_mode_controller_0|levelprint|Mux6~147, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~148 , u0|vga_text_mode_controller_0|levelprint|Mux6~148, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~159 , u0|vga_text_mode_controller_0|levelprint|Mux6~159, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~160 , u0|vga_text_mode_controller_0|levelprint|Mux6~160, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~161 , u0|vga_text_mode_controller_0|levelprint|Mux6~161, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~162 , u0|vga_text_mode_controller_0|levelprint|Mux6~162, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~150 , u0|vga_text_mode_controller_0|levelprint|Mux6~150, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~149 , u0|vga_text_mode_controller_0|levelprint|Mux6~149, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~151 , u0|vga_text_mode_controller_0|levelprint|Mux6~151, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~156 , u0|vga_text_mode_controller_0|levelprint|Mux6~156, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~154 , u0|vga_text_mode_controller_0|levelprint|Mux6~154, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~153 , u0|vga_text_mode_controller_0|levelprint|Mux6~153, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~155 , u0|vga_text_mode_controller_0|levelprint|Mux6~155, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~152 , u0|vga_text_mode_controller_0|levelprint|Mux6~152, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~157 , u0|vga_text_mode_controller_0|levelprint|Mux6~157, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~158 , u0|vga_text_mode_controller_0|levelprint|Mux6~158, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~163 , u0|vga_text_mode_controller_0|levelprint|Mux6~163, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~167 , u0|vga_text_mode_controller_0|levelprint|Mux6~167, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~126 , u0|vga_text_mode_controller_0|levelprint|Mux6~126, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~124 , u0|vga_text_mode_controller_0|levelprint|Mux6~124, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~123 , u0|vga_text_mode_controller_0|levelprint|Mux6~123, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~125 , u0|vga_text_mode_controller_0|levelprint|Mux6~125, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~122 , u0|vga_text_mode_controller_0|levelprint|Mux6~122, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~127 , u0|vga_text_mode_controller_0|levelprint|Mux6~127, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~140 , u0|vga_text_mode_controller_0|levelprint|Mux6~140, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~142 , u0|vga_text_mode_controller_0|levelprint|Mux6~142, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~141 , u0|vga_text_mode_controller_0|levelprint|Mux6~141, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~143 , u0|vga_text_mode_controller_0|levelprint|Mux6~143, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~144 , u0|vga_text_mode_controller_0|levelprint|Mux6~144, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~145 , u0|vga_text_mode_controller_0|levelprint|Mux6~145, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~128 , u0|vga_text_mode_controller_0|levelprint|Mux6~128, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~129 , u0|vga_text_mode_controller_0|levelprint|Mux6~129, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~130 , u0|vga_text_mode_controller_0|levelprint|Mux6~130, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~131 , u0|vga_text_mode_controller_0|levelprint|Mux6~131, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~132 , u0|vga_text_mode_controller_0|levelprint|Mux6~132, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~137 , u0|vga_text_mode_controller_0|levelprint|Mux6~137, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~134 , u0|vga_text_mode_controller_0|levelprint|Mux6~134, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~135 , u0|vga_text_mode_controller_0|levelprint|Mux6~135, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~136 , u0|vga_text_mode_controller_0|levelprint|Mux6~136, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~133 , u0|vga_text_mode_controller_0|levelprint|Mux6~133, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~138 , u0|vga_text_mode_controller_0|levelprint|Mux6~138, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~139 , u0|vga_text_mode_controller_0|levelprint|Mux6~139, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~146 , u0|vga_text_mode_controller_0|levelprint|Mux6~146, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~170 , u0|vga_text_mode_controller_0|levelprint|Mux6~170, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~171 , u0|vga_text_mode_controller_0|levelprint|Mux6~171, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1016 , u0|vga_text_mode_controller_0|levelprint|Mux6~1016, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~168 , u0|vga_text_mode_controller_0|levelprint|Mux6~168, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~169 , u0|vga_text_mode_controller_0|levelprint|Mux6~169, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~172 , u0|vga_text_mode_controller_0|levelprint|Mux6~172, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~173 , u0|vga_text_mode_controller_0|levelprint|Mux6~173, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~240 , u0|vga_text_mode_controller_0|levelprint|Mux6~240, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~236 , u0|vga_text_mode_controller_0|levelprint|Mux6~236, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~237 , u0|vga_text_mode_controller_0|levelprint|Mux6~237, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~238 , u0|vga_text_mode_controller_0|levelprint|Mux6~238, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~239 , u0|vga_text_mode_controller_0|levelprint|Mux6~239, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~241 , u0|vga_text_mode_controller_0|levelprint|Mux6~241, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~246 , u0|vga_text_mode_controller_0|levelprint|Mux6~246, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~245 , u0|vga_text_mode_controller_0|levelprint|Mux6~245, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~247 , u0|vga_text_mode_controller_0|levelprint|Mux6~247, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~248 , u0|vga_text_mode_controller_0|levelprint|Mux6~248, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~244 , u0|vga_text_mode_controller_0|levelprint|Mux6~244, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~249 , u0|vga_text_mode_controller_0|levelprint|Mux6~249, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~242 , u0|vga_text_mode_controller_0|levelprint|Mux6~242, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~243 , u0|vga_text_mode_controller_0|levelprint|Mux6~243, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~250 , u0|vga_text_mode_controller_0|levelprint|Mux6~250, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~251 , u0|vga_text_mode_controller_0|levelprint|Mux6~251, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~252 , u0|vga_text_mode_controller_0|levelprint|Mux6~252, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~253 , u0|vga_text_mode_controller_0|levelprint|Mux6~253, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~256 , u0|vga_text_mode_controller_0|levelprint|Mux6~256, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~257 , u0|vga_text_mode_controller_0|levelprint|Mux6~257, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~258 , u0|vga_text_mode_controller_0|levelprint|Mux6~258, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~259 , u0|vga_text_mode_controller_0|levelprint|Mux6~259, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~260 , u0|vga_text_mode_controller_0|levelprint|Mux6~260, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~262 , u0|vga_text_mode_controller_0|levelprint|Mux6~262, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~261 , u0|vga_text_mode_controller_0|levelprint|Mux6~261, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~263 , u0|vga_text_mode_controller_0|levelprint|Mux6~263, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~254 , u0|vga_text_mode_controller_0|levelprint|Mux6~254, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~255 , u0|vga_text_mode_controller_0|levelprint|Mux6~255, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1071 , u0|vga_text_mode_controller_0|levelprint|Mux6~1071, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1072 , u0|vga_text_mode_controller_0|levelprint|Mux6~1072, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~264 , u0|vga_text_mode_controller_0|levelprint|Mux6~264, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~265 , u0|vga_text_mode_controller_0|levelprint|Mux6~265, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~266 , u0|vga_text_mode_controller_0|levelprint|Mux6~266, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~267 , u0|vga_text_mode_controller_0|levelprint|Mux6~267, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~272 , u0|vga_text_mode_controller_0|levelprint|Mux6~272, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~270 , u0|vga_text_mode_controller_0|levelprint|Mux6~270, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~269 , u0|vga_text_mode_controller_0|levelprint|Mux6~269, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~271 , u0|vga_text_mode_controller_0|levelprint|Mux6~271, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~268 , u0|vga_text_mode_controller_0|levelprint|Mux6~268, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~273 , u0|vga_text_mode_controller_0|levelprint|Mux6~273, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~274 , u0|vga_text_mode_controller_0|levelprint|Mux6~274, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~275 , u0|vga_text_mode_controller_0|levelprint|Mux6~275, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~276 , u0|vga_text_mode_controller_0|levelprint|Mux6~276, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~277 , u0|vga_text_mode_controller_0|levelprint|Mux6~277, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~232 , u0|vga_text_mode_controller_0|levelprint|Mux6~232, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~233 , u0|vga_text_mode_controller_0|levelprint|Mux6~233, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~234 , u0|vga_text_mode_controller_0|levelprint|Mux6~234, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~235 , u0|vga_text_mode_controller_0|levelprint|Mux6~235, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~278 , u0|vga_text_mode_controller_0|levelprint|Mux6~278, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1022 , u0|vga_text_mode_controller_0|levelprint|Mux6~1022, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~229 , u0|vga_text_mode_controller_0|levelprint|Mux6~229, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1021 , u0|vga_text_mode_controller_0|levelprint|Mux6~1021, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~227 , u0|vga_text_mode_controller_0|levelprint|Mux6~227, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~228 , u0|vga_text_mode_controller_0|levelprint|Mux6~228, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~230 , u0|vga_text_mode_controller_0|levelprint|Mux6~230, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~219 , u0|vga_text_mode_controller_0|levelprint|Mux6~219, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~216 , u0|vga_text_mode_controller_0|levelprint|Mux6~216, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~217 , u0|vga_text_mode_controller_0|levelprint|Mux6~217, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~218 , u0|vga_text_mode_controller_0|levelprint|Mux6~218, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1019 , u0|vga_text_mode_controller_0|levelprint|Mux6~1019, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~220 , u0|vga_text_mode_controller_0|levelprint|Mux6~220, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~213 , u0|vga_text_mode_controller_0|levelprint|Mux6~213, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~214 , u0|vga_text_mode_controller_0|levelprint|Mux6~214, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~215 , u0|vga_text_mode_controller_0|levelprint|Mux6~215, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~221 , u0|vga_text_mode_controller_0|levelprint|Mux6~221, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~211 , u0|vga_text_mode_controller_0|levelprint|Mux6~211, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~209 , u0|vga_text_mode_controller_0|levelprint|Mux6~209, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~210 , u0|vga_text_mode_controller_0|levelprint|Mux6~210, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~208 , u0|vga_text_mode_controller_0|levelprint|Mux6~208, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~212 , u0|vga_text_mode_controller_0|levelprint|Mux6~212, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~222 , u0|vga_text_mode_controller_0|levelprint|Mux6~222, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~223 , u0|vga_text_mode_controller_0|levelprint|Mux6~223, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1020 , u0|vga_text_mode_controller_0|levelprint|Mux6~1020, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~224 , u0|vga_text_mode_controller_0|levelprint|Mux6~224, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~225 , u0|vga_text_mode_controller_0|levelprint|Mux6~225, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~206 , u0|vga_text_mode_controller_0|levelprint|Mux6~206, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~192 , u0|vga_text_mode_controller_0|levelprint|Mux6~192, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~193 , u0|vga_text_mode_controller_0|levelprint|Mux6~193, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~194 , u0|vga_text_mode_controller_0|levelprint|Mux6~194, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~191 , u0|vga_text_mode_controller_0|levelprint|Mux6~191, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~195 , u0|vga_text_mode_controller_0|levelprint|Mux6~195, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~202 , u0|vga_text_mode_controller_0|levelprint|Mux6~202, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~203 , u0|vga_text_mode_controller_0|levelprint|Mux6~203, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~200 , u0|vga_text_mode_controller_0|levelprint|Mux6~200, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~198 , u0|vga_text_mode_controller_0|levelprint|Mux6~198, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~197 , u0|vga_text_mode_controller_0|levelprint|Mux6~197, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~199 , u0|vga_text_mode_controller_0|levelprint|Mux6~199, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~196 , u0|vga_text_mode_controller_0|levelprint|Mux6~196, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~201 , u0|vga_text_mode_controller_0|levelprint|Mux6~201, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~204 , u0|vga_text_mode_controller_0|levelprint|Mux6~204, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~207 , u0|vga_text_mode_controller_0|levelprint|Mux6~207, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~226 , u0|vga_text_mode_controller_0|levelprint|Mux6~226, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1018 , u0|vga_text_mode_controller_0|levelprint|Mux6~1018, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~184 , u0|vga_text_mode_controller_0|levelprint|Mux6~184, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~183 , u0|vga_text_mode_controller_0|levelprint|Mux6~183, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~185 , u0|vga_text_mode_controller_0|levelprint|Mux6~185, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~181 , u0|vga_text_mode_controller_0|levelprint|Mux6~181, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~179 , u0|vga_text_mode_controller_0|levelprint|Mux6~179, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~178 , u0|vga_text_mode_controller_0|levelprint|Mux6~178, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~180 , u0|vga_text_mode_controller_0|levelprint|Mux6~180, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1017 , u0|vga_text_mode_controller_0|levelprint|Mux6~1017, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~182 , u0|vga_text_mode_controller_0|levelprint|Mux6~182, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~186 , u0|vga_text_mode_controller_0|levelprint|Mux6~186, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~175 , u0|vga_text_mode_controller_0|levelprint|Mux6~175, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~176 , u0|vga_text_mode_controller_0|levelprint|Mux6~176, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~174 , u0|vga_text_mode_controller_0|levelprint|Mux6~174, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~177 , u0|vga_text_mode_controller_0|levelprint|Mux6~177, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~187 , u0|vga_text_mode_controller_0|levelprint|Mux6~187, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1073 , u0|vga_text_mode_controller_0|levelprint|Mux6~1073, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1074 , u0|vga_text_mode_controller_0|levelprint|Mux6~1074, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~188 , u0|vga_text_mode_controller_0|levelprint|Mux6~188, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~189 , u0|vga_text_mode_controller_0|levelprint|Mux6~189, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~190 , u0|vga_text_mode_controller_0|levelprint|Mux6~190, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~231 , u0|vga_text_mode_controller_0|levelprint|Mux6~231, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~279 , u0|vga_text_mode_controller_0|levelprint|Mux6~279, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~297 , u0|vga_text_mode_controller_0|levelprint|Mux6~297, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~298 , u0|vga_text_mode_controller_0|levelprint|Mux6~298, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~299 , u0|vga_text_mode_controller_0|levelprint|Mux6~299, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~300 , u0|vga_text_mode_controller_0|levelprint|Mux6~300, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~303 , u0|vga_text_mode_controller_0|levelprint|Mux6~303, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~304 , u0|vga_text_mode_controller_0|levelprint|Mux6~304, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~301 , u0|vga_text_mode_controller_0|levelprint|Mux6~301, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~302 , u0|vga_text_mode_controller_0|levelprint|Mux6~302, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~305 , u0|vga_text_mode_controller_0|levelprint|Mux6~305, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~308 , u0|vga_text_mode_controller_0|levelprint|Mux6~308, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~306 , u0|vga_text_mode_controller_0|levelprint|Mux6~306, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~307 , u0|vga_text_mode_controller_0|levelprint|Mux6~307, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~309 , u0|vga_text_mode_controller_0|levelprint|Mux6~309, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~310 , u0|vga_text_mode_controller_0|levelprint|Mux6~310, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~325 , u0|vga_text_mode_controller_0|levelprint|Mux6~325, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~326 , u0|vga_text_mode_controller_0|levelprint|Mux6~326, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~327 , u0|vga_text_mode_controller_0|levelprint|Mux6~327, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~315 , u0|vga_text_mode_controller_0|levelprint|Mux6~315, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~314 , u0|vga_text_mode_controller_0|levelprint|Mux6~314, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~316 , u0|vga_text_mode_controller_0|levelprint|Mux6~316, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~318 , u0|vga_text_mode_controller_0|levelprint|Mux6~318, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~320 , u0|vga_text_mode_controller_0|levelprint|Mux6~320, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~319 , u0|vga_text_mode_controller_0|levelprint|Mux6~319, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~321 , u0|vga_text_mode_controller_0|levelprint|Mux6~321, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~322 , u0|vga_text_mode_controller_0|levelprint|Mux6~322, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~323 , u0|vga_text_mode_controller_0|levelprint|Mux6~323, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~324 , u0|vga_text_mode_controller_0|levelprint|Mux6~324, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~312 , u0|vga_text_mode_controller_0|levelprint|Mux6~312, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~311 , u0|vga_text_mode_controller_0|levelprint|Mux6~311, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~313 , u0|vga_text_mode_controller_0|levelprint|Mux6~313, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~328 , u0|vga_text_mode_controller_0|levelprint|Mux6~328, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~329 , u0|vga_text_mode_controller_0|levelprint|Mux6~329, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~331 , u0|vga_text_mode_controller_0|levelprint|Mux6~331, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~330 , u0|vga_text_mode_controller_0|levelprint|Mux6~330, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~332 , u0|vga_text_mode_controller_0|levelprint|Mux6~332, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~344 , u0|vga_text_mode_controller_0|levelprint|Mux6~344, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~345 , u0|vga_text_mode_controller_0|levelprint|Mux6~345, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~343 , u0|vga_text_mode_controller_0|levelprint|Mux6~343, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~346 , u0|vga_text_mode_controller_0|levelprint|Mux6~346, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~347 , u0|vga_text_mode_controller_0|levelprint|Mux6~347, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~340 , u0|vga_text_mode_controller_0|levelprint|Mux6~340, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~338 , u0|vga_text_mode_controller_0|levelprint|Mux6~338, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~339 , u0|vga_text_mode_controller_0|levelprint|Mux6~339, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~341 , u0|vga_text_mode_controller_0|levelprint|Mux6~341, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~333 , u0|vga_text_mode_controller_0|levelprint|Mux6~333, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~336 , u0|vga_text_mode_controller_0|levelprint|Mux6~336, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~334 , u0|vga_text_mode_controller_0|levelprint|Mux6~334, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~335 , u0|vga_text_mode_controller_0|levelprint|Mux6~335, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~337 , u0|vga_text_mode_controller_0|levelprint|Mux6~337, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~342 , u0|vga_text_mode_controller_0|levelprint|Mux6~342, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~348 , u0|vga_text_mode_controller_0|levelprint|Mux6~348, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~283 , u0|vga_text_mode_controller_0|levelprint|Mux6~283, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~280 , u0|vga_text_mode_controller_0|levelprint|Mux6~280, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~281 , u0|vga_text_mode_controller_0|levelprint|Mux6~281, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~282 , u0|vga_text_mode_controller_0|levelprint|Mux6~282, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1023 , u0|vga_text_mode_controller_0|levelprint|Mux6~1023, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~291 , u0|vga_text_mode_controller_0|levelprint|Mux6~291, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~294 , u0|vga_text_mode_controller_0|levelprint|Mux6~294, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~292 , u0|vga_text_mode_controller_0|levelprint|Mux6~292, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~293 , u0|vga_text_mode_controller_0|levelprint|Mux6~293, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~295 , u0|vga_text_mode_controller_0|levelprint|Mux6~295, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~289 , u0|vga_text_mode_controller_0|levelprint|Mux6~289, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~288 , u0|vga_text_mode_controller_0|levelprint|Mux6~288, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1024 , u0|vga_text_mode_controller_0|levelprint|Mux6~1024, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~284 , u0|vga_text_mode_controller_0|levelprint|Mux6~284, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~285 , u0|vga_text_mode_controller_0|levelprint|Mux6~285, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~286 , u0|vga_text_mode_controller_0|levelprint|Mux6~286, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~287 , u0|vga_text_mode_controller_0|levelprint|Mux6~287, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~290 , u0|vga_text_mode_controller_0|levelprint|Mux6~290, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~296 , u0|vga_text_mode_controller_0|levelprint|Mux6~296, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~349 , u0|vga_text_mode_controller_0|levelprint|Mux6~349, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~350 , u0|vga_text_mode_controller_0|levelprint|Mux6~350, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Mux6~1015 , u0|vga_text_mode_controller_0|levelprint|Mux6~1015, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Equal2~1 , u0|vga_text_mode_controller_0|levelprint|Equal2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Equal2~0 , u0|vga_text_mode_controller_0|levelprint|Equal2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Equal2~2 , u0|vga_text_mode_controller_0|levelprint|Equal2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|LessThan3~0 , u0|vga_text_mode_controller_0|its_fire|LessThan3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Equal3~1 , u0|vga_text_mode_controller_0|levelprint|Equal3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Equal3~0 , u0|vga_text_mode_controller_0|levelprint|Equal3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|Equal3~2 , u0|vga_text_mode_controller_0|levelprint|Equal3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|blue~1 , u0|vga_text_mode_controller_0|levelprint|blue~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|blue~0 , u0|vga_text_mode_controller_0|levelprint|blue~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|blue~2 , u0|vga_text_mode_controller_0|levelprint|blue~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|blue~3 , u0|vga_text_mode_controller_0|levelprint|blue~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[3]~5 , u0|vga_text_mode_controller_0|green[3]~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~51 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~52 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr3~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~51 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~52 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr3~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add1~0 , u0|vga_text_mode_controller_0|its_fire|Add1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add12~0 , u0|vga_text_mode_controller_0|its_fire|Add12~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add7~0 , u0|vga_text_mode_controller_0|its_fire|Add7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add1~2 , u0|vga_text_mode_controller_0|its_fire|Add1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add12~2 , u0|vga_text_mode_controller_0|its_fire|Add12~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add7~2 , u0|vga_text_mode_controller_0|its_fire|Add7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add1~4 , u0|vga_text_mode_controller_0|its_fire|Add1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add12~4 , u0|vga_text_mode_controller_0|its_fire|Add12~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add7~4 , u0|vga_text_mode_controller_0|its_fire|Add7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add1~6 , u0|vga_text_mode_controller_0|its_fire|Add1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add12~6 , u0|vga_text_mode_controller_0|its_fire|Add12~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add7~6 , u0|vga_text_mode_controller_0|its_fire|Add7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add1~8 , u0|vga_text_mode_controller_0|its_fire|Add1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add2~0 , u0|vga_text_mode_controller_0|its_fire|Add2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add12~8 , u0|vga_text_mode_controller_0|its_fire|Add12~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add7~8 , u0|vga_text_mode_controller_0|its_fire|Add7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add1~10 , u0|vga_text_mode_controller_0|its_fire|Add1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add2~2 , u0|vga_text_mode_controller_0|its_fire|Add2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add12~10 , u0|vga_text_mode_controller_0|its_fire|Add12~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add7~10 , u0|vga_text_mode_controller_0|its_fire|Add7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add1~12 , u0|vga_text_mode_controller_0|its_fire|Add1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add2~4 , u0|vga_text_mode_controller_0|its_fire|Add2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add12~12 , u0|vga_text_mode_controller_0|its_fire|Add12~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add7~12 , u0|vga_text_mode_controller_0|its_fire|Add7~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add1~14 , u0|vga_text_mode_controller_0|its_fire|Add1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add2~6 , u0|vga_text_mode_controller_0|its_fire|Add2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add12~14 , u0|vga_text_mode_controller_0|its_fire|Add12~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add7~14 , u0|vga_text_mode_controller_0|its_fire|Add7~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add1~16 , u0|vga_text_mode_controller_0|its_fire|Add1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add2~8 , u0|vga_text_mode_controller_0|its_fire|Add2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add12~16 , u0|vga_text_mode_controller_0|its_fire|Add12~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add7~16 , u0|vga_text_mode_controller_0|its_fire|Add7~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_rom2|memory_rtl_0|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|its_fire|fire_rom2|memory_rtl_0|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~51 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~52 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr2~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|LessThan3~1 , u0|vga_text_mode_controller_0|its_fire|LessThan3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|always0~2 , u0|vga_text_mode_controller_0|its_fire|always0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|always0~0 , u0|vga_text_mode_controller_0|its_fire|always0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|always0~1 , u0|vga_text_mode_controller_0|its_fire|always0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|always0~3 , u0|vga_text_mode_controller_0|its_fire|always0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|abc|always2~0 , u0|vga_text_mode_controller_0|abc|always2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always2~1 , u0|vga_text_mode_controller_0|always2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|LessThan9~0 , u0|vga_text_mode_controller_0|its_fire|LessThan9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|LessThan9~1 , u0|vga_text_mode_controller_0|its_fire|LessThan9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|always0~5 , u0|vga_text_mode_controller_0|its_fire|always0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|always0~7 , u0|vga_text_mode_controller_0|its_fire|always0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|always0~6 , u0|vga_text_mode_controller_0|its_fire|always0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|always0~8 , u0|vga_text_mode_controller_0|its_fire|always0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|always0~9 , u0|vga_text_mode_controller_0|its_fire|always0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|LessThan4~0 , u0|vga_text_mode_controller_0|its_fire|LessThan4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|always0~4 , u0|vga_text_mode_controller_0|its_fire|always0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~18 , u0|vga_text_mode_controller_0|red[0]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add15~0 , u0|vga_text_mode_controller_0|its_fire|Add15~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add15~2 , u0|vga_text_mode_controller_0|its_fire|Add15~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add15~4 , u0|vga_text_mode_controller_0|its_fire|Add15~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add15~6 , u0|vga_text_mode_controller_0|its_fire|Add15~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add15~8 , u0|vga_text_mode_controller_0|its_fire|Add15~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add15~10 , u0|vga_text_mode_controller_0|its_fire|Add15~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add15~12 , u0|vga_text_mode_controller_0|its_fire|Add15~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add15~14 , u0|vga_text_mode_controller_0|its_fire|Add15~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add15~16 , u0|vga_text_mode_controller_0|its_fire|Add15~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_rom4|memory_rtl_0|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|its_fire|fire_rom4|memory_rtl_0|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~51 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~52 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr2~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~19 , u0|vga_text_mode_controller_0|red[0]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~20 , u0|vga_text_mode_controller_0|red~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add11~0 , u0|vga_text_mode_controller_0|its_fire|Add11~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add11~2 , u0|vga_text_mode_controller_0|its_fire|Add11~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add8~0 , u0|vga_text_mode_controller_0|its_fire|Add8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add11~4 , u0|vga_text_mode_controller_0|its_fire|Add11~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add8~2 , u0|vga_text_mode_controller_0|its_fire|Add8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add11~6 , u0|vga_text_mode_controller_0|its_fire|Add11~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add8~4 , u0|vga_text_mode_controller_0|its_fire|Add8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add11~8 , u0|vga_text_mode_controller_0|its_fire|Add11~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add8~6 , u0|vga_text_mode_controller_0|its_fire|Add8~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add11~10 , u0|vga_text_mode_controller_0|its_fire|Add11~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add8~8 , u0|vga_text_mode_controller_0|its_fire|Add8~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add11~12 , u0|vga_text_mode_controller_0|its_fire|Add11~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add8~10 , u0|vga_text_mode_controller_0|its_fire|Add8~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add11~14 , u0|vga_text_mode_controller_0|its_fire|Add11~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add8~12 , u0|vga_text_mode_controller_0|its_fire|Add8~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add11~16 , u0|vga_text_mode_controller_0|its_fire|Add11~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_rom3|memory_rtl_0|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|its_fire|fire_rom3|memory_rtl_0|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~51 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~52 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr2~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add3~0 , u0|vga_text_mode_controller_0|its_fire|Add3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add0~0 , u0|vga_text_mode_controller_0|its_fire|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add3~2 , u0|vga_text_mode_controller_0|its_fire|Add3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add0~2 , u0|vga_text_mode_controller_0|its_fire|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add3~4 , u0|vga_text_mode_controller_0|its_fire|Add3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add0~4 , u0|vga_text_mode_controller_0|its_fire|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add3~6 , u0|vga_text_mode_controller_0|its_fire|Add3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add0~6 , u0|vga_text_mode_controller_0|its_fire|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add3~8 , u0|vga_text_mode_controller_0|its_fire|Add3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add0~8 , u0|vga_text_mode_controller_0|its_fire|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add3~10 , u0|vga_text_mode_controller_0|its_fire|Add3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add0~10 , u0|vga_text_mode_controller_0|its_fire|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add3~12 , u0|vga_text_mode_controller_0|its_fire|Add3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add0~12 , u0|vga_text_mode_controller_0|its_fire|Add0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add3~14 , u0|vga_text_mode_controller_0|its_fire|Add3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add0~14 , u0|vga_text_mode_controller_0|its_fire|Add0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|Add3~16 , u0|vga_text_mode_controller_0|its_fire|Add3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_rom|memory_rtl_0|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|its_fire|fire_rom|memory_rtl_0|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~51 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~52 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr2~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~21 , u0|vga_text_mode_controller_0|red~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|lives_on~0 , u0|vga_text_mode_controller_0|its_fire|lives_on~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always4~0 , u0|vga_text_mode_controller_0|always4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|LessThan2~0 , u0|vga_text_mode_controller_0|our_vga|LessThan2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|LessThan9~0 , u0|vga_text_mode_controller_0|level1|LessThan9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan7~1 , u0|vga_text_mode_controller_0|LessThan7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|always2~2 , u0|vga_text_mode_controller_0|level1|always2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|always2~3 , u0|vga_text_mode_controller_0|level1|always2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|always2~8 , u0|vga_text_mode_controller_0|level1|always2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|always2~10 , u0|vga_text_mode_controller_0|level1|always2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|always2~4 , u0|vga_text_mode_controller_0|level1|always2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|always2~5 , u0|vga_text_mode_controller_0|level1|always2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|always2~9 , u0|vga_text_mode_controller_0|level1|always2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~22 , u0|vga_text_mode_controller_0|red[0]~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~23 , u0|vga_text_mode_controller_0|red[0]~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[0]~33 , u0|vga_text_mode_controller_0|level_colour[0]~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[0]~feeder , u0|vga_text_mode_controller_0|level_colour[0]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[0] , u0|vga_text_mode_controller_0|level_colour[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[1]~11 , u0|vga_text_mode_controller_0|level_colour[1]~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[1] , u0|vga_text_mode_controller_0|level_colour[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[2]~13 , u0|vga_text_mode_controller_0|level_colour[2]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[2] , u0|vga_text_mode_controller_0|level_colour[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[3]~15 , u0|vga_text_mode_controller_0|level_colour[3]~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[3] , u0|vga_text_mode_controller_0|level_colour[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[4]~17 , u0|vga_text_mode_controller_0|level_colour[4]~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[4] , u0|vga_text_mode_controller_0|level_colour[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[5]~19 , u0|vga_text_mode_controller_0|level_colour[5]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[5] , u0|vga_text_mode_controller_0|level_colour[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[6]~21 , u0|vga_text_mode_controller_0|level_colour[6]~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[6] , u0|vga_text_mode_controller_0|level_colour[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[7]~23 , u0|vga_text_mode_controller_0|level_colour[7]~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[7] , u0|vga_text_mode_controller_0|level_colour[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[8]~25 , u0|vga_text_mode_controller_0|level_colour[8]~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[8] , u0|vga_text_mode_controller_0|level_colour[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Red_level_colour[0]~0 , u0|vga_text_mode_controller_0|Red_level_colour[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Red_level_colour[0] , u0|vga_text_mode_controller_0|Red_level_colour[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hs~clkctrl , u0|vga_text_mode_controller_0|our_vga|hs~clkctrl, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|LessThan0~2 , u0|vga_text_mode_controller_0|level1|LessThan0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add0~0 , u0|vga_text_mode_controller_0|level1|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add0~2 , u0|vga_text_mode_controller_0|level1|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy~4 , u0|vga_text_mode_controller_0|level1|tempy~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy[1] , u0|vga_text_mode_controller_0|level1|tempy[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add0~4 , u0|vga_text_mode_controller_0|level1|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy~5 , u0|vga_text_mode_controller_0|level1|tempy~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy[2] , u0|vga_text_mode_controller_0|level1|tempy[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add0~6 , u0|vga_text_mode_controller_0|level1|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy~6 , u0|vga_text_mode_controller_0|level1|tempy~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy[3] , u0|vga_text_mode_controller_0|level1|tempy[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add0~8 , u0|vga_text_mode_controller_0|level1|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy~7 , u0|vga_text_mode_controller_0|level1|tempy~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy[4] , u0|vga_text_mode_controller_0|level1|tempy[4], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add0~10 , u0|vga_text_mode_controller_0|level1|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy~8 , u0|vga_text_mode_controller_0|level1|tempy~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy[5] , u0|vga_text_mode_controller_0|level1|tempy[5], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add0~12 , u0|vga_text_mode_controller_0|level1|Add0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add0~14 , u0|vga_text_mode_controller_0|level1|Add0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy~10 , u0|vga_text_mode_controller_0|level1|tempy~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy[7] , u0|vga_text_mode_controller_0|level1|tempy[7], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add0~16 , u0|vga_text_mode_controller_0|level1|Add0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy~11 , u0|vga_text_mode_controller_0|level1|tempy~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy[8] , u0|vga_text_mode_controller_0|level1|tempy[8], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add0~18 , u0|vga_text_mode_controller_0|level1|Add0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy~12 , u0|vga_text_mode_controller_0|level1|tempy~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy[9] , u0|vga_text_mode_controller_0|level1|tempy[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy~1 , u0|vga_text_mode_controller_0|level1|tempy~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy~9 , u0|vga_text_mode_controller_0|level1|tempy~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy[6] , u0|vga_text_mode_controller_0|level1|tempy[6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy~0 , u0|vga_text_mode_controller_0|level1|tempy~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy~2 , u0|vga_text_mode_controller_0|level1|tempy~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy~3 , u0|vga_text_mode_controller_0|level1|tempy~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|tempy[0] , u0|vga_text_mode_controller_0|level1|tempy[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~0 , u0|vga_text_mode_controller_0|level1|Add1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|LessThan2~0 , u0|vga_text_mode_controller_0|level1|LessThan2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|LessThan2~1 , u0|vga_text_mode_controller_0|level1|LessThan2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add4~0 , u0|vga_text_mode_controller_0|level1|Add4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add5~0 , u0|vga_text_mode_controller_0|level1|Add5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add3~0 , u0|vga_text_mode_controller_0|level1|Add3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~2 , u0|vga_text_mode_controller_0|level1|Add1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~3 , u0|vga_text_mode_controller_0|level1|Add1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~4 , u0|vga_text_mode_controller_0|level1|Add1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add4~2 , u0|vga_text_mode_controller_0|level1|Add4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add5~2 , u0|vga_text_mode_controller_0|level1|Add5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add3~2 , u0|vga_text_mode_controller_0|level1|Add3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~6 , u0|vga_text_mode_controller_0|level1|Add1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~7 , u0|vga_text_mode_controller_0|level1|Add1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~8 , u0|vga_text_mode_controller_0|level1|Add1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add4~4 , u0|vga_text_mode_controller_0|level1|Add4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add5~4 , u0|vga_text_mode_controller_0|level1|Add5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add2~0 , u0|vga_text_mode_controller_0|level1|Add2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add3~4 , u0|vga_text_mode_controller_0|level1|Add3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~10 , u0|vga_text_mode_controller_0|level1|Add1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~11 , u0|vga_text_mode_controller_0|level1|Add1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[0][4]~0 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[0][4]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~12 , u0|vga_text_mode_controller_0|level1|Add1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add2~2 , u0|vga_text_mode_controller_0|level1|Add2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add3~6 , u0|vga_text_mode_controller_0|level1|Add3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add4~6 , u0|vga_text_mode_controller_0|level1|Add4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add5~6 , u0|vga_text_mode_controller_0|level1|Add5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~14 , u0|vga_text_mode_controller_0|level1|Add1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~15 , u0|vga_text_mode_controller_0|level1|Add1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[0][5]~1 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[0][5]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~16 , u0|vga_text_mode_controller_0|level1|Add1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add2~4 , u0|vga_text_mode_controller_0|level1|Add2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add3~8 , u0|vga_text_mode_controller_0|level1|Add3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add4~8 , u0|vga_text_mode_controller_0|level1|Add4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add5~8 , u0|vga_text_mode_controller_0|level1|Add5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~18 , u0|vga_text_mode_controller_0|level1|Add1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~19 , u0|vga_text_mode_controller_0|level1|Add1~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[0][6]~2 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[0][6]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~20 , u0|vga_text_mode_controller_0|level1|Add1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add2~6 , u0|vga_text_mode_controller_0|level1|Add2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add3~10 , u0|vga_text_mode_controller_0|level1|Add3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add4~10 , u0|vga_text_mode_controller_0|level1|Add4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add5~10 , u0|vga_text_mode_controller_0|level1|Add5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~22 , u0|vga_text_mode_controller_0|level1|Add1~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~23 , u0|vga_text_mode_controller_0|level1|Add1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[0][7]~3 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[0][7]~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~24 , u0|vga_text_mode_controller_0|level1|Add1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add4~12 , u0|vga_text_mode_controller_0|level1|Add4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add5~12 , u0|vga_text_mode_controller_0|level1|Add5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add2~8 , u0|vga_text_mode_controller_0|level1|Add2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add3~12 , u0|vga_text_mode_controller_0|level1|Add3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~26 , u0|vga_text_mode_controller_0|level1|Add1~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~27 , u0|vga_text_mode_controller_0|level1|Add1~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[0][8]~5 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[0][8]~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[1][4]~4 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[1][4]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~28 , u0|vga_text_mode_controller_0|level1|Add1~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add2~10 , u0|vga_text_mode_controller_0|level1|Add2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add3~14 , u0|vga_text_mode_controller_0|level1|Add3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add4~14 , u0|vga_text_mode_controller_0|level1|Add4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add5~14 , u0|vga_text_mode_controller_0|level1|Add5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~30 , u0|vga_text_mode_controller_0|level1|Add1~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~31 , u0|vga_text_mode_controller_0|level1|Add1~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[1][5]~6 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[1][5]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[0][9]~7 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[0][9]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~32 , u0|vga_text_mode_controller_0|level1|Add1~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add4~16 , u0|vga_text_mode_controller_0|level1|Add4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add5~16 , u0|vga_text_mode_controller_0|level1|Add5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add2~12 , u0|vga_text_mode_controller_0|level1|Add2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add3~16 , u0|vga_text_mode_controller_0|level1|Add3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~34 , u0|vga_text_mode_controller_0|level1|Add1~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~35 , u0|vga_text_mode_controller_0|level1|Add1~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add2~14 , u0|vga_text_mode_controller_0|level1|Add2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[1][6]~8 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[1][6]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add3~18 , u0|vga_text_mode_controller_0|level1|Add3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add4~18 , u0|vga_text_mode_controller_0|level1|Add4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add5~18 , u0|vga_text_mode_controller_0|level1|Add5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~38 , u0|vga_text_mode_controller_0|level1|Add1~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~36 , u0|vga_text_mode_controller_0|level1|Add1~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~39 , u0|vga_text_mode_controller_0|level1|Add1~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[1][7]~9 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|romout[1][7]~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , u0|vga_text_mode_controller_0|level1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add3~20 , u0|vga_text_mode_controller_0|level1|Add3~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add5~20 , u0|vga_text_mode_controller_0|level1|Add5~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~42 , u0|vga_text_mode_controller_0|level1|Add1~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~40 , u0|vga_text_mode_controller_0|level1|Add1~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add1~43 , u0|vga_text_mode_controller_0|level1|Add1~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_rom|memory_rtl_0|auto_generated|ram_block1a2 , u0|vga_text_mode_controller_0|level1|brick_rom|memory_rtl_0|auto_generated|ram_block1a2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr6~0 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_rom|memory_rtl_0|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|level1|brick_rom|memory_rtl_0|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_rom|memory_rtl_0|auto_generated|ram_block1a1 , u0|vga_text_mode_controller_0|level1|brick_rom|memory_rtl_0|auto_generated|ram_block1a1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~2 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_rom|memory_rtl_0|auto_generated|ram_block1a4 , u0|vga_text_mode_controller_0|level1|brick_rom|memory_rtl_0|auto_generated|ram_block1a4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~0 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~1 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~3 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~4 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~8 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~5 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~6 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~7 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~9 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~24 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~23 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~25 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~26 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~27 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~14 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~10 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~12 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~11 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~13 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~15 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~17 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~18 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~19 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~20 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~16 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~21 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~22 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~28 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_rom|memory_rtl_0|auto_generated|ram_block1a8 , u0|vga_text_mode_controller_0|level1|brick_rom|memory_rtl_0|auto_generated|ram_block1a8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~29 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr2~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add6~1 , u0|vga_text_mode_controller_0|level1|Add6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add6~2 , u0|vga_text_mode_controller_0|level1|Add6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add6~4 , u0|vga_text_mode_controller_0|level1|Add6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add6~6 , u0|vga_text_mode_controller_0|level1|Add6~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add6~8 , u0|vga_text_mode_controller_0|level1|Add6~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add6~10 , u0|vga_text_mode_controller_0|level1|Add6~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add6~12 , u0|vga_text_mode_controller_0|level1|Add6~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add6~14 , u0|vga_text_mode_controller_0|level1|Add6~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add6~16 , u0|vga_text_mode_controller_0|level1|Add6~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add6~18 , u0|vga_text_mode_controller_0|level1|Add6~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add7~0 , u0|vga_text_mode_controller_0|level1|Add7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add7~2 , u0|vga_text_mode_controller_0|level1|Add7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add7~4 , u0|vga_text_mode_controller_0|level1|Add7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add7~6 , u0|vga_text_mode_controller_0|level1|Add7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add7~8 , u0|vga_text_mode_controller_0|level1|Add7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add7~10 , u0|vga_text_mode_controller_0|level1|Add7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add7~12 , u0|vga_text_mode_controller_0|level1|Add7~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[1][8]~0 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[1][8]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[1][7]~1 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[1][7]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[1][6] , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[1][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[1][5]~2 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[1][5]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[0][8]~4 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[0][8]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[1][4]~3 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[1][4]~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[0][7]~6 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[0][7]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[1][3]~5 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[1][3]~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[0][6] , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[0][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add7~14 , u0|vga_text_mode_controller_0|level1|Add7~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add7~16 , u0|vga_text_mode_controller_0|level1|Add7~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add7~18 , u0|vga_text_mode_controller_0|level1|Add7~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|_~1 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|_~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|_~0 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|_~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[2][6] , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[2][6], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[2][5]~7 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[2][5]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[2][4]~8 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[2][4]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[2][3]~9 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[2][3]~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[0][5]~10 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[0][5]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[0][4]~11 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[0][4]~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[0][3]~12 , u0|vga_text_mode_controller_0|level1|Mult3|mult_core|romout[0][3]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add8~0 , u0|vga_text_mode_controller_0|level1|Add8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add8~2 , u0|vga_text_mode_controller_0|level1|Add8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add8~4 , u0|vga_text_mode_controller_0|level1|Add8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add8~6 , u0|vga_text_mode_controller_0|level1|Add8~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add8~8 , u0|vga_text_mode_controller_0|level1|Add8~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add8~10 , u0|vga_text_mode_controller_0|level1|Add8~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add8~12 , u0|vga_text_mode_controller_0|level1|Add8~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add8~14 , u0|vga_text_mode_controller_0|level1|Add8~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add8~16 , u0|vga_text_mode_controller_0|level1|Add8~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add8~18 , u0|vga_text_mode_controller_0|level1|Add8~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add8~20 , u0|vga_text_mode_controller_0|level1|Add8~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add8~22 , u0|vga_text_mode_controller_0|level1|Add8~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add8~24 , u0|vga_text_mode_controller_0|level1|Add8~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|Add8~26 , u0|vga_text_mode_controller_0|level1|Add8~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|address_reg_a[2] , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|address_reg_a[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|rden_decode|w_anode297w[3]~0 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|rden_decode|w_anode297w[3]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|hc[1]~_wirecell , u0|vga_text_mode_controller_0|our_vga|hc[1]~_wirecell, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a51 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|rden_decode|w_anode286w[3]~0 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|rden_decode|w_anode286w[3]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a42 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|address_reg_a[0] , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|address_reg_a[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|address_reg_a[1] , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|address_reg_a[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[8]~0 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[8]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[6]~33 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[6]~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|rden_decode|w_anode253w[3]~0 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|rden_decode|w_anode253w[3]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a15 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|rden_decode|w_anode235w[3] , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|rden_decode|w_anode235w[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a6 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[6]~34 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[6]~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|rden_decode|w_anode264w[3] , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|rden_decode|w_anode264w[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a24 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|rden_decode|w_anode275w[3] , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|rden_decode|w_anode275w[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a33 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[6]~35 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[6]~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[6]~36 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[6]~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a32 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a23 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[5]~19 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[5]~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a14 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a5 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[5]~18 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[5]~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a41 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a50 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[5]~17 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[5]~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[5]~20 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[5]~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a19 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a28 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[1]~7 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[1]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a46 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a37 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[1]~5 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[1]~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a10 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a1 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[1]~6 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[1]~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[1]~8 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[1]~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a31 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a22 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[4]~27 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[4]~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a13 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a4 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[4]~26 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[4]~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a45 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a40 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[4]~25 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[4]~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[4]~28 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[4]~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a25 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a34 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[7]~23 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[7]~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a7 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a16 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[7]~22 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[7]~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a43 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[7]~21 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[7]~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[7]~24 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[7]~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a17 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a8 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[8]~2 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[8]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a26 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a35 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[8]~3 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[8]~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a44 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[8]~1 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[8]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[8]~4 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[8]~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~29 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~25 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a9 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[0]~30 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[0]~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a18 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a27 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[0]~31 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[0]~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a36 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[0]~29 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[0]~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[0]~32 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[0]~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~26 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~27 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a30 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a21 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[3]~15 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[3]~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a47 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a39 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[3]~13 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[3]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a3 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a12 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[3]~14 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[3]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[3]~16 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[3]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~28 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~30 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~45 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~0 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~46 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~44 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~47 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~48 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a38 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[2]~9 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[2]~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a11 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a2 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[2]~10 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[2]~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a29 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a20 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|ram_block1a20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[2]~11 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[2]~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[2]~12 , u0|vga_text_mode_controller_0|level1|bottom_screen_rom|memory_rtl_0|auto_generated|mux2|result_node[2]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~32 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~33 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~34 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~35 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~31 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~36 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~41 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~39 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~38 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~40 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~37 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~42 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~43 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~49 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~18 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~19 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~20 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~21 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~22 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~23 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~1 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~2 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~3 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~4 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~0 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~5 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~6 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~8 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~7 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~9 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~10 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~12 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~13 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~14 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~15 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~11 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~16 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~17 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~24 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~50 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr3~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~24 , u0|vga_text_mode_controller_0|red[0]~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~25 , u0|vga_text_mode_controller_0|red~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~26 , u0|vga_text_mode_controller_0|red~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~27 , u0|vga_text_mode_controller_0|red[0]~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~28 , u0|vga_text_mode_controller_0|red[0]~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~29 , u0|vga_text_mode_controller_0|red~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~17 , u0|vga_text_mode_controller_0|red[0]~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~30 , u0|vga_text_mode_controller_0|red[0]~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~31 , u0|vga_text_mode_controller_0|red~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~36 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~32 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~34 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~33 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~35 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~37 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~42 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~39 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~40 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~41 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~38 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~43 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~44 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~45 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~49 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~46 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~47 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~48 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~50 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~30 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~28 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~27 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~29 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~26 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~31 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~51 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~21 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~20 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~22 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~19 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~23 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~24 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~2 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~1 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~3 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~4 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~0 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~5 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~7 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~8 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~9 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~10 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~6 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~11 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~16 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~13 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~14 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~15 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~12 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~17 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~18 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~25 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~52 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr3~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~32 , u0|vga_text_mode_controller_0|red~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~12 , u0|vga_text_mode_controller_0|red[0]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~2 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~1 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~3 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~4 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~0 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~5 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~7 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~8 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~9 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~6 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~10 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~11 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~16 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~12 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~14 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~13 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~15 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~17 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~18 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~21 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~20 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~22 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~19 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~23 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~24 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~25 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~46 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~47 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~48 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~49 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~45 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~50 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~30 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~26 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~27 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~28 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~29 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~31 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~42 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~39 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~40 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~41 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~38 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~43 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~34 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~33 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~35 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~36 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~32 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~37 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~44 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~51 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~52 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr3~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~33 , u0|vga_text_mode_controller_0|red[0]~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~34 , u0|vga_text_mode_controller_0|red~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~42 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~40 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~39 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~41 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~38 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~43 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~34 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~33 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~35 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~32 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~36 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~37 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~44 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~30 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~27 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~28 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~29 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~26 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~31 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~47 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~46 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~48 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~49 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~45 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~50 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~51 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~2 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~1 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~3 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~4 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~0 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~5 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~21 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~20 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~22 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~23 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~19 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~24 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~7 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~8 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~9 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~6 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~10 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~11 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~16 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~12 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~13 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~14 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~15 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~17 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~18 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~25 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~52 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr3~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~1 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~2 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~3 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~4 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~0 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~5 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~23 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~21 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~20 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~22 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~19 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~24 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~13 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~14 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~15 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~16 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~12 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~17 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~10 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~6 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~8 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~7 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~9 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~11 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~18 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~25 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~45 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~49 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~46 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~47 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~48 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~50 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~30 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~27 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~28 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~29 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~26 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~31 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~33 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~34 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~35 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~32 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~36 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~37 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~42 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~38 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~39 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~40 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~41 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~43 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~44 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~51 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~52 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr3~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~35 , u0|vga_text_mode_controller_0|red~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add0~0 , u0|vga_text_mode_controller_0|powerup1|Add0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add3~0 , u0|vga_text_mode_controller_0|powerup1|Add3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add1~0 , u0|vga_text_mode_controller_0|powerup1|Add1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add0~2 , u0|vga_text_mode_controller_0|powerup1|Add0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add3~2 , u0|vga_text_mode_controller_0|powerup1|Add3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add1~2 , u0|vga_text_mode_controller_0|powerup1|Add1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add2~0 , u0|vga_text_mode_controller_0|powerup1|Add2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add0~4 , u0|vga_text_mode_controller_0|powerup1|Add0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add3~4 , u0|vga_text_mode_controller_0|powerup1|Add3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add1~4 , u0|vga_text_mode_controller_0|powerup1|Add1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add2~2 , u0|vga_text_mode_controller_0|powerup1|Add2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add0~6 , u0|vga_text_mode_controller_0|powerup1|Add0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add3~6 , u0|vga_text_mode_controller_0|powerup1|Add3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add1~6 , u0|vga_text_mode_controller_0|powerup1|Add1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add2~4 , u0|vga_text_mode_controller_0|powerup1|Add2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add0~8 , u0|vga_text_mode_controller_0|powerup1|Add0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add3~8 , u0|vga_text_mode_controller_0|powerup1|Add3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add1~8 , u0|vga_text_mode_controller_0|powerup1|Add1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add2~6 , u0|vga_text_mode_controller_0|powerup1|Add2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add0~10 , u0|vga_text_mode_controller_0|powerup1|Add0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add3~10 , u0|vga_text_mode_controller_0|powerup1|Add3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add1~10 , u0|vga_text_mode_controller_0|powerup1|Add1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add2~8 , u0|vga_text_mode_controller_0|powerup1|Add2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add0~12 , u0|vga_text_mode_controller_0|powerup1|Add0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add3~12 , u0|vga_text_mode_controller_0|powerup1|Add3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add1~12 , u0|vga_text_mode_controller_0|powerup1|Add1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add2~10 , u0|vga_text_mode_controller_0|powerup1|Add2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add0~14 , u0|vga_text_mode_controller_0|powerup1|Add0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|Add3~14 , u0|vga_text_mode_controller_0|powerup1|Add3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_rom|memory_rtl_0|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|powerup1|powerup_rom|memory_rtl_0|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~30 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~31 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~32 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~33 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~34 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~35 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~22 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~23 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~24 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~25 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~21 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~26 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~27 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~28 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~39 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~40 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~29 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~19 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~17 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~16 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~18 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~20 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~36 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~8 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~7 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~9 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~5 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~6 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~10 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~11 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~12 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~13 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~14 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~3 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~0 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~1 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~2 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~4 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~15 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~37 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add3~0 , u0|vga_text_mode_controller_0|pic|Add3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add3~2 , u0|vga_text_mode_controller_0|pic|Add3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add3~4 , u0|vga_text_mode_controller_0|pic|Add3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add3~6 , u0|vga_text_mode_controller_0|pic|Add3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add3~8 , u0|vga_text_mode_controller_0|pic|Add3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add3~10 , u0|vga_text_mode_controller_0|pic|Add3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add3~12 , u0|vga_text_mode_controller_0|pic|Add3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add3~14 , u0|vga_text_mode_controller_0|pic|Add3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add3~16 , u0|vga_text_mode_controller_0|pic|Add3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add4~0 , u0|vga_text_mode_controller_0|pic|Add4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add4~2 , u0|vga_text_mode_controller_0|pic|Add4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add4~4 , u0|vga_text_mode_controller_0|pic|Add4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add4~6 , u0|vga_text_mode_controller_0|pic|Add4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add4~8 , u0|vga_text_mode_controller_0|pic|Add4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add4~10 , u0|vga_text_mode_controller_0|pic|Add4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add4~12 , u0|vga_text_mode_controller_0|pic|Add4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add4~14 , u0|vga_text_mode_controller_0|pic|Add4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add4~16 , u0|vga_text_mode_controller_0|pic|Add4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add4~18 , u0|vga_text_mode_controller_0|pic|Add4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|Add4~20 , u0|vga_text_mode_controller_0|pic|Add4~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|address_reg_a[3]~feeder , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|address_reg_a[3]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|address_reg_a[3] , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|address_reg_a[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|address_reg_a[1]~feeder , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|address_reg_a[1]~feeder, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|address_reg_a[1] , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|address_reg_a[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode337w[3]~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode337w[3]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a37 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|address_reg_a[0] , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|address_reg_a[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode347w[3]~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode347w[3]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a43 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result1w~3 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result1w~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode327w[3]~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode327w[3]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a31 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode317w[3]~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode317w[3]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a25 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs574w[1]~1 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs574w[1]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|address_reg_a[2] , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|address_reg_a[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result1w~4 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result1w~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode287w[3]~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode287w[3]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a7 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode270w[3] , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode270w[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a1 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs574w[0]~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs574w[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a19 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode297w[3]~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode297w[3]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a13 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result1w~1 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result1w~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result1w~2 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result1w~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode357w[3] , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode357w[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a49 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode368w[3] , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|rden_decode|w_anode368w[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a55 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a55, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result1w~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result1w~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result1w~5 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result1w~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a41 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a47 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result5w~3 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result5w~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a35 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a29 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs974w[1]~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs974w[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a17 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a23 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a11 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a5 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result5w~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result5w~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result5w~1 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result5w~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result5w~4 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result5w~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a53 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a53, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result5w~2 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result5w~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result5w~5 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result5w~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a16 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a22 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result4w~1 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result4w~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a4 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a10 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs874w[0]~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs874w[0]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result4w~2 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result4w~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a40 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a46 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result4w~3 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result4w~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a34 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a28 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs874w[1]~1 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs874w[1]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result4w~4 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result4w~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a52 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a57 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a57, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result4w~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result4w~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result4w~5 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result4w~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a51 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result3w~4 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result3w~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a9 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a3 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs774w[0]~1 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs774w[0]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a21 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a15 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result3w~2 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result3w~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a27 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a33 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs774w[1]~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs774w[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a45 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a39 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result3w~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result3w~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result3w~1 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result3w~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result3w~3 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result3w~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result3w~5 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result3w~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr3~4 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a48 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a54 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a54, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result0w~4 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result0w~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a18 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a12 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result0w~2 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result0w~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a36 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a42 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result0w~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result0w~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a30 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a24 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs474w[1]~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs474w[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result0w~1 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result0w~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a6 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs474w[0]~1 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs474w[0]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result0w~3 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result0w~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result0w~5 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result0w~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr3~2 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a50 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result2w~4 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result2w~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a8 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a2 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs674w[0]~1 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs674w[0]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a20 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a14 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result2w~2 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result2w~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a38 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a44 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result2w~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result2w~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a26 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a32 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|ram_block1a32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs674w[1]~0 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|w_mux_outputs674w[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result2w~1 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result2w~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result2w~3 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result2w~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result2w~5 , u0|vga_text_mode_controller_0|pic|bubble_rom|memory_rtl_0|auto_generated|mux2|muxlut_result2w~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr3~1 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr3~3 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr3~0 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr3~5 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr3~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add16~0 , u0|vga_text_mode_controller_0|Add16~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add16~2 , u0|vga_text_mode_controller_0|Add16~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add16~4 , u0|vga_text_mode_controller_0|Add16~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add16~6 , u0|vga_text_mode_controller_0|Add16~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add16~8 , u0|vga_text_mode_controller_0|Add16~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add16~10 , u0|vga_text_mode_controller_0|Add16~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add16~12 , u0|vga_text_mode_controller_0|Add16~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add16~14 , u0|vga_text_mode_controller_0|Add16~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add16~16 , u0|vga_text_mode_controller_0|Add16~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add16~18 , u0|vga_text_mode_controller_0|Add16~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add14~1 , u0|vga_text_mode_controller_0|Add14~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add14~2 , u0|vga_text_mode_controller_0|Add14~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add14~4 , u0|vga_text_mode_controller_0|Add14~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add14~6 , u0|vga_text_mode_controller_0|Add14~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add14~8 , u0|vga_text_mode_controller_0|Add14~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add14~10 , u0|vga_text_mode_controller_0|Add14~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add14~12 , u0|vga_text_mode_controller_0|Add14~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add14~14 , u0|vga_text_mode_controller_0|Add14~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~1 , u0|vga_text_mode_controller_0|LessThan6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~3 , u0|vga_text_mode_controller_0|LessThan6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~5 , u0|vga_text_mode_controller_0|LessThan6~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~7 , u0|vga_text_mode_controller_0|LessThan6~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~9 , u0|vga_text_mode_controller_0|LessThan6~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~11 , u0|vga_text_mode_controller_0|LessThan6~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~13 , u0|vga_text_mode_controller_0|LessThan6~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~15 , u0|vga_text_mode_controller_0|LessThan6~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~16 , u0|vga_text_mode_controller_0|LessThan6~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add14~16 , u0|vga_text_mode_controller_0|Add14~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~1 , u0|vga_text_mode_controller_0|LessThan5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~3 , u0|vga_text_mode_controller_0|LessThan5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~5 , u0|vga_text_mode_controller_0|LessThan5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~7 , u0|vga_text_mode_controller_0|LessThan5~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~9 , u0|vga_text_mode_controller_0|LessThan5~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~11 , u0|vga_text_mode_controller_0|LessThan5~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~13 , u0|vga_text_mode_controller_0|LessThan5~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~15 , u0|vga_text_mode_controller_0|LessThan5~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~17 , u0|vga_text_mode_controller_0|LessThan5~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan5~18 , u0|vga_text_mode_controller_0|LessThan5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~43 , u0|vga_text_mode_controller_0|red[0]~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add13~1 , u0|vga_text_mode_controller_0|Add13~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add13~2 , u0|vga_text_mode_controller_0|Add13~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add13~4 , u0|vga_text_mode_controller_0|Add13~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add13~6 , u0|vga_text_mode_controller_0|Add13~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add13~8 , u0|vga_text_mode_controller_0|Add13~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add13~10 , u0|vga_text_mode_controller_0|Add13~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add13~12 , u0|vga_text_mode_controller_0|Add13~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add13~14 , u0|vga_text_mode_controller_0|Add13~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add13~16 , u0|vga_text_mode_controller_0|Add13~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add13~18 , u0|vga_text_mode_controller_0|Add13~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add15~0 , u0|vga_text_mode_controller_0|Add15~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add15~2 , u0|vga_text_mode_controller_0|Add15~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add15~4 , u0|vga_text_mode_controller_0|Add15~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add15~6 , u0|vga_text_mode_controller_0|Add15~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add15~8 , u0|vga_text_mode_controller_0|Add15~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add15~10 , u0|vga_text_mode_controller_0|Add15~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add15~12 , u0|vga_text_mode_controller_0|Add15~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add15~14 , u0|vga_text_mode_controller_0|Add15~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan1~1 , u0|vga_text_mode_controller_0|LessThan1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan1~3 , u0|vga_text_mode_controller_0|LessThan1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan1~5 , u0|vga_text_mode_controller_0|LessThan1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan1~7 , u0|vga_text_mode_controller_0|LessThan1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan1~9 , u0|vga_text_mode_controller_0|LessThan1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan1~11 , u0|vga_text_mode_controller_0|LessThan1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan1~13 , u0|vga_text_mode_controller_0|LessThan1~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan1~15 , u0|vga_text_mode_controller_0|LessThan1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan1~16 , u0|vga_text_mode_controller_0|LessThan1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Add15~16 , u0|vga_text_mode_controller_0|Add15~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan2~1 , u0|vga_text_mode_controller_0|LessThan2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan2~3 , u0|vga_text_mode_controller_0|LessThan2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan2~5 , u0|vga_text_mode_controller_0|LessThan2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan2~7 , u0|vga_text_mode_controller_0|LessThan2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan2~9 , u0|vga_text_mode_controller_0|LessThan2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan2~11 , u0|vga_text_mode_controller_0|LessThan2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan2~13 , u0|vga_text_mode_controller_0|LessThan2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan2~15 , u0|vga_text_mode_controller_0|LessThan2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan2~17 , u0|vga_text_mode_controller_0|LessThan2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan2~18 , u0|vga_text_mode_controller_0|LessThan2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~42 , u0|vga_text_mode_controller_0|red[0]~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always4~3 , u0|vga_text_mode_controller_0|always4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always4~1 , u0|vga_text_mode_controller_0|always4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|always4~2 , u0|vga_text_mode_controller_0|always4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~44 , u0|vga_text_mode_controller_0|red[0]~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|half_vga_clk[3]~7 , u0|vga_text_mode_controller_0|half_vga_clk[3]~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|half_vga_clk[3] , u0|vga_text_mode_controller_0|half_vga_clk[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~39 , u0|vga_text_mode_controller_0|red[0]~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~40 , u0|vga_text_mode_controller_0|red[0]~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~38 , u0|vga_text_mode_controller_0|red[0]~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan9~1 , u0|vga_text_mode_controller_0|LessThan9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan9~3 , u0|vga_text_mode_controller_0|LessThan9~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan9~5 , u0|vga_text_mode_controller_0|LessThan9~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan9~7 , u0|vga_text_mode_controller_0|LessThan9~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan9~9 , u0|vga_text_mode_controller_0|LessThan9~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan9~11 , u0|vga_text_mode_controller_0|LessThan9~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan9~13 , u0|vga_text_mode_controller_0|LessThan9~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan9~15 , u0|vga_text_mode_controller_0|LessThan9~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan9~17 , u0|vga_text_mode_controller_0|LessThan9~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan9~18 , u0|vga_text_mode_controller_0|LessThan9~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan10~1 , u0|vga_text_mode_controller_0|LessThan10~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan10~3 , u0|vga_text_mode_controller_0|LessThan10~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan10~5 , u0|vga_text_mode_controller_0|LessThan10~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan10~7 , u0|vga_text_mode_controller_0|LessThan10~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan10~9 , u0|vga_text_mode_controller_0|LessThan10~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan10~11 , u0|vga_text_mode_controller_0|LessThan10~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan10~13 , u0|vga_text_mode_controller_0|LessThan10~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan10~15 , u0|vga_text_mode_controller_0|LessThan10~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan10~16 , u0|vga_text_mode_controller_0|LessThan10~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~37 , u0|vga_text_mode_controller_0|red[0]~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~41 , u0|vga_text_mode_controller_0|red[0]~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~45 , u0|vga_text_mode_controller_0|red[0]~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|number_on~1 , u0|vga_text_mode_controller_0|levelprint|number_on~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|levelprint|number_on~2 , u0|vga_text_mode_controller_0|levelprint|number_on~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~36 , u0|vga_text_mode_controller_0|red[0]~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~46 , u0|vga_text_mode_controller_0|red[0]~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~47 , u0|vga_text_mode_controller_0|red~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~48 , u0|vga_text_mode_controller_0|red~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|our_vga|LessThan3~0 , u0|vga_text_mode_controller_0|our_vga|LessThan3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~4 , u0|vga_text_mode_controller_0|green~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~49 , u0|vga_text_mode_controller_0|red~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0] , u0|vga_text_mode_controller_0|red[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr2~1 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr2~2 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr2~3 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr2~0 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr2~4 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr2~5 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~2 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~1 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~3 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~4 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~0 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~5 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~16 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~12 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~14 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~13 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~15 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~17 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~10 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~7 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~8 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~9 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~6 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~11 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~18 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~20 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~21 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~22 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~23 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~19 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~24 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~25 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~49 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~46 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~47 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~48 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~45 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~50 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~28 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~27 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~29 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~30 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~26 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~31 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~42 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~38 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~40 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~39 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~41 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~43 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~36 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~33 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~34 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~35 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~32 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~37 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~44 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~51 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~52 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr2~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~20 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~19 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~22 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~21 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~23 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~14 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~13 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~15 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~16 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~12 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~17 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~10 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~8 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~7 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~9 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~6 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~11 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~18 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~2 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~1 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~3 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~4 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~0 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~5 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~24 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~45 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~46 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~47 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~44 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~48 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~49 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~29 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~27 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~26 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~28 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~25 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~30 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~33 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~32 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~34 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~35 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~31 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~36 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~38 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~39 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~40 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~37 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~41 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~42 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~43 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~50 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~51 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr2~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~19 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~21 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~20 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~22 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~23 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~24 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~1 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~2 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~3 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~4 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~0 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~5 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~10 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~6 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~7 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~8 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~9 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~11 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~12 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~16 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~14 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~13 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~15 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~17 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~18 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~25 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~32 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~36 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~34 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~33 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~35 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~37 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~42 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~38 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~40 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~39 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~41 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~43 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~44 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~46 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~47 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~48 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~49 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~45 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~50 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~28 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~27 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~29 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~30 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~26 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~31 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~51 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~52 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr2~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~51 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr2~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~51 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr2~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~23 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~21 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~20 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~22 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~19 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~24 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~4 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~2 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~1 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~3 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~0 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~5 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~7 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~8 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~9 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~6 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~10 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~11 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~12 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~14 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~13 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~15 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~16 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~17 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~18 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~25 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~49 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~45 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~46 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~47 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~48 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~50 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~30 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~28 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~27 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~29 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~26 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~31 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~36 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~34 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~33 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~35 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~32 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~37 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~39 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~40 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~41 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~42 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~38 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~43 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~44 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~51 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~52 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr2~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[9]~27 , u0|vga_text_mode_controller_0|level_colour[9]~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[9] , u0|vga_text_mode_controller_0|level_colour[9], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Red_level_colour[1] , u0|vga_text_mode_controller_0|Red_level_colour[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~51 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr1~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~51 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr1~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~51 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr1~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~51 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr1~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~50 , u0|vga_text_mode_controller_0|red~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~51 , u0|vga_text_mode_controller_0|red~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~2 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~0 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~2 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~1 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~3 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~4 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~6 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~7 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~8 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~9 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~5 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~10 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~20 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~18 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~0 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~19 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~21 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~12 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~11 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~24 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~25 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~1 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~13 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~14 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~15 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~16 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~17 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~22 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~23 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~52 , u0|vga_text_mode_controller_0|red~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~53 , u0|vga_text_mode_controller_0|red~53, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~54 , u0|vga_text_mode_controller_0|red~54, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~55 , u0|vga_text_mode_controller_0|red~55, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~56 , u0|vga_text_mode_controller_0|red~56, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~57 , u0|vga_text_mode_controller_0|red~57, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~4 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~0 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~1 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~2 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~3 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~5 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~22 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~19 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~20 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~21 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~23 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~13 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~14 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~15 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~16 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~12 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~17 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~7 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~8 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~9 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~10 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~6 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~11 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~18 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~24 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~41 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~38 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~39 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~40 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~37 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~42 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~32 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~33 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~34 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~35 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~31 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~36 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~43 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~44 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~48 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~45 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~46 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~47 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~49 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~26 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~27 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~28 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~29 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~25 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~30 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~50 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~51 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr2~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~58 , u0|vga_text_mode_controller_0|red~58, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~20 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~21 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~22 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~23 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~24 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~25 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~28 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~27 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~29 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~30 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~26 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~31 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~32 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~36 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~33 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~34 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~35 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~37 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~38 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~17 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~15 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~14 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~16 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~13 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~18 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~0 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~1 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~2 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~3 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~10 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~9 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~11 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~5 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~4 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~6 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~7 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~8 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~12 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~19 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~39 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr2~0 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr2~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr2~4 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr2~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr2~1 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr2~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr2~2 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr2~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr2~3 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr2~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr2~5 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr2~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~59 , u0|vga_text_mode_controller_0|red~59, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~60 , u0|vga_text_mode_controller_0|red~60, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~61 , u0|vga_text_mode_controller_0|red~61, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[1] , u0|vga_text_mode_controller_0|red[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr1~1 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr1~2 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr1~3 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr1~4 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr1~0 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr1~5 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~34 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~33 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~35 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~36 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~32 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~37 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~39 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~40 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~41 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~42 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~38 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~43 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~44 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~49 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~45 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~47 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~46 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~48 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~50 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~28 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~27 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~29 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~26 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~30 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~31 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~51 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~23 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~21 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~20 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~22 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~19 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~24 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~14 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~13 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~15 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~16 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~12 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~17 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~10 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~7 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~8 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~9 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~6 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~11 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~18 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~4 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~1 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~2 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~3 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~0 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~5 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~25 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~52 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr1~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~38 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~42 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~39 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~40 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~41 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~43 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~36 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~32 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~34 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~33 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~35 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~37 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~44 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~47 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~46 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~48 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~45 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~49 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~50 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~30 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~28 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~27 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~29 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~26 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~31 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~51 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~16 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~12 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~14 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~13 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~15 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~17 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~10 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~8 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~7 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~9 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~6 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~11 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~18 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~23 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~21 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~20 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~22 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~19 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~24 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~2 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~1 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~3 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~4 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~0 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~5 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~25 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~52 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr1~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr0~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr0~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr0~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~62 , u0|vga_text_mode_controller_0|red~62, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr0~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~63 , u0|vga_text_mode_controller_0|red~63, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~13 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~14 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~15 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~16 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~3 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~1 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~0 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~2 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~4 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~5 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~6 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~7 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~8 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~9 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~10 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~11 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~12 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~17 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~18 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~42 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~39 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~40 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~41 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~38 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~43 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~34 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~33 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~35 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~36 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~32 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~37 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~44 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~45 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~46 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~47 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~48 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~49 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~50 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~27 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~28 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~29 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~26 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~30 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~31 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~51 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~7 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~8 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~9 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~10 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~6 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~11 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~13 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~14 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~15 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~16 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~12 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~17 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~18 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~1 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~2 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~3 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~4 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~0 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~5 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~19 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~23 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~21 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~20 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~22 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~24 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~25 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~52 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr1~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~64 , u0|vga_text_mode_controller_0|red~64, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[10]~29 , u0|vga_text_mode_controller_0|level_colour[10]~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[10] , u0|vga_text_mode_controller_0|level_colour[10], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Red_level_colour[2] , u0|vga_text_mode_controller_0|Red_level_colour[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~65 , u0|vga_text_mode_controller_0|red~65, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~66 , u0|vga_text_mode_controller_0|red~66, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~51 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~52 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr1~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~67 , u0|vga_text_mode_controller_0|red~67, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~51 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~52 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr1~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~68 , u0|vga_text_mode_controller_0|red~68, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~69 , u0|vga_text_mode_controller_0|red~69, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~47 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~46 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~48 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~49 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~45 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~50 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~38 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~42 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~39 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~40 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~41 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~43 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~34 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~33 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~35 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~32 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~36 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~37 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~44 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~28 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~27 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~29 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~30 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~26 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~31 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~51 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~20 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~21 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~22 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~23 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~19 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~24 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~10 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~7 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~8 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~9 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~6 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~11 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~13 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~14 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~15 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~16 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~12 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~17 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~18 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~0 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~4 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~1 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~2 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~3 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~5 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~25 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~52 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr1~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~23 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~21 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~20 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~22 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~19 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~24 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~4 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~1 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~2 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~3 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~0 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~5 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~7 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~8 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~9 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~10 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~6 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~11 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~13 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~14 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~15 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~16 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~12 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~17 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~18 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~25 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~49 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~47 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~46 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~48 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~45 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~50 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~30 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~28 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~27 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~29 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~26 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~31 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~40 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~39 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~41 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~42 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~38 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~43 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~36 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~32 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~33 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~34 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~35 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~37 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~44 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~51 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~52 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr1~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~70 , u0|vga_text_mode_controller_0|red~70, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr1~1 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr1~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr1~2 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr1~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr1~3 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr1~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr1~4 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr1~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr1~0 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr1~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr1~5 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr1~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~71 , u0|vga_text_mode_controller_0|red~71, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~20 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~21 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~8 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~9 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~10 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~4 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~11 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~12 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~13 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~17 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~14 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~15 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~16 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~18 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~19 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~6 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~3 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~5 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~7 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~22 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~24 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~25 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~0 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~1 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~2 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~23 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr0~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~72 , u0|vga_text_mode_controller_0|red~72, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~73 , u0|vga_text_mode_controller_0|red~73, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[2] , u0|vga_text_mode_controller_0|red[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~51 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr0~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~83 , u0|vga_text_mode_controller_0|red~83, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~30 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~26 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~27 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~28 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~29 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~31 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~41 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~39 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~38 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~40 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~42 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~36 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~32 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~33 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~34 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~35 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~37 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~43 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~48 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~46 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~45 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~47 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~44 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~49 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~50 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Red~1 , u0|vga_text_mode_controller_0|player2|Red~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~20 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~21 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~22 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~23 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~19 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~24 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~8 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~7 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~9 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~10 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~6 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~11 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~13 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~14 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~15 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~16 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~12 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~17 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~18 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~2 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~1 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~3 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~4 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~0 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~5 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~25 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr0~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~85 , u0|vga_text_mode_controller_0|red~85, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr0~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~84 , u0|vga_text_mode_controller_0|red~84, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~86 , u0|vga_text_mode_controller_0|red~86, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~76 , u0|vga_text_mode_controller_0|red~76, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~77 , u0|vga_text_mode_controller_0|red~77, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~78 , u0|vga_text_mode_controller_0|red~78, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~26 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~79 , u0|vga_text_mode_controller_0|red~79, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~2 , u0|vga_text_mode_controller_0|blue~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~3 , u0|vga_text_mode_controller_0|blue~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[11]~31 , u0|vga_text_mode_controller_0|level_colour[11]~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level_colour[11] , u0|vga_text_mode_controller_0|level_colour[11], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Red_level_colour[3] , u0|vga_text_mode_controller_0|Red_level_colour[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~30 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~31 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~33 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~34 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~27 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~24 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~25 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~26 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~28 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~23 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~22 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~35 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~36 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~29 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~17 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~18 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~19 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~20 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~16 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~21 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~32 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|green[1]~0 , u0|vga_text_mode_controller_0|level1|green[1]~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~0 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~1 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~2 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~7 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~6 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~9 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~8 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~10 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~3 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~4 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~5 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~11 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~13 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~12 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~14 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~15 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~74 , u0|vga_text_mode_controller_0|red~74, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~75 , u0|vga_text_mode_controller_0|red~75, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~80 , u0|vga_text_mode_controller_0|red~80, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~81 , u0|vga_text_mode_controller_0|red~81, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~82 , u0|vga_text_mode_controller_0|red~82, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~87 , u0|vga_text_mode_controller_0|red~87, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~36 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~34 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~33 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~35 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~32 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~37 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~42 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~39 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~40 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~41 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~38 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~43 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~44 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~30 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~28 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~27 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~29 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~26 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~31 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~49 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~47 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~46 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~48 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~45 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~50 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~51 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~10 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~7 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~8 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~9 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~6 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~11 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~16 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~12 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~14 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~13 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~15 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~17 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~18 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~1 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~2 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~3 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~4 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~0 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~5 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~21 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~20 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~22 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~23 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~19 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~24 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~25 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr0~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~91 , u0|vga_text_mode_controller_0|red~91, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~4 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~2 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~1 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~3 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~0 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~5 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~8 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~7 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~9 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~10 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~6 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~11 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~14 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~13 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~15 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~16 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~12 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~17 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~18 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~21 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~20 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~22 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~19 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~23 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~24 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~25 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~41 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~38 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~39 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~40 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~42 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~36 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~33 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~34 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~35 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~32 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~37 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~43 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~26 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~30 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~28 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~27 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~29 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~31 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~45 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~46 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~47 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~48 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~44 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~49 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~50 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr0~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~89 , u0|vga_text_mode_controller_0|red~89, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~15 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~13 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~12 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~14 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~11 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~16 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~7 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~6 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~8 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~9 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~10 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~17 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~19 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~20 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~21 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~18 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~22 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~23 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~2 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~1 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~3 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~4 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~0 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~5 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~24 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~27 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~26 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~28 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~29 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~25 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~30 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~45 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~44 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~47 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~46 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~48 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~41 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~37 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~39 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~38 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~40 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~42 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~33 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~32 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~34 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~35 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~31 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~36 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~43 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~49 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr0~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~88 , u0|vga_text_mode_controller_0|red~88, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~90 , u0|vga_text_mode_controller_0|red~90, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~92 , u0|vga_text_mode_controller_0|red~92, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~93 , u0|vga_text_mode_controller_0|red~93, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr0~2 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr0~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr0~1 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr0~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr0~3 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr0~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr0~4 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr0~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr0~0 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr0~5 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr0~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~94 , u0|vga_text_mode_controller_0|red~94, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~100 , u0|vga_text_mode_controller_0|red~100, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~101 , u0|vga_text_mode_controller_0|red~101, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~5 , u0|vga_text_mode_controller_0|red~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~4 , u0|vga_text_mode_controller_0|red~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~3 , u0|vga_text_mode_controller_0|red~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~99 , u0|vga_text_mode_controller_0|red~99, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~95 , u0|vga_text_mode_controller_0|red~95, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[3] , u0|vga_text_mode_controller_0|red[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|ball_on~2 , u0|vga_text_mode_controller_0|cma_port|ball_on~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port|always0~0 , u0|vga_text_mode_controller_0|cma_port|always0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~4 , u0|vga_text_mode_controller_0|blue~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[3]~12 , u0|vga_text_mode_controller_0|green[3]~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[3]~13 , u0|vga_text_mode_controller_0|green[3]~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~24 , u0|vga_text_mode_controller_0|green~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr7~4 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr7~1 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr7~2 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr7~3 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr7~0 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr7~5 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr7~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[3]~81 , u0|vga_text_mode_controller_0|green[3]~81, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~32 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~36 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~33 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~34 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~35 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~37 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~40 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~39 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~41 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~42 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~38 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~43 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~44 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~27 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~28 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~29 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~26 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~30 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~31 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~49 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~46 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~47 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~48 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~45 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~50 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~51 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~21 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~20 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~22 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~19 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~23 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~24 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~4 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~0 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~2 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~1 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~3 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~5 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~14 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~13 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~15 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~16 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~12 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~17 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~7 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~8 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~9 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~10 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~6 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~11 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~18 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~25 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~52 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr7~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~51 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~52 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr7~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~30 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~27 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~28 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~29 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~26 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~31 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~49 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~47 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~46 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~48 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~45 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~50 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~36 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~32 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~34 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~33 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~35 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~37 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~38 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~39 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~40 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~41 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~42 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~43 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~44 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~51 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~23 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~21 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~20 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~22 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~19 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~24 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~1 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~2 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~3 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~4 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~0 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~5 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~10 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~6 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~8 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~7 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~9 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~11 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~12 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~16 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~13 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~14 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~15 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~17 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~18 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~25 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~52 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr6~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~7 , u0|vga_text_mode_controller_0|green~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~51 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~52 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr7~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~8 , u0|vga_text_mode_controller_0|green~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~42 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~38 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~39 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~40 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~41 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~43 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~33 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~34 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~35 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~32 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~36 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~37 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~44 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~46 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~47 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~48 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~49 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~45 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~50 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~27 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~28 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~29 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~30 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~26 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~31 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~51 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~1 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~2 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~3 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~0 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~4 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~5 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~23 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~19 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~21 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~20 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~22 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~24 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~7 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~8 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~9 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~6 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~10 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~11 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~14 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~13 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~15 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~12 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~16 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~17 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~18 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~25 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~52 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr11~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~9 , u0|vga_text_mode_controller_0|green~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~46 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~45 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~48 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~47 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~49 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~36 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~32 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~33 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~34 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~35 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~37 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~42 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~40 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~39 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~41 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~38 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~43 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~44 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~27 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~28 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~29 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~30 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~26 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~31 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~50 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~16 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~12 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~13 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~14 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~15 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~17 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~10 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~7 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~8 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~9 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~6 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~11 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~18 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~4 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~1 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~2 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~3 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~0 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~5 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~21 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~20 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~22 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~19 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~23 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~24 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~25 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~51 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr11~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~16 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~12 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~13 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~14 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~15 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~17 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~6 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~8 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~7 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~9 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~10 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~11 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~18 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~2 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~1 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~3 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~4 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~0 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~5 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~23 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~21 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~20 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~22 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~19 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~24 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~25 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~36 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~34 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~33 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~35 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~32 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~37 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~42 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~39 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~40 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~41 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~38 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~43 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~44 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~30 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~28 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~27 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~29 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~26 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~31 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~49 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~45 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~46 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~47 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~48 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~50 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~51 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~52 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr11~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~10 , u0|vga_text_mode_controller_0|green~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~11 , u0|vga_text_mode_controller_0|green~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[3]~14 , u0|vga_text_mode_controller_0|green[3]~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~15 , u0|vga_text_mode_controller_0|green~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~96 , u0|vga_text_mode_controller_0|red[0]~96, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_3|Green[4]~1 , u0|vga_text_mode_controller_0|cma_port_3|Green[4]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|LessThan1~27 , u0|vga_text_mode_controller_0|cma_port_2|LessThan1~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|Green[4]~1 , u0|vga_text_mode_controller_0|cma_port_2|Green[4]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~32 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~34 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~33 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~35 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~36 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~37 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~42 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~38 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~39 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~40 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~41 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~43 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~44 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~26 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~30 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~28 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~27 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~29 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~31 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~47 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~46 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~48 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~45 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~49 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~50 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~51 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~20 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~21 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~22 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~23 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~19 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~24 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~14 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~13 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~15 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~12 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~16 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~17 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~10 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~6 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~8 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~7 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~9 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~11 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~18 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~0 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~4 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~1 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~2 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~3 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~5 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~25 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~52 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr7~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~5 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~4 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~6 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~3 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~7 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~8 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~24 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~22 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~23 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~25 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~13 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~10 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~11 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~12 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~9 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~14 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~17 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~16 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~18 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~19 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~15 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~20 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~21 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~26 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~30 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~33 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~27 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~28 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~31 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~32 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~51 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~52 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr6~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~51 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~52 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr6~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~51 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~52 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr6~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~17 , u0|vga_text_mode_controller_0|green~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~51 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~52 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr6~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~18 , u0|vga_text_mode_controller_0|green~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~19 , u0|vga_text_mode_controller_0|green~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Green_level_colour[0] , u0|vga_text_mode_controller_0|Green_level_colour[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~20 , u0|vga_text_mode_controller_0|green~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Green[4]~1 , u0|vga_text_mode_controller_0|cma_port_4|Green[4]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan0~18 , u0|vga_text_mode_controller_0|cma_port_4|LessThan0~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|LessThan0~19 , u0|vga_text_mode_controller_0|cma_port_4|LessThan0~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_4|Green[4]~2 , u0|vga_text_mode_controller_0|cma_port_4|Green[4]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[3]~16 , u0|vga_text_mode_controller_0|green[3]~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~21 , u0|vga_text_mode_controller_0|green~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~22 , u0|vga_text_mode_controller_0|green~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~23 , u0|vga_text_mode_controller_0|green~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~83 , u0|vga_text_mode_controller_0|green~83, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr7~0 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr7~4 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr7~2 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr7~1 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr7~3 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr7~5 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr7~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~84 , u0|vga_text_mode_controller_0|green~84, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~25 , u0|vga_text_mode_controller_0|green~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[0] , u0|vga_text_mode_controller_0|green[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr6~4 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr6~1 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr6~2 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr6~3 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr6~0 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr6~5 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr6~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~26 , u0|vga_text_mode_controller_0|green~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~42 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~39 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~40 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~41 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~38 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~43 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~33 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~34 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~35 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~36 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~32 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~37 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~44 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~27 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~28 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~29 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~26 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~30 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~31 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~49 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~47 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~46 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~48 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~45 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~50 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~51 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~20 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~21 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~22 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~23 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~19 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~24 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~2 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~1 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~3 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~0 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~4 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~5 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~16 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~14 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~13 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~15 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~12 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~17 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~10 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~7 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~8 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~9 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~6 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~11 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~18 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~25 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr5~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~31 , u0|vga_text_mode_controller_0|green~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Green_level_colour[1] , u0|vga_text_mode_controller_0|Green_level_colour[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~19 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~20 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~21 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~22 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~23 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~24 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~10 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~7 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~8 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~9 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~6 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~11 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~16 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~14 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~13 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~15 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~12 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~17 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~18 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~1 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~2 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~3 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~0 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~4 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~5 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~25 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~30 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~26 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~27 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~28 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~29 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~31 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~39 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~38 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~48 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~49 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~36 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~32 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~33 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~34 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~35 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~37 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~40 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~42 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~43 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~44 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~45 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~41 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~46 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~47 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr6~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|green[1]~2 , u0|vga_text_mode_controller_0|level1|green[1]~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|green[1]~3 , u0|vga_text_mode_controller_0|level1|green[1]~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~29 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr5~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~2 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~3 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~4 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~5 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~8 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~7 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~9 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~10 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~6 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~11 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~17 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~18 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~19 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~13 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~12 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~14 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~15 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~16 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~20 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~22 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~23 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~21 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~24 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~25 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~26 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr4~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|green[1]~1 , u0|vga_text_mode_controller_0|level1|green[1]~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~39 , u0|vga_text_mode_controller_0|green~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~97 , u0|vga_text_mode_controller_0|red[0]~97, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~32 , u0|vga_text_mode_controller_0|green~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~33 , u0|vga_text_mode_controller_0|green~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~36 , u0|vga_text_mode_controller_0|green~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~34 , u0|vga_text_mode_controller_0|green~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~35 , u0|vga_text_mode_controller_0|green~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~37 , u0|vga_text_mode_controller_0|green~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~38 , u0|vga_text_mode_controller_0|green~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~40 , u0|vga_text_mode_controller_0|green~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~41 , u0|vga_text_mode_controller_0|green~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~30 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~26 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~27 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~28 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~29 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~31 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~49 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~47 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~46 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~48 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~45 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~50 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~34 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~33 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~35 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~36 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~32 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~37 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~40 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~39 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~41 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~42 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~38 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~43 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~44 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~51 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~6 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~10 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~8 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~7 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~9 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~11 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~14 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~13 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~15 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~16 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~12 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~17 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~18 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~21 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~20 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~22 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~23 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~19 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~24 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~2 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~1 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~3 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~4 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~0 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~5 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~25 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr10~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~29 , u0|vga_text_mode_controller_0|green~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~4 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~2 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~1 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~3 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~0 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~5 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~19 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~23 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~21 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~20 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~22 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~24 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~10 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~6 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~7 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~8 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~9 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~11 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~16 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~12 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~14 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~13 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~15 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~17 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~18 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~25 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~26 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~27 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~28 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~29 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~30 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~31 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~46 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~47 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~48 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~45 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~49 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~50 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~36 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~33 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~34 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~35 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~32 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~37 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~42 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~40 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~39 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~41 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~38 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~43 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~44 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~51 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr10~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~27 , u0|vga_text_mode_controller_0|green~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~44 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~45 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~46 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~47 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~43 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~48 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~28 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~26 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~25 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~27 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~24 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~29 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~40 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~36 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~38 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~37 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~39 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~41 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~30 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~31 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~32 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~33 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~34 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~35 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~42 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~49 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~19 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~20 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~18 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~21 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~22 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~11 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~15 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~13 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~12 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~14 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~16 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~5 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~7 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~6 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~8 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~9 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~10 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~17 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~3 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~1 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~2 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~0 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~4 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~23 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr10~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~28 , u0|vga_text_mode_controller_0|green~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~30 , u0|vga_text_mode_controller_0|green~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~49 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~47 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~46 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~48 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~45 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~50 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~26 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~30 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~28 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~27 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~29 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~31 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~39 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~40 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~41 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~42 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~38 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~43 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~36 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~32 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~33 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~34 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~35 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~37 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~44 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~51 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~23 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~21 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~20 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~22 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~19 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~24 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~4 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~1 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~2 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~3 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~0 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~5 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~14 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~13 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~15 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~16 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~12 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~17 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~10 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~8 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~7 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~9 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~6 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~11 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~18 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~25 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr6~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~44 , u0|vga_text_mode_controller_0|green~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~51 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr6~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~43 , u0|vga_text_mode_controller_0|green~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~82 , u0|vga_text_mode_controller_0|green~82, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr6~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~42 , u0|vga_text_mode_controller_0|green~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~45 , u0|vga_text_mode_controller_0|green~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~46 , u0|vga_text_mode_controller_0|green~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~47 , u0|vga_text_mode_controller_0|green~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr6~1 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr6~2 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr6~3 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr6~4 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr6~0 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr6~5 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr6~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~48 , u0|vga_text_mode_controller_0|green~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[1] , u0|vga_text_mode_controller_0|green[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr5~1 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr5~2 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr5~3 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr5~4 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr5~0 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr5~5 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~46 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~45 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~47 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~48 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~44 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~49 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~41 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~37 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~39 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~38 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~40 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~42 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~32 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~33 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~34 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~35 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~31 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~36 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~43 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~26 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~27 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~28 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~29 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~25 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~30 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~50 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~20 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~19 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~22 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~21 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~23 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~14 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~13 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~15 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~16 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~12 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~17 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~7 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~8 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~9 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~10 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~6 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~11 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~18 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~2 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~1 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~3 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~4 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~0 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~5 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~24 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~51 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr9~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~13 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~14 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~15 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~16 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~12 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~17 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~10 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~8 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~7 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~9 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~6 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~11 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~18 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~23 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~21 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~20 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~22 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~19 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~24 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~4 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~2 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~1 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~3 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~0 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~5 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~25 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~49 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~47 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~46 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~48 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~45 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~50 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~40 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~39 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~41 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~38 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~42 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~43 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~33 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~34 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~35 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~36 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~32 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~37 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~44 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~27 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~28 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~29 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~30 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~26 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~31 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~51 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~52 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr9~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~19 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~23 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~21 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~20 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~22 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~24 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~1 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~2 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~3 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~4 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~0 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~5 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~12 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~14 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~13 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~15 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~16 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~17 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~10 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~6 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~7 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~8 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~9 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~11 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~18 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~25 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~36 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~32 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~34 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~33 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~35 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~37 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~40 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~39 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~41 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~42 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~38 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~43 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~44 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~49 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~47 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~46 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~48 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~45 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~50 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~26 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~30 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~28 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~27 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~29 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~31 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~51 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~52 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr9~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~38 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~40 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~39 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~41 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~42 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~43 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~36 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~33 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~34 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~35 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~32 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~37 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~44 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~26 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~28 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~27 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~29 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~30 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~31 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~49 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~47 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~46 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~48 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~45 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~50 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~51 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~20 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~21 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~22 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~19 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~23 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~24 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~0 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~1 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~2 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~3 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~4 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~5 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~12 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~14 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~13 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~15 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~16 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~17 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~10 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~6 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~7 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~8 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~9 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~11 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~18 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~25 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~52 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr5~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~51 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~52 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr5~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~51 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~52 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr5~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~46 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~47 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~48 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~45 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~49 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~50 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~30 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~26 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~27 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~28 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~29 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~31 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~38 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~42 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~39 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~40 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~41 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~43 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~32 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~36 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~34 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~33 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~35 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~37 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~44 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~51 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~4 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~0 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~2 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~1 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~3 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~5 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~12 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~14 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~13 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~15 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~16 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~17 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~6 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~8 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~7 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~9 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~10 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~11 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~18 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~19 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~23 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~21 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~20 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~22 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~24 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~25 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~52 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr4~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~50 , u0|vga_text_mode_controller_0|green~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~51 , u0|vga_text_mode_controller_0|green~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~52 , u0|vga_text_mode_controller_0|green~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~53 , u0|vga_text_mode_controller_0|green~53, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~54 , u0|vga_text_mode_controller_0|green~54, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~55 , u0|vga_text_mode_controller_0|green~55, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr4~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr4~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr4~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr4~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~56 , u0|vga_text_mode_controller_0|green~56, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~57 , u0|vga_text_mode_controller_0|green~57, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~4 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~5 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~6 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~7 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~8 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~9 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~0 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~1 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~2 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~3 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~10 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~11 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr3~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~27 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~28 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~29 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~30 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~26 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~31 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~32 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~36 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~33 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~34 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~35 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~37 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~38 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~42 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~40 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~39 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~41 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~43 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~44 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~45 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~46 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~48 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~47 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~49 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~50 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~2 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~1 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~3 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~4 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~0 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~5 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~23 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~21 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~20 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~22 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~19 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~24 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~16 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~12 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~14 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~13 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~15 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~17 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~7 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~8 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~9 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~6 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~10 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~11 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~18 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~25 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~51 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr5~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~58 , u0|vga_text_mode_controller_0|green~58, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Green_level_colour[2] , u0|vga_text_mode_controller_0|Green_level_colour[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~59 , u0|vga_text_mode_controller_0|green~59, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~60 , u0|vga_text_mode_controller_0|green~60, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~61 , u0|vga_text_mode_controller_0|green~61, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~62 , u0|vga_text_mode_controller_0|green~62, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr5~2 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr5~1 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr5~3 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr5~0 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr5~4 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr5~5 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~49 , u0|vga_text_mode_controller_0|green~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~63 , u0|vga_text_mode_controller_0|green~63, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~64 , u0|vga_text_mode_controller_0|green~64, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[2] , u0|vga_text_mode_controller_0|green[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr4~4 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr4~0 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr4~2 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr4~1 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr4~3 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr4~5 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr4~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~22 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~23 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~24 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~25 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~27 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~26 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~33 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~34 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~28 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~19 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~20 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~21 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~29 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~30 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~31 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~13 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~14 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~15 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~16 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~17 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~2 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~3 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~4 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~1 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~5 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~10 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~11 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~35 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~36 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~7 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~6 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~8 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~9 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~12 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~18 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~32 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr8~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~8 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~7 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~9 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~10 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~6 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~11 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~13 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~14 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~12 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~15 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~16 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~17 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~2 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~1 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~3 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~0 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~4 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~5 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~18 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~19 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~20 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~21 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~22 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~23 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~24 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~29 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~25 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~26 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~27 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~28 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~30 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~43 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~42 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~45 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~44 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~46 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~34 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~32 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~31 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~33 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~35 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~36 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~37 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~38 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~39 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~40 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~41 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~47 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~48 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr8~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr4~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~5 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~6 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~7 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~0 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~1 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~2 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~3 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~4 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~8 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~9 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~10 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~11 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~12 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~16 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~17 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~13 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~14 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~15 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~18 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~19 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~22 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~20 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~21 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~23 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~24 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~25 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr3~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~66 , u0|vga_text_mode_controller_0|green~66, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr4~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~38 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~37 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~39 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~36 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~40 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~41 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~30 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~34 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~31 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~32 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~33 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~35 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~42 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~44 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~45 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~46 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~43 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~47 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~48 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~26 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~25 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~28 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~27 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~29 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~49 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~1 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~2 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~3 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~0 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~4 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~9 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~7 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~6 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~8 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~5 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~10 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~13 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~12 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~14 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~11 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~15 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~16 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~17 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~19 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~20 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~21 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~18 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~22 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~23 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~24 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~50 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr4~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~67 , u0|vga_text_mode_controller_0|green~67, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~68 , u0|vga_text_mode_controller_0|green~68, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~46 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~44 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~43 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~45 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~42 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~47 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~25 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~26 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~24 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~27 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~28 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~31 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~30 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~32 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~33 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~29 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~34 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~37 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~36 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~38 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~39 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~35 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~40 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~41 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~48 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~21 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~18 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~19 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~20 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~22 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~9 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~5 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~6 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~7 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~8 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~10 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~11 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~15 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~12 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~13 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~14 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~16 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~17 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~3 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~1 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~0 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~2 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~4 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~23 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~49 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr8~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~69 , u0|vga_text_mode_controller_0|green~69, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~70 , u0|vga_text_mode_controller_0|green~70, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~71 , u0|vga_text_mode_controller_0|green~71, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~7 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~8 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~9 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~6 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~10 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~11 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~14 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~13 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~15 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~12 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~16 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~17 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~18 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~19 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~23 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~20 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~21 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~22 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~24 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~1 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~2 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~3 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~4 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~0 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~5 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~25 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~46 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~47 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~48 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~45 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~49 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~33 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~34 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~35 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~32 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~36 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~37 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~42 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~39 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~40 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~41 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~38 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~43 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~44 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~27 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~28 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~29 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~30 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~26 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~31 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~50 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~51 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr4~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Green_level_colour[3] , u0|vga_text_mode_controller_0|Green_level_colour[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr3~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr3~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr3~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr3~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~72 , u0|vga_text_mode_controller_0|green~72, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~73 , u0|vga_text_mode_controller_0|green~73, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~74 , u0|vga_text_mode_controller_0|green~74, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~75 , u0|vga_text_mode_controller_0|green~75, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~76 , u0|vga_text_mode_controller_0|green~76, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~77 , u0|vga_text_mode_controller_0|green~77, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~78 , u0|vga_text_mode_controller_0|green~78, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr4~0 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr4~1 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr4~3 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr4~2 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|game_over|go_palette|WideOr4~4 , u0|vga_text_mode_controller_0|game_over|go_palette|WideOr4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~65 , u0|vga_text_mode_controller_0|green~65, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~79 , u0|vga_text_mode_controller_0|green~79, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green~80 , u0|vga_text_mode_controller_0|green~80, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|green[3] , u0|vga_text_mode_controller_0|green[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr11~0 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr11~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr11~4 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr11~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr11~2 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr11~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr11~1 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr11~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr11~3 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr11~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr11~5 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr11~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~32 , u0|vga_text_mode_controller_0|blue~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~5 , u0|vga_text_mode_controller_0|blue~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~16 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~12 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~13 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~14 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~15 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~17 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~8 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~7 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~9 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~10 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~6 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~11 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~18 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~21 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~20 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~22 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~23 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~19 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~24 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~2 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~1 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~3 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~0 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~4 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~5 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~25 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~26 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~28 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~27 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~29 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~30 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~31 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~42 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~40 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~39 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~41 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~38 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~43 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~34 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~33 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~35 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~36 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~32 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~37 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~44 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~47 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~46 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~48 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~49 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~45 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~50 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~51 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr7~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~29 , u0|vga_text_mode_controller_0|blue~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~6 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~9 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~7 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~8 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~10 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~11 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~13 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~12 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~14 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~15 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~16 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~17 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~0 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~1 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~2 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~3 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~4 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~5 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~19 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~18 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~20 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~21 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~22 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~23 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~26 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~25 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~27 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~28 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~24 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~29 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~40 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr1~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~36 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~37 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~38 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~39 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~40 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~31 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~32 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~33 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~30 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~34 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~35 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~41 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~44 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~43 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~45 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~46 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~42 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~47 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~48 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr10~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~6 , u0|vga_text_mode_controller_0|blue~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~9 , u0|vga_text_mode_controller_0|blue~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~13 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~14 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~15 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~12 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~16 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~17 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~8 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~7 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~9 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~10 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~6 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~11 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~18 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~20 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~19 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~22 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~21 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~23 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~1 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~2 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~3 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~4 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~5 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~24 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~0 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~16 , u0|vga_text_mode_controller_0|blue~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Blue_level_colour[0] , u0|vga_text_mode_controller_0|Blue_level_colour[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~19 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~23 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~20 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~21 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~22 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~24 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~1 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~2 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~3 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~4 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~0 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~5 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~12 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~14 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~13 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~15 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~16 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~17 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~6 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~10 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~8 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~7 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~9 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~11 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~18 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~25 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~36 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~32 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~33 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~34 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~35 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~37 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~42 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~38 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~39 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~40 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~41 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~43 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~44 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~27 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~28 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~29 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~26 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~30 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~31 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~47 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~46 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~48 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~49 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~45 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~50 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~51 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr11~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~17 , u0|vga_text_mode_controller_0|blue~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~18 , u0|vga_text_mode_controller_0|blue~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr9~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~12 , u0|vga_text_mode_controller_0|blue~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr9~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~13 , u0|vga_text_mode_controller_0|blue~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr9~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~11 , u0|vga_text_mode_controller_0|blue~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~14 , u0|vga_text_mode_controller_0|blue~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr9~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~10 , u0|vga_text_mode_controller_0|blue~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~15 , u0|vga_text_mode_controller_0|blue~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~19 , u0|vga_text_mode_controller_0|blue~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~20 , u0|vga_text_mode_controller_0|blue~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|cma_port_2|always0~0 , u0|vga_text_mode_controller_0|cma_port_2|always0~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~8 , u0|vga_text_mode_controller_0|blue~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~21 , u0|vga_text_mode_controller_0|blue~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~22 , u0|vga_text_mode_controller_0|blue~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~7 , u0|vga_text_mode_controller_0|blue~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~99 , u0|vga_text_mode_controller_0|blue~99, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~23 , u0|vga_text_mode_controller_0|blue~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~24 , u0|vga_text_mode_controller_0|blue~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~30 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~27 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~28 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~29 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~26 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~31 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~47 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~46 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~48 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~49 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~45 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~50 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~32 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~33 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~34 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~35 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~36 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~37 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~38 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~39 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~40 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~41 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~42 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~43 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~44 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~51 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~20 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~21 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~22 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~23 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~19 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~24 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~8 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~7 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~9 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~6 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~10 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~11 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~16 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~14 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~13 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~15 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~12 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~17 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~18 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~1 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~2 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~3 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~4 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~0 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~5 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~25 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr11~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Blue~2 , u0|vga_text_mode_controller_0|player2|Blue~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~51 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr11~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Blue~0 , u0|vga_text_mode_controller_0|player2|Blue~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr11~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Blue~1 , u0|vga_text_mode_controller_0|player2|Blue~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Blue~3 , u0|vga_text_mode_controller_0|player2|Blue~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~25 , u0|vga_text_mode_controller_0|blue~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~45 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~49 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~46 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~47 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~48 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~50 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~30 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~26 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~27 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~28 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~29 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~31 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~39 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~40 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~41 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~42 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~38 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~43 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~36 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~32 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~33 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~34 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~35 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~37 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~44 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~51 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~4 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~2 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~1 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~3 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~0 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~5 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~19 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~23 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~21 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~20 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~22 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~24 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~13 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~14 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~15 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~16 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~12 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~17 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~10 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~8 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~7 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~9 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~6 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~11 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~18 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~25 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr7~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~26 , u0|vga_text_mode_controller_0|blue~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~46 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~47 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~48 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~49 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~45 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~50 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~34 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~33 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~35 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~32 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~36 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~37 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~38 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~42 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~40 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~39 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~41 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~43 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~44 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~27 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~28 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~29 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~30 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~26 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~31 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~51 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~19 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~21 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~20 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~22 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~23 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~24 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~13 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~14 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~15 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~12 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~16 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~17 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~6 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~7 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~8 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~9 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~10 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~11 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~18 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~1 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~2 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~3 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~4 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~0 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~5 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~25 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr7~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~27 , u0|vga_text_mode_controller_0|blue~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~28 , u0|vga_text_mode_controller_0|blue~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~30 , u0|vga_text_mode_controller_0|blue~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~31 , u0|vga_text_mode_controller_0|blue~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|red~98 , u0|vga_text_mode_controller_0|red~98, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~33 , u0|vga_text_mode_controller_0|blue~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[0] , u0|vga_text_mode_controller_0|blue[0], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~41 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~37 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~39 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~38 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~40 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~42 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~35 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~33 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~32 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~34 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~31 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~36 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~43 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~48 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~44 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~46 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~45 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~47 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~49 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~25 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~26 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~27 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~28 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~29 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~30 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~50 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~20 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~19 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~22 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~21 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~23 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~1 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~2 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~3 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~4 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~0 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~5 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~16 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~14 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~13 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~15 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~12 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~17 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~10 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~8 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~7 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~9 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~6 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~11 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~18 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~24 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr6~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~50 , u0|vga_text_mode_controller_0|blue~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Blue_level_colour[1] , u0|vga_text_mode_controller_0|Blue_level_colour[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~29 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~27 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~26 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~28 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~25 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~30 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~32 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~33 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~34 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~31 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~35 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~36 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~37 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~41 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~39 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~38 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~40 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~42 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~43 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~48 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~46 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~45 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~47 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~44 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~49 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~50 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~19 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~20 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~21 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~22 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~18 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~23 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~10 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~6 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~7 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~8 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~9 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~11 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~13 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~12 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~14 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~15 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~16 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~17 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~4 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~1 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~2 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~3 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~0 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~5 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~24 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr10~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~41 , u0|vga_text_mode_controller_0|blue~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~42 , u0|vga_text_mode_controller_0|blue~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr6~1 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~6 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~4 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~1 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~2 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~3 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~0 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~5 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~7 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~8 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~43 , u0|vga_text_mode_controller_0|blue~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~44 , u0|vga_text_mode_controller_0|blue~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr5~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr8~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~38 , u0|vga_text_mode_controller_0|blue~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr5~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr8~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~36 , u0|vga_text_mode_controller_0|blue~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr5~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr8~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~37 , u0|vga_text_mode_controller_0|blue~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~39 , u0|vga_text_mode_controller_0|blue~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~48 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~47 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~49 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~50 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr5~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr8~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~35 , u0|vga_text_mode_controller_0|blue~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~40 , u0|vga_text_mode_controller_0|blue~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~21 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~18 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~19 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~20 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~22 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~1 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~2 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~3 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~0 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~4 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~7 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~6 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~8 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~9 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~5 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~10 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~13 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~12 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~14 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~15 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~11 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~16 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~17 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~23 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~26 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~25 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~27 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~28 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~24 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~29 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~30 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~31 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~32 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~33 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~34 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~39 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~35 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~36 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~37 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~38 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~40 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~41 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~43 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~44 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~45 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~42 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~46 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~47 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~48 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr9~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~34 , u0|vga_text_mode_controller_0|blue~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~45 , u0|vga_text_mode_controller_0|blue~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr10~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add7~1 , u0|vga_text_mode_controller_0|player2|Add7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~51 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr10~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add7~0 , u0|vga_text_mode_controller_0|player2|Add7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~49 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~47 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~46 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~48 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~45 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~50 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~30 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~28 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~27 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~29 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~26 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~31 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~42 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~40 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~39 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~41 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~38 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~43 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~36 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~34 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~33 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~35 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~32 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~37 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~44 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~51 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~1 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~2 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~3 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~4 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~0 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~5 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~21 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~20 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~22 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~19 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~23 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~24 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~13 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~14 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~15 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~12 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~16 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~17 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~10 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~8 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~7 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~9 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~6 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~11 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~18 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~25 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr10~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add7~2 , u0|vga_text_mode_controller_0|player2|Add7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add7~3 , u0|vga_text_mode_controller_0|player2|Add7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~46 , u0|vga_text_mode_controller_0|blue~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~7 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~8 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~9 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~6 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~10 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~11 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~16 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~14 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~13 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~15 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~12 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~17 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~18 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~23 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~21 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~20 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~22 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~19 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~24 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~4 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~2 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~1 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~3 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~0 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~5 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~25 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~26 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~30 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~27 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~28 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~29 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~31 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~49 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~45 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~46 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~47 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~48 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~50 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~42 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~38 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~39 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~40 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~41 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~43 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~34 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~33 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~35 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~36 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~32 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~37 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~44 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~51 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr6~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~47 , u0|vga_text_mode_controller_0|blue~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~49 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~47 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~46 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~48 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~45 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~50 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~27 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~28 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~29 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~30 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~26 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~31 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~38 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~40 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~39 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~41 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~42 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~43 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~36 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~32 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~34 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~33 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~35 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~37 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~44 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~51 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~21 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~20 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~22 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~23 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~19 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~24 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~14 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~13 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~15 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~12 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~16 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~17 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~10 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~6 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~8 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~7 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~9 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~11 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~18 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~2 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~1 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~3 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~0 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~4 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~5 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~25 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr6~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~48 , u0|vga_text_mode_controller_0|blue~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~49 , u0|vga_text_mode_controller_0|blue~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~51 , u0|vga_text_mode_controller_0|blue~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~52 , u0|vga_text_mode_controller_0|blue~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr10~2 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr10~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr10~1 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr10~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr10~3 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr10~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr10~4 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr10~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr10~0 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr10~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr10~5 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr10~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~53 , u0|vga_text_mode_controller_0|blue~53, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[1] , u0|vga_text_mode_controller_0|blue[1], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~51 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr9~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add7~4 , u0|vga_text_mode_controller_0|player2|Add7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~13 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~14 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~15 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~12 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~16 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~17 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~6 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~10 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~7 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~8 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~9 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~11 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~18 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~20 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~19 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~22 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~21 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~23 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~2 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~1 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~3 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~0 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~4 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~5 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~24 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~27 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~26 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~28 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~29 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~25 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~30 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~48 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~44 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~46 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~45 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~47 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~49 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~39 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~38 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~40 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~37 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~41 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~42 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~35 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~33 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~32 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~34 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~31 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~36 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~43 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~50 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr9~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add7~6 , u0|vga_text_mode_controller_0|player2|Add7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~48 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~49 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~50 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~51 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr9~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add7~5 , u0|vga_text_mode_controller_0|player2|Add7~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add7~7 , u0|vga_text_mode_controller_0|player2|Add7~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~58 , u0|vga_text_mode_controller_0|blue~58, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~0 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~38 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr2~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~2 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~1 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~3 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~8 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~7 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~9 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~5 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~4 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~6 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~10 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~11 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~14 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~12 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~13 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~15 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~16 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~18 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~17 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~19 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~28 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~29 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~30 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~22 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~20 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~21 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~23 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~25 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~24 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~26 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~27 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~31 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr8~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~59 , u0|vga_text_mode_controller_0|blue~59, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette|WideOr7~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~60 , u0|vga_text_mode_controller_0|blue~60, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette3|WideOr7~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~61 , u0|vga_text_mode_controller_0|blue~61, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette4|WideOr7~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~62 , u0|vga_text_mode_controller_0|blue~62, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~63 , u0|vga_text_mode_controller_0|blue~63, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~5 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~6 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~7 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~8 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~9 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~13 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~10 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~11 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~12 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~14 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~15 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~1 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~0 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~2 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~3 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~4 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~20 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~18 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~17 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~19 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~16 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~21 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~22 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~24 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~25 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~26 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~23 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~27 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~44 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~41 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~42 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~43 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~45 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~30 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~29 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~31 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~28 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~32 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~33 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~36 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~35 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~37 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~34 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~38 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~39 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~40 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~46 , u0|vga_text_mode_controller_0|its_fire|fire_palette2|WideOr7~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~64 , u0|vga_text_mode_controller_0|blue~64, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~65 , u0|vga_text_mode_controller_0|blue~65, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr6~2 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr6~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|brick_palette|WideOr6~3 , u0|vga_text_mode_controller_0|level1|brick_palette|WideOr6~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~66 , u0|vga_text_mode_controller_0|blue~66, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Blue_level_colour[2] , u0|vga_text_mode_controller_0|Blue_level_colour[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~46 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~47 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~48 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~45 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~49 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~50 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~39 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~40 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~41 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~38 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~42 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~43 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~32 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~33 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~34 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~35 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~36 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~37 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~44 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~30 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~26 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~28 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~27 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~29 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~31 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~51 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~16 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~14 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~13 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~15 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~12 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~17 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~8 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~7 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~9 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~6 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~10 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~11 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~18 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~0 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~4 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~1 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~2 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~3 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~5 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~23 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~20 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~21 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~22 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~19 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~24 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~25 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr9~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~67 , u0|vga_text_mode_controller_0|blue~67, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~68 , u0|vga_text_mode_controller_0|blue~68, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~69 , u0|vga_text_mode_controller_0|blue~69, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~70 , u0|vga_text_mode_controller_0|blue~70, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~71 , u0|vga_text_mode_controller_0|blue~71, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~72 , u0|vga_text_mode_controller_0|blue~72, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~73 , u0|vga_text_mode_controller_0|blue~73, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~21 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~20 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~22 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~23 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~19 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~24 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~4 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~2 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~1 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~3 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~0 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~5 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~14 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~13 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~15 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~16 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~12 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~17 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~8 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~7 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~9 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~10 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~6 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~11 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~18 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~25 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~28 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~27 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~29 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~30 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~26 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~31 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~49 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~47 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~46 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~48 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~45 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~50 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~33 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~34 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~35 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~32 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~36 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~37 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~42 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~38 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~40 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~39 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~41 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~43 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~44 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~51 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr5~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~56 , u0|vga_text_mode_controller_0|blue~56, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~14 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~13 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~15 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~16 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~12 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~17 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~8 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~7 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~9 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~6 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~10 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~11 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~18 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~23 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~19 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~20 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~21 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~22 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~24 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~4 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~2 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~1 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~3 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~0 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~5 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~25 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~30 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~28 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~27 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~29 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~26 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~31 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~34 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~33 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~35 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~32 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~36 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~37 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~39 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~40 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~41 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~38 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~42 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~43 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~44 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~49 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~46 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~47 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~48 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~45 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~50 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~51 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr5~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~55 , u0|vga_text_mode_controller_0|blue~55, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~36 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~32 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~34 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~33 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~35 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~37 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~42 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~39 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~40 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~41 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~38 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~43 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~44 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~28 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~27 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~29 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~26 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~30 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~31 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~49 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~46 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~47 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~48 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~45 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~50 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~51 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~4 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~1 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~2 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~3 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~0 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~5 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~10 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~6 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~7 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~8 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~9 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~11 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~14 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~13 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~15 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~12 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~16 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~17 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~18 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~23 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~19 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~20 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~21 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~22 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~24 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~25 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr5~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~54 , u0|vga_text_mode_controller_0|blue~54, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~57 , u0|vga_text_mode_controller_0|blue~57, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~74 , u0|vga_text_mode_controller_0|blue~74, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~75 , u0|vga_text_mode_controller_0|blue~75, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr9~1 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr9~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr9~2 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr9~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr9~3 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr9~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr9~4 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr9~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr9~0 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr9~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr9~5 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr9~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~76 , u0|vga_text_mode_controller_0|blue~76, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[2] , u0|vga_text_mode_controller_0|blue[2], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~14 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~15 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~39 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~40 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~0 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~41 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~1 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~42 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~7 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~9 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~8 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~10 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~11 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~12 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~5 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~2 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~3 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~4 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~6 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~13 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~16 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~34 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~33 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~36 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~35 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~37 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~25 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~21 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~22 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~23 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~24 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~26 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~28 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~27 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~29 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~30 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~31 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~32 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~17 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~18 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~19 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~20 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~38 , u0|vga_text_mode_controller_0|player|bubble_palette_3|WideOr4~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~78 , u0|vga_text_mode_controller_0|blue~78, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~1 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~2 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~3 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~0 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~4 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~15 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~12 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~13 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~14 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~11 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~16 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~7 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~6 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~8 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~9 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~5 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~10 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~17 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~20 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~19 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~21 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~22 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~18 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~23 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~24 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~47 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~44 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~45 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~46 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~43 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~48 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~29 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~25 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~27 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~26 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~28 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~30 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~31 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~32 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~33 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~34 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~35 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~36 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~38 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~37 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~39 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~40 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~41 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~42 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~49 , u0|vga_text_mode_controller_0|player|bubble_palette|WideOr4~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~79 , u0|vga_text_mode_controller_0|blue~79, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~38 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~37 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~40 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~39 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~41 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~31 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~33 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~32 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~34 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~35 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~36 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~42 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~25 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~29 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~27 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~26 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~28 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~30 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~45 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~44 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~46 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~47 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~43 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~48 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~49 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~13 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~12 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~14 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~11 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~15 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~16 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~7 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~9 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~8 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~6 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~10 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~17 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~2 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~1 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~3 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~0 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~4 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~5 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~22 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~18 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~20 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~19 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~21 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~23 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~24 , u0|vga_text_mode_controller_0|player|bubble_palette_2|WideOr4~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~77 , u0|vga_text_mode_controller_0|blue~77, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~80 , u0|vga_text_mode_controller_0|blue~80, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr7~1 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr7~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~89 , u0|vga_text_mode_controller_0|blue~89, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr7~0 , u0|vga_text_mode_controller_0|powerup1|powerup_palette|WideOr7~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~88 , u0|vga_text_mode_controller_0|blue~88, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~90 , u0|vga_text_mode_controller_0|blue~90, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~91 , u0|vga_text_mode_controller_0|blue~91, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~92 , u0|vga_text_mode_controller_0|blue~92, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~93 , u0|vga_text_mode_controller_0|blue~93, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~94 , u0|vga_text_mode_controller_0|blue~94, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|Blue_level_colour[3] , u0|vga_text_mode_controller_0|Blue_level_colour[3], lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~5 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~1 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~2 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~3 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~4 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~6 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~22 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~21 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~23 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~20 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~24 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~25 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~13 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~15 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~14 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~16 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~17 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~18 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~11 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~8 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~9 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~10 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~7 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~12 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~19 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~26 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~50 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~48 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~47 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~49 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~46 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~51 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~51, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~28 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~29 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~30 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~31 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~27 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~32 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~41 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~40 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~42 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~39 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~43 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~44 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~33 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~35 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~34 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~36 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~37 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~38 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~45 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~52 , u0|vga_text_mode_controller_0|level1|bottom_screen_palette|WideOr8~52, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~82 , u0|vga_text_mode_controller_0|blue~82, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~83 , u0|vga_text_mode_controller_0|blue~83, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~84 , u0|vga_text_mode_controller_0|blue~84, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~85 , u0|vga_text_mode_controller_0|blue~85, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~86 , u0|vga_text_mode_controller_0|blue~86, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~87 , u0|vga_text_mode_controller_0|blue~87, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~95 , u0|vga_text_mode_controller_0|blue~95, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_3|WideOr8~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add7~10 , u0|vga_text_mode_controller_0|player2|Add7~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~5 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~3 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~2 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~4 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~6 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~23 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~21 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~20 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~22 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~24 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~11 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~7 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~8 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~9 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~10 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~12 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~15 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~14 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~16 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~17 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~13 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~18 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~19 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~25 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~45 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~44 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~46 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~43 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~47 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~48 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~48, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~50 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~50, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~27 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~28 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~26 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~29 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~38 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~37 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~39 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~36 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~40 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~41 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~34 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~30 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~32 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~31 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~33 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~35 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~42 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~49 , u0|vga_text_mode_controller_0|player2|bubble_palette|WideOr8~49, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add7~11 , u0|vga_text_mode_controller_0|player2|Add7~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~43 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~43, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~42 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~42, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~45 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~45, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~44 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~44, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~46 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~46, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~27 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~27, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~26 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~26, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~28 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~28, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~25 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~25, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~29 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~29, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~30 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~30, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~34 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~34, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~32 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~32, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~31 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~31, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~33 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~33, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~35 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~35, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~36 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~36, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~37 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~37, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~39 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~39, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~38 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~38, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~40 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~40, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~41 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~41, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~47 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~47, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~20 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~20, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~19 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~19, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~21 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~21, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~22 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~22, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~18 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~18, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~23 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~23, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~8 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~7 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~7, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~9 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~10 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~10, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~6 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~6, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~11 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~11, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~13 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~13, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~14 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~14, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~15 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~15, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~12 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~16 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~16, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~17 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~17, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~4 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~4, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~0 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~2 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~1 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~3 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~3, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~5 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~5, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~24 , u0|vga_text_mode_controller_0|player2|bubble_palette_2|WideOr8~24, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add7~9 , u0|vga_text_mode_controller_0|player2|Add7~9, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add7~12 , u0|vga_text_mode_controller_0|player2|Add7~12, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|player2|Add7~8 , u0|vga_text_mode_controller_0|player2|Add7~8, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~81 , u0|vga_text_mode_controller_0|blue~81, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~96 , u0|vga_text_mode_controller_0|blue~96, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~97 , u0|vga_text_mode_controller_0|blue~97, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr8~0 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr8~0, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr8~1 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr8~1, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr8~2 , u0|vga_text_mode_controller_0|pic|bubble_palette|WideOr8~2, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~98 , u0|vga_text_mode_controller_0|blue~98, lab7, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[3] , u0|vga_text_mode_controller_0|blue[3], lab7, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, lab7, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, lab7, 1
instance = comp, \SW[0]~input , SW[0]~input, lab7, 1
instance = comp, \SW[1]~input , SW[1]~input, lab7, 1
instance = comp, \SW[2]~input , SW[2]~input, lab7, 1
instance = comp, \SW[3]~input , SW[3]~input, lab7, 1
instance = comp, \SW[4]~input , SW[4]~input, lab7, 1
instance = comp, \SW[5]~input , SW[5]~input, lab7, 1
instance = comp, \SW[6]~input , SW[6]~input, lab7, 1
instance = comp, \SW[7]~input , SW[7]~input, lab7, 1
instance = comp, \SW[8]~input , SW[8]~input, lab7, 1
instance = comp, \SW[9]~input , SW[9]~input, lab7, 1
instance = comp, \ARDUINO_IO[0]~input , ARDUINO_IO[0]~input, lab7, 1
instance = comp, \ARDUINO_IO[1]~input , ARDUINO_IO[1]~input, lab7, 1
instance = comp, \ARDUINO_IO[2]~input , ARDUINO_IO[2]~input, lab7, 1
instance = comp, \ARDUINO_IO[3]~input , ARDUINO_IO[3]~input, lab7, 1
instance = comp, \ARDUINO_IO[4]~input , ARDUINO_IO[4]~input, lab7, 1
instance = comp, \ARDUINO_IO[5]~input , ARDUINO_IO[5]~input, lab7, 1
instance = comp, \ARDUINO_IO[6]~input , ARDUINO_IO[6]~input, lab7, 1
instance = comp, \ARDUINO_IO[7]~input , ARDUINO_IO[7]~input, lab7, 1
instance = comp, \ARDUINO_IO[14]~input , ARDUINO_IO[14]~input, lab7, 1
instance = comp, \ARDUINO_IO[15]~input , ARDUINO_IO[15]~input, lab7, 1
instance = comp, \ARDUINO_IO[8]~input , ARDUINO_IO[8]~input, lab7, 1
instance = comp, \ARDUINO_IO[10]~input , ARDUINO_IO[10]~input, lab7, 1
instance = comp, \ARDUINO_IO[11]~input , ARDUINO_IO[11]~input, lab7, 1
instance = comp, \ARDUINO_IO[13]~input , ARDUINO_IO[13]~input, lab7, 1
instance = comp, \ARDUINO_RESET_N~input , ARDUINO_RESET_N~input, lab7, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, lab7, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, lab7, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, lab7, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, lab7, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, lab7, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, lab7, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, lab7, 1
