#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x564eb2b0ce60 .scope module, "freq_divbyfrac_tb" "freq_divbyfrac_tb" 2 2;
 .timescale -9 -12;
v0x564eb2b38350_0 .var "clk", 0 0;
v0x564eb2b383f0_0 .net "clk_div", 0 0, L_0x564eb2b09a80;  1 drivers
v0x564eb2b384c0_0 .var/i "error", 31 0;
v0x564eb2b38590_0 .var/i "expected_value", 31 0;
v0x564eb2b38650_0 .var/i "i", 31 0;
v0x564eb2b38780_0 .var "rst_n", 0 0;
S_0x564eb2b1d260 .scope module, "uut" "freq_divbyfrac" 2 10, 3 1 0, S_0x564eb2b0ce60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_div";
L_0x564eb2b09a80 .functor OR 1, v0x564eb2b37f60_0, v0x564eb2b38070_0, C4<0>, C4<0>;
v0x564eb2b1d440_0 .net "clk", 0 0, v0x564eb2b38350_0;  1 drivers
v0x564eb2b37d40_0 .net "clk_div", 0 0, L_0x564eb2b09a80;  alias, 1 drivers
v0x564eb2b37e00_0 .var "clk_div_int1", 0 0;
v0x564eb2b37ea0_0 .var "clk_div_int2", 0 0;
v0x564eb2b37f60_0 .var "clk_div_phase1", 0 0;
v0x564eb2b38070_0 .var "clk_div_phase2", 0 0;
v0x564eb2b38130_0 .var "counter", 2 0;
v0x564eb2b38210_0 .net "rst_n", 0 0, v0x564eb2b38780_0;  1 drivers
E_0x564eb2b19ac0/0 .event negedge, v0x564eb2b38210_0;
E_0x564eb2b19ac0/1 .event posedge, v0x564eb2b1d440_0;
E_0x564eb2b19ac0 .event/or E_0x564eb2b19ac0/0, E_0x564eb2b19ac0/1;
    .scope S_0x564eb2b1d260;
T_0 ;
    %wait E_0x564eb2b19ac0;
    %load/vec4 v0x564eb2b38210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564eb2b38130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eb2b37e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eb2b37ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eb2b37f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564eb2b38070_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x564eb2b38130_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x564eb2b38130_0, 0;
    %load/vec4 v0x564eb2b38130_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x564eb2b37e00_0;
    %inv;
    %assign/vec4 v0x564eb2b37e00_0, 0;
    %load/vec4 v0x564eb2b37e00_0;
    %assign/vec4 v0x564eb2b37ea0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x564eb2b38130_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x564eb2b37e00_0;
    %inv;
    %assign/vec4 v0x564eb2b37e00_0, 0;
    %load/vec4 v0x564eb2b37ea0_0;
    %inv;
    %assign/vec4 v0x564eb2b37ea0_0, 0;
T_0.4 ;
T_0.3 ;
    %load/vec4 v0x564eb2b37e00_0;
    %assign/vec4 v0x564eb2b37f60_0, 0;
    %load/vec4 v0x564eb2b37ea0_0;
    %assign/vec4 v0x564eb2b38070_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x564eb2b0ce60;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564eb2b384c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564eb2b38590_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x564eb2b0ce60;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x564eb2b38350_0;
    %inv;
    %store/vec4 v0x564eb2b38350_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x564eb2b0ce60;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564eb2b38350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564eb2b38780_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564eb2b38780_0, 0, 1;
    %delay 120000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x564eb2b0ce60;
T_4 ;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564eb2b38650_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x564eb2b38650_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x564eb2b383f0_0;
    %pad/u 32;
    %load/vec4 v0x564eb2b38590_0;
    %cmp/ne;
    %jmp/0xz  T_4.2, 6;
    %load/vec4 v0x564eb2b384c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564eb2b384c0_0, 0, 32;
    %vpi_call 2 35 "$display", "Failed at%d: clk=%d, clk_div=%d (expected %d)", v0x564eb2b38650_0, v0x564eb2b38350_0, v0x564eb2b383f0_0, v0x564eb2b38590_0 {0 0 0};
T_4.2 ;
    %load/vec4 v0x564eb2b38650_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564eb2b38590_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x564eb2b38650_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz  T_4.6, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564eb2b38590_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x564eb2b38650_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz  T_4.8, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564eb2b38590_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x564eb2b38650_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz  T_4.10, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564eb2b38590_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x564eb2b38650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz  T_4.12, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564eb2b38590_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x564eb2b38650_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_4.14, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564eb2b38590_0, 0, 32;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564eb2b38590_0, 0, 32;
T_4.15 ;
T_4.13 ;
T_4.11 ;
T_4.9 ;
T_4.7 ;
T_4.5 ;
    %delay 5000, 0;
    %load/vec4 v0x564eb2b38650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564eb2b38650_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %load/vec4 v0x564eb2b384c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %vpi_call 2 48 "$display", "=========== Your Design Passed ===========" {0 0 0};
    %jmp T_4.17;
T_4.16 ;
    %vpi_call 2 51 "$display", "=========== Test completed with %d/20 failures ===========", v0x564eb2b384c0_0 {0 0 0};
T_4.17 ;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "design.v";
