EESchema-LIBRARY Version 2.3
DEF SIMM-72 J 0 40 Y Y 1 L N
F0 "J" 150 250 60 H V R CNN
F1 "SIMM-72" 150 150 60 H V R CNN
F2 "" 150 50 60 H I R CNN
F3 "72 pin SIMM DRAM card" 150 -150 60 H I R CNN
DRAW
X GND Ground 700 -3900 200 U 50 50 1 1 W 
X GND Ground 800 -3900 200 U 50 50 1 1 W 
X GND Ground 900 -3900 200 U 50 50 1 1 W 
X DQ15 Data_15 1600 -3200 200 L 50 50 1 1 B 
X DQ31 Data_31 1600 -3100 200 L 50 50 1 1 B 
X DQ14 Data_14 1600 -3000 200 L 50 50 1 1 B 
X DQ30 Data_30 1600 -2900 200 L 50 50 1 1 B 
X DQ13 Data_13 1600 -2800 200 L 50 50 1 1 B 
X DQ29 Data_29 1600 -2700 200 L 50 50 1 1 B 
X DQ28 Data_28 1600 -2600 200 L 50 50 1 1 B 
X DQ12 Data_12 1600 -2500 200 L 50 50 1 1 B 
X DQ27 Data_27 1600 -2400 200 L 50 50 1 1 B 
X DQ11 Data_11 1600 -2300 200 L 50 50 1 1 B 
X DQ26 Data_26 1600 -2200 200 L 50 50 1 1 B 
X DQ10 Data_10 1600 -2100 200 L 50 50 1 1 B 
X DQ25 Data_25 1600 -2000 200 L 50 50 1 1 B 
X DQ9 Data_9 1600 -1900 200 L 50 50 1 1 B 
X DQ24 Data_24 1600 -1800 200 L 50 50 1 1 B 
X DQ8 Data_8 1600 -1700 200 L 50 50 1 1 B 
X DQ23 Data_23 1600 -1600 200 L 50 50 1 1 B 
X DQ7 Data_7 1600 -1500 200 L 50 50 1 1 B 
X DQ22 Data_22 1600 -1400 200 L 50 50 1 1 B 
X DQ6 Data_6 1600 -1300 200 L 50 50 1 1 B 
X DQ21 Data_21 1600 -1200 200 L 50 50 1 1 B 
X DQ5 Data_5 1600 -1100 200 L 50 50 1 1 B 
X DQ20 Data_20 1600 -1000 200 L 50 50 1 1 B 
X DQ4 Data_4 1600 -900 200 L 50 50 1 1 B 
X DQ19 Data_19 1600 -800 200 L 50 50 1 1 B 
X DQ3 Data_3 1600 -700 200 L 50 50 1 1 B 
X DQ18 Data_18 1600 -600 200 L 50 50 1 1 B 
X DQ2 Data_2 1600 -500 200 L 50 50 1 1 B 
X DQ17 Data_17 1600 -400 200 L 50 50 1 1 B 
X DQ1 Data_1 1600 -300 200 L 50 50 1 1 B 
X DQ16 Data_16 1600 -200 200 L 50 50 1 1 B 
X DQ0 Data_0 1600 -100 200 L 50 50 1 1 B 
X VCC +5_VDC 900 600 200 D 50 50 1 1 W 
X VCC +5_VDC 800 600 200 D 50 50 1 1 W 
X VCC +5_VDC 700 600 200 D 50 50 1 1 W 
X NC Not_connected 0 0 200 R 50 50 1 1 N N
X A0 Address_0 0 -100 200 R 50 50 1 1 I 
X A1 Address_1 0 -200 200 R 50 50 1 1 I 
X A2 Address_2 0 -300 200 R 50 50 1 1 I 
X A3 Address_3 0 -400 200 R 50 50 1 1 I 
X A4 Address_4 0 -500 200 R 50 50 1 1 I 
X A5 Address_5 0 -600 200 R 50 50 1 1 I 
X A6 Address_6 0 -700 200 R 50 50 1 1 I 
X A10 Address_10 0 -800 200 R 50 50 1 1 I 
X A7 Address_7 0 -900 200 R 50 50 1 1 I 
X A11 Address_11 0 -1000 200 R 50 50 1 1 I 
X A8 Address_8 0 -1100 200 R 50 50 1 1 I 
X A9 Address_9 0 -1200 200 R 50 50 1 1 I 
X /RAS3 Row_Address_Strobe_3 0 -1300 200 R 50 50 1 1 I 
X /RAS2 Row_Address_Strobe_2 0 -1400 200 R 50 50 1 1 I 
X PQ3 Parity_bit_3_(for_the_3rd_byte,_bits_16-23) 0 -1500 200 R 50 50 1 1 B 
X PQ1 Parity_bit_1_(for_the_1st_byte,_bits_0-7) 0 -1600 200 R 50 50 1 1 B 
X PQ2 Parity_bit_2_(for_the_2nd_byte,_bits_8-15) 0 -1700 200 R 50 50 1 1 B 
X PQ4 Parity_bit_4_(for_the_4th_byte,_bits_24-31) 0 -1800 200 R 50 50 1 1 B 
X /CAS0 Column_Address_Strobe_0 0 -1900 200 R 50 50 1 1 I 
X /CAS2 Column_Address_Strobe_2 0 -2000 200 R 50 50 1 1 I 
X /CAS3 Column_Address_Strobe_3 0 -2100 200 R 50 50 1 1 I 
X /CAS1 Column_Address_Strobe_1 0 -2200 200 R 50 50 1 1 I 
X /RAS0 Row_Address_Strobe_0 0 -2300 200 R 50 50 1 1 I 
X /RAS1 Row_Address_Strobe_1 0 -2400 200 R 50 50 1 1 I 
X NC Not_connected 0 -2500 200 R 50 50 1 1 N N
X /WE Read/Write 0 -2600 200 R 50 50 1 1 I 
X NC Not_connected 0 -2700 200 R 50 50 1 1 N N
X NC Not_connected 0 -2800 200 R 50 50 1 1 N N
X PD1 Presence_Detect_1 0 -2900 200 R 50 50 1 1 O 
X PD2 Presence_Detect_2 0 -3000 200 R 50 50 1 1 O 
X PD3 Presence_Detect_3 0 -3100 200 R 50 50 1 1 O 
X PD4 Presence_Detect_4 0 -3200 200 R 50 50 1 1 O 
X NC Not_connected 0 -3300 200 R 50 50 1 1 N N
S 200 400 1400 -3700 1 1 0 f
ENDDRAW
ENDDEF
