// Seed: 29652934
module module_0 #(
    parameter id_2 = 32'd85
);
  logic id_1, _id_2;
  wire id_3;
  ;
  uwire id_4 = !id_2 == 1;
  logic id_5;
  ;
  logic [1 : id_2  *  1] id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd20
) (
    output tri1 id_0,
    input tri id_1,
    input supply0 _id_2,
    input tri id_3,
    input wor id_4,
    output supply0 id_5,
    input tri0 id_6,
    input wire id_7,
    input uwire id_8,
    output uwire id_9,
    input uwire id_10
);
  wire id_12 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  logic [1 : id_2] id_13;
  ;
endmodule
