0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/Steven/Desktop/Verilog/Lab1/Full_Adder/Full_Adder.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/Steven/Desktop/Verilog/Lab1/Full_Adder/Full_Adder.srcs/sim_1/new/FA_Test.v,1642814179,verilog,,,,FA_Test,,,,,,,,
C:/Users/Steven/Desktop/Verilog/Lab1/Full_Adder/Full_Adder.srcs/sources_1/new/FA.v,1642814762,verilog,,C:/Users/Steven/Desktop/Verilog/Lab1/Full_Adder/Full_Adder.srcs/sim_1/new/FA_Test.v,,FA,,,,,,,,
