INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pine1/Lab5new/Lab5new.srcs/sources_1/new/serialadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-311] analyzing module serial_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pine1/Lab5new/Lab5new.srcs/sim_1/new/tbb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serialadder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pine1/project_4/project_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
