/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [15:0] _04_;
  wire [20:0] _05_;
  reg [29:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [18:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_50z;
  wire [13:0] celloutsig_0_53z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_4z[0] ? celloutsig_1_8z[4] : celloutsig_1_2z;
  assign celloutsig_0_23z = celloutsig_0_4z ? in_data[47] : celloutsig_0_21z;
  assign celloutsig_0_36z = ~_00_;
  assign celloutsig_0_5z = ~celloutsig_0_4z;
  assign celloutsig_1_6z = ~((celloutsig_1_2z | celloutsig_1_4z[2]) & in_data[132]);
  assign celloutsig_1_7z = ~((celloutsig_1_5z | celloutsig_1_2z) & celloutsig_1_4z[0]);
  assign celloutsig_0_28z = ~((celloutsig_0_1z | celloutsig_0_25z[1]) & celloutsig_0_12z);
  assign celloutsig_0_48z = _02_ | ~(celloutsig_0_0z);
  assign celloutsig_0_63z = celloutsig_0_4z | ~(celloutsig_0_36z);
  assign celloutsig_1_1z = celloutsig_1_0z[2] | ~(in_data[134]);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(celloutsig_1_0z[1]);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[16]);
  assign celloutsig_0_15z = celloutsig_0_6z[2] | ~(celloutsig_0_7z);
  assign celloutsig_0_19z = celloutsig_0_3z | ~(celloutsig_0_0z);
  assign celloutsig_0_42z = celloutsig_0_37z[1] | celloutsig_0_29z;
  assign celloutsig_0_10z = celloutsig_0_6z[3] | celloutsig_0_0z;
  assign celloutsig_0_12z = in_data[59] | celloutsig_0_5z;
  assign celloutsig_1_5z = in_data[182] ^ celloutsig_1_1z;
  assign celloutsig_1_17z = celloutsig_1_2z ^ celloutsig_1_1z;
  assign celloutsig_0_37z = _03_ + { celloutsig_0_34z[4:3], celloutsig_0_23z };
  reg [15:0] _27_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _27_ <= 16'h0000;
    else _27_ <= { celloutsig_0_33z[9:0], celloutsig_0_1z, celloutsig_0_34z };
  assign { _04_[15:5], _01_, _04_[3:0] } = _27_;
  reg [6:0] _28_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _28_ <= 7'h00;
    else _28_ <= celloutsig_1_11z[7:1];
  assign out_data[134:128] = _28_;
  reg [20:0] _29_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _29_ <= 21'h000000;
    else _29_ <= in_data[23:3];
  assign { _05_[20:17], _00_, _05_[15:14], _03_, _05_[10:5], _02_, _05_[3:0] } = _29_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 30'h00000000;
    else _06_ <= { in_data[48:24], celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_1_0z = in_data[137:133] & in_data[113:109];
  assign celloutsig_1_19z = { celloutsig_1_15z[4], celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_13z } & { celloutsig_1_15z[4:0], celloutsig_1_14z, celloutsig_1_17z };
  assign celloutsig_0_50z = { celloutsig_0_18z[9:6], celloutsig_0_44z, celloutsig_0_12z } / { 1'h1, celloutsig_0_39z, celloutsig_0_36z, celloutsig_0_30z, celloutsig_0_4z };
  assign celloutsig_0_6z = { in_data[42:35], celloutsig_0_1z } / { 1'h1, in_data[38:31] };
  assign celloutsig_0_20z = { celloutsig_0_11z[10], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_4z } / { 1'h1, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_19z };
  assign celloutsig_0_62z = { celloutsig_0_20z[4:1], celloutsig_0_37z } == { celloutsig_0_43z[7:2], celloutsig_0_57z };
  assign celloutsig_0_64z = { celloutsig_0_53z[11], celloutsig_0_62z, celloutsig_0_50z } >= { _06_[7:5], celloutsig_0_48z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_44z, celloutsig_0_12z };
  assign celloutsig_0_7z = { celloutsig_0_6z[7:3], celloutsig_0_3z } >= celloutsig_0_6z[7:2];
  assign celloutsig_0_13z = { celloutsig_0_8z[6:1], celloutsig_0_3z, celloutsig_0_0z } >= { celloutsig_0_2z[8:2], celloutsig_0_4z };
  assign celloutsig_0_17z = celloutsig_0_2z[3:1] >= { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_4z = { in_data[23:14], celloutsig_0_0z, celloutsig_0_0z } > { in_data[10:9], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[183:163], celloutsig_1_1z } > in_data[186:165];
  assign celloutsig_1_14z = { celloutsig_1_4z[5:1], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_13z } > { in_data[143:132], celloutsig_1_12z };
  assign celloutsig_0_29z = { in_data[14:4], celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_11z } > { in_data[72:54], celloutsig_0_4z, celloutsig_0_25z };
  assign celloutsig_0_16z = { celloutsig_0_2z[3:1], celloutsig_0_15z, celloutsig_0_1z } <= celloutsig_0_11z[7:3];
  assign celloutsig_0_21z = celloutsig_0_6z[8:1] <= { celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_1_9z = { celloutsig_1_4z[5:1], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z } || in_data[118:101];
  assign celloutsig_0_33z = { celloutsig_0_26z[5:4], celloutsig_0_16z, celloutsig_0_18z } % { 1'h1, _06_[18:1] };
  assign celloutsig_0_14z = { in_data[79:75], celloutsig_0_10z, celloutsig_0_3z } % { 1'h1, celloutsig_0_8z[4:0], celloutsig_0_1z };
  assign celloutsig_0_44z = { celloutsig_0_33z[4:3], celloutsig_0_19z } * celloutsig_0_11z[7:5];
  assign celloutsig_1_4z = in_data[109:102] * { in_data[170:164], celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[45:20] != in_data[48:23];
  assign celloutsig_0_57z = { _06_[13:10], celloutsig_0_28z } != { celloutsig_0_33z[16:15], celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_38z };
  assign celloutsig_0_9z = in_data[69:66] != { celloutsig_0_2z[3:1], celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_11z[10:8], celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_10z } != celloutsig_0_8z;
  assign celloutsig_0_34z = - { celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_39z = - in_data[24:21];
  assign celloutsig_0_26z = - { celloutsig_0_6z[1:0], celloutsig_0_14z };
  assign celloutsig_1_8z = celloutsig_1_4z[4:0] | in_data[110:106];
  assign celloutsig_0_3z = | { in_data[39:33], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_38z = | { in_data[9:3], celloutsig_0_7z };
  assign celloutsig_0_30z = | celloutsig_0_6z[8:4];
  assign celloutsig_1_13z = | { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z[3] };
  assign celloutsig_0_22z = | celloutsig_0_11z;
  assign celloutsig_0_43z = { _04_[7:5], _01_, _04_[3:0] } << { celloutsig_0_42z, celloutsig_0_30z, celloutsig_0_10z, celloutsig_0_20z };
  assign celloutsig_1_15z = { celloutsig_1_8z[2:0], celloutsig_1_8z } << { celloutsig_1_0z[3:0], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_9z };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z } << { in_data[7], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_16z } <<< { celloutsig_0_6z[5:1], celloutsig_0_7z };
  assign celloutsig_0_8z = { celloutsig_0_2z[2:1], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } >>> { celloutsig_0_2z[5:1], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_11z = { in_data[108:104], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_9z } >>> { celloutsig_1_0z[3:1], celloutsig_1_0z };
  assign celloutsig_0_18z = { celloutsig_0_6z[7:1], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_4z } >>> { celloutsig_0_14z[5:2], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_0_53z = { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_37z } ~^ { celloutsig_0_18z[11:1], celloutsig_0_36z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_2z = in_data[21:13] ~^ { in_data[86:82], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign _04_[4] = _01_;
  assign { _05_[16], _05_[13:11], _05_[4] } = { _00_, _03_, _02_ };
  assign { out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
