

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 162 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ==========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                             
--------------------------------------------------------------------------------------------------------------------
@K:CKID0001       RCLOCK              port                   87         COREFIFO_C0_0.re_pulse_d1                   
@K:CKID0002       WCLOCK              port                   75         COREFIFO_C0_0.L31\.U_corefifo_async.wptr[11]
====================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

