#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jan 10 05:47:18 2026
# Process ID: 23704
# Current directory: E:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.runs/i2c_scan_v2_i2c_scanner_0_0_synth_1
# Command line: vivado.exe -log i2c_scan_v2_i2c_scanner_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_scan_v2_i2c_scanner_0_0.tcl
# Log file: E:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.runs/i2c_scan_v2_i2c_scanner_0_0_synth_1/i2c_scan_v2_i2c_scanner_0_0.vds
# Journal file: E:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.runs/i2c_scan_v2_i2c_scanner_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source i2c_scan_v2_i2c_scanner_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado_prj/my_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top i2c_scan_v2_i2c_scanner_0_0 -part xc7a35ticsg324-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14456
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1181.672 ; gain = 33.453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2c_scan_v2_i2c_scanner_0_0' [e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ip/i2c_scan_v2_i2c_scanner_0_0/synth/i2c_scan_v2_i2c_scanner_0_0.vhd:84]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'i2c_scanner_v1_1' declared at 'e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ipshared/0603/hdl/i2c_scanner_v1_1.vhd:5' bound to instance 'U0' of component 'i2c_scanner_v1_1' [e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ip/i2c_scan_v2_i2c_scanner_0_0/synth/i2c_scan_v2_i2c_scanner_0_0.vhd:152]
INFO: [Synth 8-638] synthesizing module 'i2c_scanner_v1_1' [e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ipshared/0603/hdl/i2c_scanner_v1_1.vhd:51]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'i2c_scanner_v1_1_S_AXI' declared at 'e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ipshared/0603/hdl/i2c_scanner_v1_1_S_AXI.vhd:5' bound to instance 'i2c_scanner_v1_1_S_AXI_inst' of component 'i2c_scanner_v1_1_S_AXI' [e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ipshared/0603/hdl/i2c_scanner_v1_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'i2c_scanner_v1_1_S_AXI' [e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ipshared/0603/hdl/i2c_scanner_v1_1_S_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ipshared/0603/hdl/i2c_scanner_v1_1_S_AXI.vhd:243]
INFO: [Synth 8-226] default block is never used [e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ipshared/0603/hdl/i2c_scanner_v1_1_S_AXI.vhd:375]
INFO: [Synth 8-3491] module 'i2c_scanner_core' declared at 'e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ipshared/0603/hdl/i2c_scanner.vhd:8' bound to instance 'Inst_I2C_Core' of component 'i2c_scanner_core' [e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ipshared/0603/hdl/i2c_scanner_v1_1_S_AXI.vhd:415]
INFO: [Synth 8-638] synthesizing module 'i2c_scanner_core' [e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ipshared/0603/hdl/i2c_scanner.vhd:24]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_SDA_Inst' to cell 'IOBUF' [e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ipshared/0603/hdl/i2c_scanner.vhd:56]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_SCL_Inst' to cell 'IOBUF' [e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ipshared/0603/hdl/i2c_scanner.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'i2c_scanner_core' (1#1) [e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ipshared/0603/hdl/i2c_scanner.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'i2c_scanner_v1_1_S_AXI' (2#1) [e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ipshared/0603/hdl/i2c_scanner_v1_1_S_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'i2c_scanner_v1_1' (3#1) [e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ipshared/0603/hdl/i2c_scanner_v1_1.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'i2c_scan_v2_i2c_scanner_0_0' (4#1) [e:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/i2c_scan_v2/ip/i2c_scan_v2_i2c_scanner_0_0/synth/i2c_scan_v2_i2c_scanner_0_0.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1240.625 ; gain = 92.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1240.625 ; gain = 92.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1240.625 ; gain = 92.406
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1240.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1326.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1326.512 ; gain = 0.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1326.512 ; gain = 178.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1326.512 ; gain = 178.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1326.512 ; gain = 178.293
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'i2c_scanner_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                   start |                            00010 |                              001
              shift_data |                            00100 |                              010
                read_ack |                            01000 |                              011
                    stop |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'i2c_scanner_core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1326.512 ; gain = 178.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 22    
	   4 Input    1 Bit        Muxes := 11    
	   5 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1326.512 ; gain = 178.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1326.512 ; gain = 178.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1326.512 ; gain = 178.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1337.371 ; gain = 189.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1344.738 ; gain = 196.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1344.738 ; gain = 196.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1344.738 ; gain = 196.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1344.738 ; gain = 196.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1344.738 ; gain = 196.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1344.738 ; gain = 196.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     3|
|3     |LUT2   |    34|
|4     |LUT3   |     3|
|5     |LUT4   |    25|
|6     |LUT5   |    38|
|7     |LUT6   |    26|
|8     |FDCE   |    30|
|9     |FDPE   |     6|
|10    |FDRE   |   142|
|11    |FDSE   |     3|
|12    |IOBUF  |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1344.738 ; gain = 196.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1344.738 ; gain = 110.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1344.738 ; gain = 196.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1344.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1364.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1364.758 ; gain = 216.539
INFO: [Common 17-1381] The checkpoint 'E:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.runs/i2c_scan_v2_i2c_scanner_0_0_synth_1/i2c_scan_v2_i2c_scanner_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP i2c_scan_v2_i2c_scanner_0_0, cache-ID = c1e71fab70221eb8
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.runs/i2c_scan_v2_i2c_scanner_0_0_synth_1/i2c_scan_v2_i2c_scanner_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2c_scan_v2_i2c_scanner_0_0_utilization_synth.rpt -pb i2c_scan_v2_i2c_scanner_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 10 05:47:47 2026...
