{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565442467718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565442467724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 10 17:37:47 2019 " "Processing started: Sat Aug 10 17:37:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565442467724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442467724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS_NoC -c NIOS_NoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_NoC -c NIOS_NoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442467724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565442470925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565442470925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/noc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/noc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS " "Found entity 1: NoC_QSYS" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NoC_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_avalon_st_adapter_004 " "Found entity 1: NoC_QSYS_avalon_st_adapter_004" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_004_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_004_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_avalon_st_adapter_004_timing_adapter_0 " "Found entity 1: NoC_QSYS_avalon_st_adapter_004_timing_adapter_0" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_timing_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: NoC_QSYS_avalon_st_adapter_004_error_adapter_0" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_004_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_004_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_avalon_st_adapter_004_channel_adapter_0 " "Found entity 1: NoC_QSYS_avalon_st_adapter_004_channel_adapter_0" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_channel_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_004_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_004_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0 " "Found entity 1: NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_004_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_004_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0_state_ram " "Found entity 1: NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0_state_ram" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0_state_ram.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_004_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_004_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0_data_ram " "Found entity 1: NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0_data_ram" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0_data_ram.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_avalon_st_adapter " "Found entity 1: NoC_QSYS_avalon_st_adapter" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_avalon_st_adapter_timing_adapter_0 " "Found entity 1: NoC_QSYS_avalon_st_adapter_timing_adapter_0" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_avalon_st_adapter_error_adapter_0 " "Found entity 1: NoC_QSYS_avalon_st_adapter_error_adapter_0" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_avalon_st_adapter_channel_adapter_0 " "Found entity 1: NoC_QSYS_avalon_st_adapter_channel_adapter_0" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: NoC_QSYS_avalon_st_adapter_data_format_adapter_0" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram " "Found entity 1: NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_avalon_st_adapter_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_avalon_st_adapter_data_format_adapter_0_data_ram " "Found entity 1: NoC_QSYS_avalon_st_adapter_data_format_adapter_0_data_ram" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0_data_ram.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_irq_mapper " "Found entity 1: NoC_QSYS_irq_mapper" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_irq_mapper.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0 " "Found entity 1: NoC_QSYS_mm_interconnect_0" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NoC_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_rsp_mux_004 " "Found entity 1: NoC_QSYS_mm_interconnect_0_rsp_mux_004" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_rsp_mux_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483684 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: NoC_QSYS_mm_interconnect_0_rsp_mux" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_rsp_demux_002 " "Found entity 1: NoC_QSYS_mm_interconnect_0_rsp_demux_002" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: NoC_QSYS_mm_interconnect_0_rsp_demux" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_cmd_mux_002 " "Found entity 1: NoC_QSYS_mm_interconnect_0_cmd_mux_002" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_cmd_mux_001 " "Found entity 1: NoC_QSYS_mm_interconnect_0_cmd_mux_001" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: NoC_QSYS_mm_interconnect_0_cmd_mux" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_cmd_demux_004 " "Found entity 1: NoC_QSYS_mm_interconnect_0_cmd_demux_004" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_cmd_demux_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: NoC_QSYS_mm_interconnect_0_cmd_demux" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router_028.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_028.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_028.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_028.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router_028.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_028.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_028.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_028.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_028.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_028.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_028_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_028_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_028.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_028.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483755 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router_028 " "Found entity 2: NoC_QSYS_mm_interconnect_0_router_028" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_028.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_028.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router_027.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_027.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_027.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_027.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router_027.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_027.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_027.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_027.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_027.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_027.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_027_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_027_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_027.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_027.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483765 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router_027 " "Found entity 2: NoC_QSYS_mm_interconnect_0_router_027" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_027.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_027.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router_022.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_022.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_022.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router_022.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_022.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_022.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_022_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_022_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_022.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483773 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router_022 " "Found entity 2: NoC_QSYS_mm_interconnect_0_router_022" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_022.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router_021.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router_021.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_021_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_021_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483782 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router_021 " "Found entity 2: NoC_QSYS_mm_interconnect_0_router_021" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_021.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router_016.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_016.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router_016.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_016.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_016_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_016_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_016.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483792 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router_016 " "Found entity 2: NoC_QSYS_mm_interconnect_0_router_016" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_016.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_016.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_015_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_015_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483801 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router_015 " "Found entity 2: NoC_QSYS_mm_interconnect_0_router_015" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_010_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_010_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483811 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router_010 " "Found entity 2: NoC_QSYS_mm_interconnect_0_router_010" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_009_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_009_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483820 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router_009 " "Found entity 2: NoC_QSYS_mm_interconnect_0_router_009" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_008_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_008_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483830 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router_008 " "Found entity 2: NoC_QSYS_mm_interconnect_0_router_008" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_007_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_007_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483840 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router_007 " "Found entity 2: NoC_QSYS_mm_interconnect_0_router_007" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_006_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_006_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483850 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router_006 " "Found entity 2: NoC_QSYS_mm_interconnect_0_router_006" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_005_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_005_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483860 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router_005 " "Found entity 2: NoC_QSYS_mm_interconnect_0_router_005" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_004_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_004_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483870 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router_004 " "Found entity 2: NoC_QSYS_mm_interconnect_0_router_004" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_003_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_003_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483880 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router_003 " "Found entity 2: NoC_QSYS_mm_interconnect_0_router_003" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483891 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router_002 " "Found entity 2: NoC_QSYS_mm_interconnect_0_router_002" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483902 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router_001 " "Found entity 2: NoC_QSYS_mm_interconnect_0_router_001" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NoC_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NoC_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NoC_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565442483907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: NoC_QSYS_mm_interconnect_0_router_default_decode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483912 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_mm_interconnect_0_router " "Found entity 2: NoC_QSYS_mm_interconnect_0_router" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_11.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_11.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_11 " "Found entity 1: NoC_QSYS_nios2_11" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442483974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442483974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_11_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_11_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_11_cpu_register_bank_a_module " "Found entity 1: NoC_QSYS_nios2_11_cpu_register_bank_a_module" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_nios2_11_cpu_register_bank_b_module " "Found entity 2: NoC_QSYS_nios2_11_cpu_register_bank_b_module" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "3 NoC_QSYS_nios2_11_cpu_nios2_oci_debug " "Found entity 3: NoC_QSYS_nios2_11_cpu_nios2_oci_debug" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "4 NoC_QSYS_nios2_11_cpu_nios2_oci_break " "Found entity 4: NoC_QSYS_nios2_11_cpu_nios2_oci_break" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "5 NoC_QSYS_nios2_11_cpu_nios2_oci_xbrk " "Found entity 5: NoC_QSYS_nios2_11_cpu_nios2_oci_xbrk" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "6 NoC_QSYS_nios2_11_cpu_nios2_oci_dbrk " "Found entity 6: NoC_QSYS_nios2_11_cpu_nios2_oci_dbrk" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "7 NoC_QSYS_nios2_11_cpu_nios2_oci_itrace " "Found entity 7: NoC_QSYS_nios2_11_cpu_nios2_oci_itrace" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "8 NoC_QSYS_nios2_11_cpu_nios2_oci_td_mode " "Found entity 8: NoC_QSYS_nios2_11_cpu_nios2_oci_td_mode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "9 NoC_QSYS_nios2_11_cpu_nios2_oci_dtrace " "Found entity 9: NoC_QSYS_nios2_11_cpu_nios2_oci_dtrace" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "10 NoC_QSYS_nios2_11_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NoC_QSYS_nios2_11_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "11 NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "12 NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "13 NoC_QSYS_nios2_11_cpu_nios2_oci_fifo " "Found entity 13: NoC_QSYS_nios2_11_cpu_nios2_oci_fifo" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "14 NoC_QSYS_nios2_11_cpu_nios2_oci_pib " "Found entity 14: NoC_QSYS_nios2_11_cpu_nios2_oci_pib" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "15 NoC_QSYS_nios2_11_cpu_nios2_oci_im " "Found entity 15: NoC_QSYS_nios2_11_cpu_nios2_oci_im" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "16 NoC_QSYS_nios2_11_cpu_nios2_performance_monitors " "Found entity 16: NoC_QSYS_nios2_11_cpu_nios2_performance_monitors" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "17 NoC_QSYS_nios2_11_cpu_nios2_avalon_reg " "Found entity 17: NoC_QSYS_nios2_11_cpu_nios2_avalon_reg" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "18 NoC_QSYS_nios2_11_cpu_ociram_sp_ram_module " "Found entity 18: NoC_QSYS_nios2_11_cpu_ociram_sp_ram_module" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "19 NoC_QSYS_nios2_11_cpu_nios2_ocimem " "Found entity 19: NoC_QSYS_nios2_11_cpu_nios2_ocimem" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "20 NoC_QSYS_nios2_11_cpu_nios2_oci " "Found entity 20: NoC_QSYS_nios2_11_cpu_nios2_oci" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""} { "Info" "ISGN_ENTITY_NAME" "21 NoC_QSYS_nios2_11_cpu " "Found entity 21: NoC_QSYS_nios2_11_cpu" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_11_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_11_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_11_cpu_debug_slave_sysclk " "Found entity 1: NoC_QSYS_nios2_11_cpu_debug_slave_sysclk" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_11_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_11_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_11_cpu_debug_slave_tck " "Found entity 1: NoC_QSYS_nios2_11_cpu_debug_slave_tck" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_11_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_11_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_11_cpu_debug_slave_wrapper " "Found entity 1: NoC_QSYS_nios2_11_cpu_debug_slave_wrapper" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_11_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_11_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_11_cpu_test_bench " "Found entity 1: NoC_QSYS_nios2_11_cpu_test_bench" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_10.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_10 " "Found entity 1: NoC_QSYS_nios2_10" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_10_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_10_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_10_cpu_register_bank_a_module " "Found entity 1: NoC_QSYS_nios2_10_cpu_register_bank_a_module" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_nios2_10_cpu_register_bank_b_module " "Found entity 2: NoC_QSYS_nios2_10_cpu_register_bank_b_module" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "3 NoC_QSYS_nios2_10_cpu_nios2_oci_debug " "Found entity 3: NoC_QSYS_nios2_10_cpu_nios2_oci_debug" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "4 NoC_QSYS_nios2_10_cpu_nios2_oci_break " "Found entity 4: NoC_QSYS_nios2_10_cpu_nios2_oci_break" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "5 NoC_QSYS_nios2_10_cpu_nios2_oci_xbrk " "Found entity 5: NoC_QSYS_nios2_10_cpu_nios2_oci_xbrk" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "6 NoC_QSYS_nios2_10_cpu_nios2_oci_dbrk " "Found entity 6: NoC_QSYS_nios2_10_cpu_nios2_oci_dbrk" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "7 NoC_QSYS_nios2_10_cpu_nios2_oci_itrace " "Found entity 7: NoC_QSYS_nios2_10_cpu_nios2_oci_itrace" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "8 NoC_QSYS_nios2_10_cpu_nios2_oci_td_mode " "Found entity 8: NoC_QSYS_nios2_10_cpu_nios2_oci_td_mode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "9 NoC_QSYS_nios2_10_cpu_nios2_oci_dtrace " "Found entity 9: NoC_QSYS_nios2_10_cpu_nios2_oci_dtrace" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "10 NoC_QSYS_nios2_10_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NoC_QSYS_nios2_10_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "11 NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "12 NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "13 NoC_QSYS_nios2_10_cpu_nios2_oci_fifo " "Found entity 13: NoC_QSYS_nios2_10_cpu_nios2_oci_fifo" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "14 NoC_QSYS_nios2_10_cpu_nios2_oci_pib " "Found entity 14: NoC_QSYS_nios2_10_cpu_nios2_oci_pib" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "15 NoC_QSYS_nios2_10_cpu_nios2_oci_im " "Found entity 15: NoC_QSYS_nios2_10_cpu_nios2_oci_im" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "16 NoC_QSYS_nios2_10_cpu_nios2_performance_monitors " "Found entity 16: NoC_QSYS_nios2_10_cpu_nios2_performance_monitors" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "17 NoC_QSYS_nios2_10_cpu_nios2_avalon_reg " "Found entity 17: NoC_QSYS_nios2_10_cpu_nios2_avalon_reg" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "18 NoC_QSYS_nios2_10_cpu_ociram_sp_ram_module " "Found entity 18: NoC_QSYS_nios2_10_cpu_ociram_sp_ram_module" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "19 NoC_QSYS_nios2_10_cpu_nios2_ocimem " "Found entity 19: NoC_QSYS_nios2_10_cpu_nios2_ocimem" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "20 NoC_QSYS_nios2_10_cpu_nios2_oci " "Found entity 20: NoC_QSYS_nios2_10_cpu_nios2_oci" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""} { "Info" "ISGN_ENTITY_NAME" "21 NoC_QSYS_nios2_10_cpu " "Found entity 21: NoC_QSYS_nios2_10_cpu" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_10_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_10_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_10_cpu_debug_slave_sysclk " "Found entity 1: NoC_QSYS_nios2_10_cpu_debug_slave_sysclk" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_10_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_10_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_10_cpu_debug_slave_tck " "Found entity 1: NoC_QSYS_nios2_10_cpu_debug_slave_tck" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_10_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_10_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_10_cpu_debug_slave_wrapper " "Found entity 1: NoC_QSYS_nios2_10_cpu_debug_slave_wrapper" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_10_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_10_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_10_cpu_test_bench " "Found entity 1: NoC_QSYS_nios2_10_cpu_test_bench" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_01.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_01 " "Found entity 1: NoC_QSYS_nios2_01" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_01_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_01_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_01_cpu_register_bank_a_module " "Found entity 1: NoC_QSYS_nios2_01_cpu_register_bank_a_module" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_nios2_01_cpu_register_bank_b_module " "Found entity 2: NoC_QSYS_nios2_01_cpu_register_bank_b_module" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "3 NoC_QSYS_nios2_01_cpu_nios2_oci_debug " "Found entity 3: NoC_QSYS_nios2_01_cpu_nios2_oci_debug" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "4 NoC_QSYS_nios2_01_cpu_nios2_oci_break " "Found entity 4: NoC_QSYS_nios2_01_cpu_nios2_oci_break" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "5 NoC_QSYS_nios2_01_cpu_nios2_oci_xbrk " "Found entity 5: NoC_QSYS_nios2_01_cpu_nios2_oci_xbrk" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "6 NoC_QSYS_nios2_01_cpu_nios2_oci_dbrk " "Found entity 6: NoC_QSYS_nios2_01_cpu_nios2_oci_dbrk" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "7 NoC_QSYS_nios2_01_cpu_nios2_oci_itrace " "Found entity 7: NoC_QSYS_nios2_01_cpu_nios2_oci_itrace" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "8 NoC_QSYS_nios2_01_cpu_nios2_oci_td_mode " "Found entity 8: NoC_QSYS_nios2_01_cpu_nios2_oci_td_mode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "9 NoC_QSYS_nios2_01_cpu_nios2_oci_dtrace " "Found entity 9: NoC_QSYS_nios2_01_cpu_nios2_oci_dtrace" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "10 NoC_QSYS_nios2_01_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NoC_QSYS_nios2_01_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "11 NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "12 NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "13 NoC_QSYS_nios2_01_cpu_nios2_oci_fifo " "Found entity 13: NoC_QSYS_nios2_01_cpu_nios2_oci_fifo" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "14 NoC_QSYS_nios2_01_cpu_nios2_oci_pib " "Found entity 14: NoC_QSYS_nios2_01_cpu_nios2_oci_pib" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "15 NoC_QSYS_nios2_01_cpu_nios2_oci_im " "Found entity 15: NoC_QSYS_nios2_01_cpu_nios2_oci_im" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "16 NoC_QSYS_nios2_01_cpu_nios2_performance_monitors " "Found entity 16: NoC_QSYS_nios2_01_cpu_nios2_performance_monitors" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "17 NoC_QSYS_nios2_01_cpu_nios2_avalon_reg " "Found entity 17: NoC_QSYS_nios2_01_cpu_nios2_avalon_reg" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "18 NoC_QSYS_nios2_01_cpu_ociram_sp_ram_module " "Found entity 18: NoC_QSYS_nios2_01_cpu_ociram_sp_ram_module" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "19 NoC_QSYS_nios2_01_cpu_nios2_ocimem " "Found entity 19: NoC_QSYS_nios2_01_cpu_nios2_ocimem" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "20 NoC_QSYS_nios2_01_cpu_nios2_oci " "Found entity 20: NoC_QSYS_nios2_01_cpu_nios2_oci" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""} { "Info" "ISGN_ENTITY_NAME" "21 NoC_QSYS_nios2_01_cpu " "Found entity 21: NoC_QSYS_nios2_01_cpu" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_01_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_01_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_01_cpu_debug_slave_sysclk " "Found entity 1: NoC_QSYS_nios2_01_cpu_debug_slave_sysclk" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_01_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_01_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_01_cpu_debug_slave_tck " "Found entity 1: NoC_QSYS_nios2_01_cpu_debug_slave_tck" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_01_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_01_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_01_cpu_debug_slave_wrapper " "Found entity 1: NoC_QSYS_nios2_01_cpu_debug_slave_wrapper" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_01_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_01_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_01_cpu_test_bench " "Found entity 1: NoC_QSYS_nios2_01_cpu_test_bench" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_00.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_00.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_00 " "Found entity 1: NoC_QSYS_nios2_00" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_00_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_00_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_00_cpu_register_bank_a_module " "Found entity 1: NoC_QSYS_nios2_00_cpu_register_bank_a_module" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_nios2_00_cpu_register_bank_b_module " "Found entity 2: NoC_QSYS_nios2_00_cpu_register_bank_b_module" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "3 NoC_QSYS_nios2_00_cpu_nios2_oci_debug " "Found entity 3: NoC_QSYS_nios2_00_cpu_nios2_oci_debug" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "4 NoC_QSYS_nios2_00_cpu_nios2_oci_break " "Found entity 4: NoC_QSYS_nios2_00_cpu_nios2_oci_break" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "5 NoC_QSYS_nios2_00_cpu_nios2_oci_xbrk " "Found entity 5: NoC_QSYS_nios2_00_cpu_nios2_oci_xbrk" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "6 NoC_QSYS_nios2_00_cpu_nios2_oci_dbrk " "Found entity 6: NoC_QSYS_nios2_00_cpu_nios2_oci_dbrk" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "7 NoC_QSYS_nios2_00_cpu_nios2_oci_itrace " "Found entity 7: NoC_QSYS_nios2_00_cpu_nios2_oci_itrace" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "8 NoC_QSYS_nios2_00_cpu_nios2_oci_td_mode " "Found entity 8: NoC_QSYS_nios2_00_cpu_nios2_oci_td_mode" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "9 NoC_QSYS_nios2_00_cpu_nios2_oci_dtrace " "Found entity 9: NoC_QSYS_nios2_00_cpu_nios2_oci_dtrace" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "10 NoC_QSYS_nios2_00_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NoC_QSYS_nios2_00_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "11 NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "12 NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "13 NoC_QSYS_nios2_00_cpu_nios2_oci_fifo " "Found entity 13: NoC_QSYS_nios2_00_cpu_nios2_oci_fifo" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "14 NoC_QSYS_nios2_00_cpu_nios2_oci_pib " "Found entity 14: NoC_QSYS_nios2_00_cpu_nios2_oci_pib" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "15 NoC_QSYS_nios2_00_cpu_nios2_oci_im " "Found entity 15: NoC_QSYS_nios2_00_cpu_nios2_oci_im" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "16 NoC_QSYS_nios2_00_cpu_nios2_performance_monitors " "Found entity 16: NoC_QSYS_nios2_00_cpu_nios2_performance_monitors" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "17 NoC_QSYS_nios2_00_cpu_nios2_avalon_reg " "Found entity 17: NoC_QSYS_nios2_00_cpu_nios2_avalon_reg" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "18 NoC_QSYS_nios2_00_cpu_ociram_sp_ram_module " "Found entity 18: NoC_QSYS_nios2_00_cpu_ociram_sp_ram_module" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "19 NoC_QSYS_nios2_00_cpu_nios2_ocimem " "Found entity 19: NoC_QSYS_nios2_00_cpu_nios2_ocimem" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "20 NoC_QSYS_nios2_00_cpu_nios2_oci " "Found entity 20: NoC_QSYS_nios2_00_cpu_nios2_oci" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""} { "Info" "ISGN_ENTITY_NAME" "21 NoC_QSYS_nios2_00_cpu " "Found entity 21: NoC_QSYS_nios2_00_cpu" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_00_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_00_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_00_cpu_debug_slave_sysclk " "Found entity 1: NoC_QSYS_nios2_00_cpu_debug_slave_sysclk" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_00_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_00_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_00_cpu_debug_slave_tck " "Found entity 1: NoC_QSYS_nios2_00_cpu_debug_slave_tck" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_00_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_00_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_00_cpu_debug_slave_wrapper " "Found entity 1: NoC_QSYS_nios2_00_cpu_debug_slave_wrapper" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_nios2_00_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_nios2_00_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_nios2_00_cpu_test_bench " "Found entity 1: NoC_QSYS_nios2_00_cpu_test_bench" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_jtag_uart_0_sim_scfifo_w " "Found entity 1: NoC_QSYS_jtag_uart_0_sim_scfifo_w" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484513 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_jtag_uart_0_scfifo_w " "Found entity 2: NoC_QSYS_jtag_uart_0_scfifo_w" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484513 ""} { "Info" "ISGN_ENTITY_NAME" "3 NoC_QSYS_jtag_uart_0_sim_scfifo_r " "Found entity 3: NoC_QSYS_jtag_uart_0_sim_scfifo_r" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484513 ""} { "Info" "ISGN_ENTITY_NAME" "4 NoC_QSYS_jtag_uart_0_scfifo_r " "Found entity 4: NoC_QSYS_jtag_uart_0_scfifo_r" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484513 ""} { "Info" "ISGN_ENTITY_NAME" "5 NoC_QSYS_jtag_uart_0 " "Found entity 5: NoC_QSYS_jtag_uart_0" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_fifo_source_00.v 7 7 " "Found 7 design units, including 7 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_fifo_source_00.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_fifo_source_00_single_clock_fifo " "Found entity 1: NoC_QSYS_fifo_source_00_single_clock_fifo" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484549 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_fifo_source_00_scfifo_with_controls " "Found entity 2: NoC_QSYS_fifo_source_00_scfifo_with_controls" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484549 ""} { "Info" "ISGN_ENTITY_NAME" "3 NoC_QSYS_fifo_source_00_map_avalonmm_to_avalonst " "Found entity 3: NoC_QSYS_fifo_source_00_map_avalonmm_to_avalonst" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484549 ""} { "Info" "ISGN_ENTITY_NAME" "4 NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info " "Found entity 4: NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484549 ""} { "Info" "ISGN_ENTITY_NAME" "5 NoC_QSYS_fifo_source_00_map_avalonmm_to_avalonst_other_info " "Found entity 5: NoC_QSYS_fifo_source_00_map_avalonmm_to_avalonst_other_info" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484549 ""} { "Info" "ISGN_ENTITY_NAME" "6 NoC_QSYS_fifo_source_00_map_fifo_other_info_to_avalonst " "Found entity 6: NoC_QSYS_fifo_source_00_map_fifo_other_info_to_avalonst" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 607 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484549 ""} { "Info" "ISGN_ENTITY_NAME" "7 NoC_QSYS_fifo_source_00 " "Found entity 7: NoC_QSYS_fifo_source_00" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_fifo_sink_00.v 6 6 " "Found 6 design units, including 6 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_fifo_sink_00.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_fifo_sink_00_single_clock_fifo " "Found entity 1: NoC_QSYS_fifo_sink_00_single_clock_fifo" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484581 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoC_QSYS_fifo_sink_00_scfifo_with_controls " "Found entity 2: NoC_QSYS_fifo_sink_00_scfifo_with_controls" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484581 ""} { "Info" "ISGN_ENTITY_NAME" "3 NoC_QSYS_fifo_sink_00_map_avalonst_to_avalonmm " "Found entity 3: NoC_QSYS_fifo_sink_00_map_avalonst_to_avalonmm" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484581 ""} { "Info" "ISGN_ENTITY_NAME" "4 NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info " "Found entity 4: NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484581 ""} { "Info" "ISGN_ENTITY_NAME" "5 NoC_QSYS_fifo_sink_00_map_avalonst_to_avalonmm_other_info " "Found entity 5: NoC_QSYS_fifo_sink_00_map_avalonst_to_avalonmm_other_info" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484581 ""} { "Info" "ISGN_ENTITY_NAME" "6 NoC_QSYS_fifo_sink_00 " "Found entity 6: NoC_QSYS_fifo_sink_00" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 593 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_data_mem_11.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_data_mem_11.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_data_mem_11 " "Found entity 1: NoC_QSYS_data_mem_11" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_11.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_data_mem_10.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_data_mem_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_data_mem_10 " "Found entity 1: NoC_QSYS_data_mem_10" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_10.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_data_mem_01.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_data_mem_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_data_mem_01 " "Found entity 1: NoC_QSYS_data_mem_01" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_01.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc_qsys_data_mem_00.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc_qsys_data_mem_00.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoC_QSYS_data_mem_00 " "Found entity 1: NoC_QSYS_data_mem_00" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_00.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "NoC_QSYS/synthesis/submodules/wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442484638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442484638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/computation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/computation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computation-behavioral " "Found design unit 1: Computation-behavioral" {  } { { "NoC_QSYS/synthesis/submodules/Computation.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/Computation.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485461 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computation " "Found entity 1: Computation" {  } { { "NoC_QSYS/synthesis/submodules/Computation.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/Computation.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442485461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/connectionpack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file noc_qsys/synthesis/submodules/connectionpack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConnectionPack (noc_qsys) " "Found design unit 1: ConnectionPack (noc_qsys)" {  } { { "NoC_QSYS/synthesis/submodules/ConnectionPack.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/ConnectionPack.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485468 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ConnectionPack-body " "Found design unit 2: ConnectionPack-body" {  } { { "NoC_QSYS/synthesis/submodules/ConnectionPack.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/ConnectionPack.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442485468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/filepack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file noc_qsys/synthesis/submodules/filepack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FilePack (noc_qsys) " "Found design unit 1: FilePack (noc_qsys)" {  } { { "NoC_QSYS/synthesis/submodules/FilePack.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/FilePack.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485474 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FilePack-body " "Found design unit 2: FilePack-body" {  } { { "NoC_QSYS/synthesis/submodules/FilePack.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/FilePack.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442485474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/noc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/noc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOC-behavioral " "Found design unit 1: NOC-behavioral" {  } { { "NoC_QSYS/synthesis/submodules/NOC.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NOC.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485482 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOC " "Found entity 1: NOC" {  } { { "NoC_QSYS/synthesis/submodules/NOC.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NOC.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442485482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file noc_qsys/synthesis/submodules/node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Node-behavioral " "Found design unit 1: Node-behavioral" {  } { { "NoC_QSYS/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/Node.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485488 ""} { "Info" "ISGN_ENTITY_NAME" "1 Node " "Found entity 1: Node" {  } { { "NoC_QSYS/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/Node.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442485488 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux NoC_QSYS/synthesis/submodules/RouterA.vhd " "Entity \"Mux\" obtained from \"NoC_QSYS/synthesis/submodules/RouterA.vhd\" instead of from Quartus Prime megafunction library" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 671 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1565442485498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noc_qsys/synthesis/submodules/routera.vhd 18 9 " "Found 18 design units, including 9 entities, in source file noc_qsys/synthesis/submodules/routera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-behavioral " "Found design unit 1: FIFO-behavioral" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Combiner-behavioral " "Found design unit 2: Combiner-behavioral" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 DeMux-behavioral " "Found design unit 3: DeMux-behavioral" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Reservator-behavioral " "Found design unit 4: Reservator-behavioral" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Selector-behavioral " "Found design unit 5: Selector-behavioral" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 309 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Switch-behavioral " "Found design unit 6: Switch-behavioral" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 403 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 AddressExt-behavioral " "Found design unit 7: AddressExt-behavioral" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 501 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Mux-behavioral " "Found design unit 8: Mux-behavioral" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 693 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Router-behavioral " "Found design unit 9: Router-behavioral" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 810 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_ENTITY_NAME" "2 Combiner " "Found entity 2: Combiner" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_ENTITY_NAME" "3 DeMux " "Found entity 3: DeMux" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_ENTITY_NAME" "4 Reservator " "Found entity 4: Reservator" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_ENTITY_NAME" "5 Selector " "Found entity 5: Selector" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_ENTITY_NAME" "6 Switch " "Found entity 6: Switch" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_ENTITY_NAME" "7 AddressExt " "Found entity 7: AddressExt" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mux " "Found entity 8: Mux" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""} { "Info" "ISGN_ENTITY_NAME" "9 Router " "Found entity 9: Router" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 775 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442485498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442485498 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NoC_QSYS " "Elaborating entity \"NoC_QSYS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565442486026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper wrapper:noc " "Elaborating entity \"wrapper\" for hierarchy \"wrapper:noc\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "noc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442486160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC wrapper:noc\|NOC:n1 " "Elaborating entity \"NOC\" for hierarchy \"wrapper:noc\|NOC:n1\"" {  } { { "NoC_QSYS/synthesis/submodules/wrapper.v" "n1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/wrapper.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442486199 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1565442486215 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Data2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Data2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1565442486215 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Sel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Sel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1565442486215 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Sel2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Sel2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1565442486215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Node wrapper:noc\|NOC:n1\|Node:m00 " "Elaborating entity \"Node\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m00\"" {  } { { "NoC_QSYS/synthesis/submodules/NOC.vhd" "m00" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NOC.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442486265 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CurrentNode Node.vhd(77) " "Verilog HDL or VHDL warning at Node.vhd(77): object \"CurrentNode\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/Node.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442486266 "|NoC_QSYS|wrapper:noc|NOC:n1|Node:m00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Router wrapper:noc\|NOC:n1\|Node:m00\|Router:n1 " "Elaborating entity \"Router\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\"" {  } { { "NoC_QSYS/synthesis/submodules/Node.vhd" "n1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/Node.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442486309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressExt wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:0:r1 " "Elaborating entity \"AddressExt\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:0:r1\"" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "\\rg1:0:r1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442486360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1 " "Elaborating entity \"FIFO\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\"" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "c1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442486404 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RouterA.vhd(44) " "VHDL Subtype or Type Declaration warning at RouterA.vhd(44): subtype or type has null range" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 44 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1565442486405 "|NoC_QSYS|wrapper:noc|NOC:n1|Node:m00|Router:n1|AddressExt:\rg1:0:r1|FIFO:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Combiner wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Combiner:\\rg1:0:rc " "Elaborating entity \"Combiner\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Combiner:\\rg1:0:rc\"" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "\\rg1:0:rc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442486451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reservator wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Reservator:r2 " "Elaborating entity \"Reservator\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Reservator:r2\"" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "r2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442486717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Switch wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3 " "Elaborating entity \"Switch\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\"" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "r3" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442486784 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Flag RouterA.vhd(404) " "Verilog HDL or VHDL warning at RouterA.vhd(404): object \"Flag\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442486785 "|NoC_QSYS|wrapper:noc|NOC:n1|Node:m00|Router:n1|Switch:r3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reset RouterA.vhd(411) " "VHDL Process Statement warning at RouterA.vhd(411): signal \"Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565442486785 "|NoC_QSYS|wrapper:noc|NOC:n1|Node:m00|Router:n1|Switch:r3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4 " "Elaborating entity \"Mux\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\"" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "\\rg2:0:r4" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442486849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|Selector:c1 " "Elaborating entity \"Selector\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|Selector:c1\"" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "c1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442486883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Flag RouterA.vhd(310) " "Verilog HDL or VHDL warning at RouterA.vhd(310): object \"Flag\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442486883 "|NoC_QSYS|wrapper:noc|NOC:n1|Node:m00|Router:n1|Mux:\rg2:0:r4|Selector:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeMux wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|DeMux:\\rg3:0:r5 " "Elaborating entity \"DeMux\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|DeMux:\\rg3:0:r5\"" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "\\rg3:0:r5" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442487100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Node wrapper:noc\|NOC:n1\|Node:m01 " "Elaborating entity \"Node\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m01\"" {  } { { "NoC_QSYS/synthesis/submodules/NOC.vhd" "m01" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NOC.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442487229 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CurrentNode Node.vhd(77) " "Verilog HDL or VHDL warning at Node.vhd(77): object \"CurrentNode\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/Node.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442487230 "|NoC_QSYS|wrapper:noc|NOC:n1|Node:m01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Router wrapper:noc\|NOC:n1\|Node:m01\|Router:n1 " "Elaborating entity \"Router\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\"" {  } { { "NoC_QSYS/synthesis/submodules/Node.vhd" "n1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/Node.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442487272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressExt wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:0:r1 " "Elaborating entity \"AddressExt\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:0:r1\"" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "\\rg1:0:r1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442487320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reservator wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Reservator:r2 " "Elaborating entity \"Reservator\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Reservator:r2\"" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "r2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442487628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Node wrapper:noc\|NOC:n1\|Node:m10 " "Elaborating entity \"Node\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m10\"" {  } { { "NoC_QSYS/synthesis/submodules/NOC.vhd" "m10" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NOC.vhd" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442488013 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CurrentNode Node.vhd(77) " "Verilog HDL or VHDL warning at Node.vhd(77): object \"CurrentNode\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/Node.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442488014 "|NoC_QSYS|wrapper:noc|NOC:n1|Node:m10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Router wrapper:noc\|NOC:n1\|Node:m10\|Router:n1 " "Elaborating entity \"Router\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\"" {  } { { "NoC_QSYS/synthesis/submodules/Node.vhd" "n1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/Node.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442488058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressExt wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:0:r1 " "Elaborating entity \"AddressExt\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:0:r1\"" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "\\rg1:0:r1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442488106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reservator wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Reservator:r2 " "Elaborating entity \"Reservator\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Reservator:r2\"" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "r2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442488416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Node wrapper:noc\|NOC:n1\|Node:m11 " "Elaborating entity \"Node\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m11\"" {  } { { "NoC_QSYS/synthesis/submodules/NOC.vhd" "m11" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NOC.vhd" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442488805 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CurrentNode Node.vhd(77) " "Verilog HDL or VHDL warning at Node.vhd(77): object \"CurrentNode\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/Node.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442488806 "|NoC_QSYS|wrapper:noc|NOC:n1|Node:m11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Router wrapper:noc\|NOC:n1\|Node:m11\|Router:n1 " "Elaborating entity \"Router\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\"" {  } { { "NoC_QSYS/synthesis/submodules/Node.vhd" "n1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/Node.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442488846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressExt wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:0:r1 " "Elaborating entity \"AddressExt\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:0:r1\"" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "\\rg1:0:r1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442488894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reservator wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Reservator:r2 " "Elaborating entity \"Reservator\" for hierarchy \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Reservator:r2\"" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "r2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442489210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_data_mem_00 NoC_QSYS_data_mem_00:data_mem_00 " "Elaborating entity \"NoC_QSYS_data_mem_00\" for hierarchy \"NoC_QSYS_data_mem_00:data_mem_00\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "data_mem_00" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442489618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NoC_QSYS_data_mem_00:data_mem_00\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NoC_QSYS_data_mem_00:data_mem_00\|altsyncram:the_altsyncram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_00.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_00.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442489943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoC_QSYS_data_mem_00:data_mem_00\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NoC_QSYS_data_mem_00:data_mem_00\|altsyncram:the_altsyncram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_00.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442489967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoC_QSYS_data_mem_00:data_mem_00\|altsyncram:the_altsyncram " "Instantiated megafunction \"NoC_QSYS_data_mem_00:data_mem_00\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442489968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NoC_QSYS_data_mem_00.hex " "Parameter \"init_file\" = \"NoC_QSYS_data_mem_00.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442489968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442489968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442489968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442489968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442489968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442489968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442489968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442489968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442489968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442489968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442489968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442489968 ""}  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_00.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565442489968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_stm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_stm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_stm1 " "Found entity 1: altsyncram_stm1" {  } { { "db/altsyncram_stm1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_stm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442490100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442490100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_stm1 NoC_QSYS_data_mem_00:data_mem_00\|altsyncram:the_altsyncram\|altsyncram_stm1:auto_generated " "Elaborating entity \"altsyncram_stm1\" for hierarchy \"NoC_QSYS_data_mem_00:data_mem_00\|altsyncram:the_altsyncram\|altsyncram_stm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442490110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_data_mem_01 NoC_QSYS_data_mem_01:data_mem_01 " "Elaborating entity \"NoC_QSYS_data_mem_01\" for hierarchy \"NoC_QSYS_data_mem_01:data_mem_01\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "data_mem_01" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442490618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NoC_QSYS_data_mem_01:data_mem_01\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NoC_QSYS_data_mem_01:data_mem_01\|altsyncram:the_altsyncram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_01.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_01.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442490672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoC_QSYS_data_mem_01:data_mem_01\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NoC_QSYS_data_mem_01:data_mem_01\|altsyncram:the_altsyncram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_01.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442490695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoC_QSYS_data_mem_01:data_mem_01\|altsyncram:the_altsyncram " "Instantiated megafunction \"NoC_QSYS_data_mem_01:data_mem_01\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442490695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NoC_QSYS_data_mem_01.hex " "Parameter \"init_file\" = \"NoC_QSYS_data_mem_01.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442490695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442490695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442490695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442490695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442490695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442490695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442490695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442490695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442490695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442490695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442490695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442490695 ""}  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_01.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565442490695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ttm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ttm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ttm1 " "Found entity 1: altsyncram_ttm1" {  } { { "db/altsyncram_ttm1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_ttm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442490798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442490798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ttm1 NoC_QSYS_data_mem_01:data_mem_01\|altsyncram:the_altsyncram\|altsyncram_ttm1:auto_generated " "Elaborating entity \"altsyncram_ttm1\" for hierarchy \"NoC_QSYS_data_mem_01:data_mem_01\|altsyncram:the_altsyncram\|altsyncram_ttm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442490808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_data_mem_10 NoC_QSYS_data_mem_10:data_mem_10 " "Elaborating entity \"NoC_QSYS_data_mem_10\" for hierarchy \"NoC_QSYS_data_mem_10:data_mem_10\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "data_mem_10" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442491323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NoC_QSYS_data_mem_10:data_mem_10\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NoC_QSYS_data_mem_10:data_mem_10\|altsyncram:the_altsyncram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_10.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_10.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442491361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoC_QSYS_data_mem_10:data_mem_10\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NoC_QSYS_data_mem_10:data_mem_10\|altsyncram:the_altsyncram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_10.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442491382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoC_QSYS_data_mem_10:data_mem_10\|altsyncram:the_altsyncram " "Instantiated megafunction \"NoC_QSYS_data_mem_10:data_mem_10\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442491382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NoC_QSYS_data_mem_10.hex " "Parameter \"init_file\" = \"NoC_QSYS_data_mem_10.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442491382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442491382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442491382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442491382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442491382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442491382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442491382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442491382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442491382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442491382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442491382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442491382 ""}  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_10.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565442491382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_utm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_utm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_utm1 " "Found entity 1: altsyncram_utm1" {  } { { "db/altsyncram_utm1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_utm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442491485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442491485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_utm1 NoC_QSYS_data_mem_10:data_mem_10\|altsyncram:the_altsyncram\|altsyncram_utm1:auto_generated " "Elaborating entity \"altsyncram_utm1\" for hierarchy \"NoC_QSYS_data_mem_10:data_mem_10\|altsyncram:the_altsyncram\|altsyncram_utm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442491495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_data_mem_11 NoC_QSYS_data_mem_11:data_mem_11 " "Elaborating entity \"NoC_QSYS_data_mem_11\" for hierarchy \"NoC_QSYS_data_mem_11:data_mem_11\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "data_mem_11" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442492000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NoC_QSYS_data_mem_11:data_mem_11\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NoC_QSYS_data_mem_11:data_mem_11\|altsyncram:the_altsyncram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_11.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_11.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442492060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoC_QSYS_data_mem_11:data_mem_11\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NoC_QSYS_data_mem_11:data_mem_11\|altsyncram:the_altsyncram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_11.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442492081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoC_QSYS_data_mem_11:data_mem_11\|altsyncram:the_altsyncram " "Instantiated megafunction \"NoC_QSYS_data_mem_11:data_mem_11\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442492082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NoC_QSYS_data_mem_11.hex " "Parameter \"init_file\" = \"NoC_QSYS_data_mem_11.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442492082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442492082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442492082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442492082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442492082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442492082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442492082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442492082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442492082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442492082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442492082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442492082 ""}  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_data_mem_11.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565442492082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3um1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3um1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3um1 " "Found entity 1: altsyncram_3um1" {  } { { "db/altsyncram_3um1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_3um1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442492186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442492186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3um1 NoC_QSYS_data_mem_11:data_mem_11\|altsyncram:the_altsyncram\|altsyncram_3um1:auto_generated " "Elaborating entity \"altsyncram_3um1\" for hierarchy \"NoC_QSYS_data_mem_11:data_mem_11\|altsyncram:the_altsyncram\|altsyncram_3um1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442492197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_fifo_sink_00 NoC_QSYS_fifo_sink_00:fifo_sink_00 " "Elaborating entity \"NoC_QSYS_fifo_sink_00\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "fifo_sink_00" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442492707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_fifo_sink_00_scfifo_with_controls NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"NoC_QSYS_fifo_sink_00_scfifo_with_controls\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "the_scfifo_with_controls" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442492743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_fifo_sink_00_single_clock_fifo NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo " "Elaborating entity \"NoC_QSYS_fifo_sink_00_single_clock_fifo\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "the_scfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442492782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "single_clock_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442493149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442493165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442493165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442493165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442493165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442493165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442493165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442493165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442493165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442493165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442493165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442493165 ""}  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565442493165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_42a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_42a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_42a1 " "Found entity 1: scfifo_42a1" {  } { { "db/scfifo_42a1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_42a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442493264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442493264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_42a1 NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated " "Elaborating entity \"scfifo_42a1\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442493275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_b8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_b8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_b8a1 " "Found entity 1: a_dpfifo_b8a1" {  } { { "db/a_dpfifo_b8a1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_b8a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442493346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442493346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_b8a1 NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo " "Elaborating entity \"a_dpfifo_b8a1\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\"" {  } { { "db/scfifo_42a1.tdf" "dpfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_42a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442493359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_fefifo_66f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442493428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442493428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_b8a1.tdf" "fifo_state" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_b8a1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442493446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/cntr_tg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442493554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442493554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|a_fefifo_66f:fifo_state\|cntr_tg7:count_usedw " "Elaborating entity \"cntr_tg7\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|a_fefifo_66f:fifo_state\|cntr_tg7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_fefifo_66f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442493577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iqs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iqs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iqs1 " "Found entity 1: altsyncram_iqs1" {  } { { "db/altsyncram_iqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_iqs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442493691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442493691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iqs1 NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|altsyncram_iqs1:FIFOram " "Elaborating entity \"altsyncram_iqs1\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|altsyncram_iqs1:FIFOram\"" {  } { { "db/a_dpfifo_b8a1.tdf" "FIFOram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_b8a1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442493710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442493826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442493826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|cntr_hgb:rd_ptr_count " "Elaborating entity \"cntr_hgb\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_sink_00_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|cntr_hgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_b8a1.tdf" "rd_ptr_count" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_b8a1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442493848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_fifo_sink_00_map_avalonst_to_avalonmm NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm " "Elaborating entity \"NoC_QSYS_fifo_sink_00_map_avalonst_to_avalonmm\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "the_map_avalonst_to_avalonmm" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442493966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info:the_scfifo_other_info " "Elaborating entity \"NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info:the_scfifo_other_info\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "the_scfifo_other_info" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442493996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "single_clock_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442494205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 525 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442494223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Instantiated megafunction \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442494223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442494223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442494223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442494223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442494223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442494223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442494223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442494223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442494223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442494223 ""}  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 525 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565442494223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_se81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_se81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_se81 " "Found entity 1: scfifo_se81" {  } { { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442494324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442494324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_se81 NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated " "Elaborating entity \"scfifo_se81\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442494335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3l81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3l81 " "Found entity 1: a_dpfifo_3l81" {  } { { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442494411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442494411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3l81 NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo " "Elaborating entity \"a_dpfifo_3l81\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\"" {  } { { "db/scfifo_se81.tdf" "dpfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442494424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_76e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_76e " "Found entity 1: a_fefifo_76e" {  } { { "db/a_fefifo_76e.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_fefifo_76e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442494502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442494502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_76e NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|a_fefifo_76e:fifo_state " "Elaborating entity \"a_fefifo_76e\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|a_fefifo_76e:fifo_state\"" {  } { { "db/a_dpfifo_3l81.tdf" "fifo_state" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442494520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mqs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mqs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mqs1 " "Found entity 1: altsyncram_mqs1" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442494661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442494661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mqs1 NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram " "Elaborating entity \"altsyncram_mqs1\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\"" {  } { { "db/a_dpfifo_3l81.tdf" "FIFOram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442494679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_fifo_sink_00_map_avalonst_to_avalonmm_other_info NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_map_avalonst_to_avalonmm_other_info:the_map_avalonst_to_avalonmm_other_info " "Elaborating entity \"NoC_QSYS_fifo_sink_00_map_avalonst_to_avalonmm_other_info\" for hierarchy \"NoC_QSYS_fifo_sink_00:fifo_sink_00\|NoC_QSYS_fifo_sink_00_map_avalonst_to_avalonmm_other_info:the_map_avalonst_to_avalonmm_other_info\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" "the_map_avalonst_to_avalonmm_other_info" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_sink_00.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442494798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_fifo_source_00 NoC_QSYS_fifo_source_00:fifo_source_00 " "Elaborating entity \"NoC_QSYS_fifo_source_00\" for hierarchy \"NoC_QSYS_fifo_source_00:fifo_source_00\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "fifo_source_00" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442497096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_fifo_source_00_scfifo_with_controls NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"NoC_QSYS_fifo_source_00_scfifo_with_controls\" for hierarchy \"NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "the_scfifo_with_controls" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442497233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_fifo_source_00_single_clock_fifo NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_source_00_single_clock_fifo:the_scfifo " "Elaborating entity \"NoC_QSYS_fifo_source_00_single_clock_fifo\" for hierarchy \"NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_scfifo_with_controls:the_scfifo_with_controls\|NoC_QSYS_fifo_source_00_single_clock_fifo:the_scfifo\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "the_scfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442497274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_fifo_source_00_map_avalonmm_to_avalonst NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst " "Elaborating entity \"NoC_QSYS_fifo_source_00_map_avalonmm_to_avalonst\" for hierarchy \"NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "the_map_avalonmm_to_avalonst" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442497651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info " "Elaborating entity \"NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info\" for hierarchy \"NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "the_scfifo_other_info" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442497683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_fifo_source_00_map_avalonmm_to_avalonst_other_info NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info " "Elaborating entity \"NoC_QSYS_fifo_source_00_map_avalonmm_to_avalonst_other_info\" for hierarchy \"NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "the_map_avalonmm_to_avalonst_other_info" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442498053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_fifo_source_00_map_fifo_other_info_to_avalonst NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_map_fifo_other_info_to_avalonst:the_map_fifo_other_info_to_avalonst " "Elaborating entity \"NoC_QSYS_fifo_source_00_map_fifo_other_info_to_avalonst\" for hierarchy \"NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_map_fifo_other_info_to_avalonst:the_map_fifo_other_info_to_avalonst\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "the_map_fifo_other_info_to_avalonst" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442498084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_jtag_uart_0 NoC_QSYS_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"NoC_QSYS_jtag_uart_0\" for hierarchy \"NoC_QSYS_jtag_uart_0:jtag_uart_0\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "jtag_uart_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442500424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_jtag_uart_0_scfifo_w NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w " "Elaborating entity \"NoC_QSYS_jtag_uart_0_scfifo_w\" for hierarchy \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" "the_NoC_QSYS_jtag_uart_0_scfifo_w" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442500460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" "wfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442500656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442500673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442500673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442500673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442500673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442500673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442500673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442500673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442500673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442500673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442500673 ""}  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565442500673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442500768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442500768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442500779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442500849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442500849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442500862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442500943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442500943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442500967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442501070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442501070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442501093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442501203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442501203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442501221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442501331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442501331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_w:the_NoC_QSYS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442501349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_jtag_uart_0_scfifo_r NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_r:the_NoC_QSYS_jtag_uart_0_scfifo_r " "Elaborating entity \"NoC_QSYS_jtag_uart_0_scfifo_r\" for hierarchy \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|NoC_QSYS_jtag_uart_0_scfifo_r:the_NoC_QSYS_jtag_uart_0_scfifo_r\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" "the_NoC_QSYS_jtag_uart_0_scfifo_r" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442501425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" "NoC_QSYS_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442502023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442502068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502068 ""}  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565442502068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442502201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442502219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442502284 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"NoC_QSYS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NoC_QSYS_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442502307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00 NoC_QSYS_nios2_00:nios2_00 " "Elaborating entity \"NoC_QSYS_nios2_00\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "nios2_00" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442502336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu " "Elaborating entity \"NoC_QSYS_nios2_00_cpu\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00.v" "cpu" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442502369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_test_bench NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_test_bench:the_NoC_QSYS_nios2_00_cpu_test_bench " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_test_bench\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_test_bench:the_NoC_QSYS_nios2_00_cpu_test_bench\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_test_bench" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442502506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_register_bank_a_module NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_register_bank_a_module:NoC_QSYS_nios2_00_cpu_register_bank_a " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_register_bank_a_module\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_register_bank_a_module:NoC_QSYS_nios2_00_cpu_register_bank_a\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "NoC_QSYS_nios2_00_cpu_register_bank_a" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442502544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_register_bank_a_module:NoC_QSYS_nios2_00_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_register_bank_a_module:NoC_QSYS_nios2_00_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442502585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_register_bank_a_module:NoC_QSYS_nios2_00_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_register_bank_a_module:NoC_QSYS_nios2_00_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442502607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_register_bank_a_module:NoC_QSYS_nios2_00_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_register_bank_a_module:NoC_QSYS_nios2_00_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442502607 ""}  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565442502607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442502716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442502716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_register_bank_a_module:NoC_QSYS_nios2_00_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_register_bank_a_module:NoC_QSYS_nios2_00_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442502726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_register_bank_b_module NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_register_bank_b_module:NoC_QSYS_nios2_00_cpu_register_bank_b " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_register_bank_b_module\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_register_bank_b_module:NoC_QSYS_nios2_00_cpu_register_bank_b\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "NoC_QSYS_nios2_00_cpu_register_bank_b" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442502791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_nios2_oci NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_nios2_oci\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_nios2_oci" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442502883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_nios2_oci_debug NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_debug:the_NoC_QSYS_nios2_00_cpu_nios2_oci_debug " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_nios2_oci_debug\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_debug:the_NoC_QSYS_nios2_00_cpu_nios2_oci_debug\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_nios2_oci_debug" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442502933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_debug:the_NoC_QSYS_nios2_00_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_debug:the_NoC_QSYS_nios2_00_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_debug:the_NoC_QSYS_nios2_00_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_debug:the_NoC_QSYS_nios2_00_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_debug:the_NoC_QSYS_nios2_00_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_debug:the_NoC_QSYS_nios2_00_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442503092 ""}  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565442503092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_nios2_oci_break NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_break:the_NoC_QSYS_nios2_00_cpu_nios2_oci_break " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_nios2_oci_break\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_break:the_NoC_QSYS_nios2_00_cpu_nios2_oci_break\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_nios2_oci_break" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_nios2_oci_xbrk NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_xbrk:the_NoC_QSYS_nios2_00_cpu_nios2_oci_xbrk " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_nios2_oci_xbrk\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_xbrk:the_NoC_QSYS_nios2_00_cpu_nios2_oci_xbrk\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_nios2_oci_xbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_nios2_oci_dbrk NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_dbrk:the_NoC_QSYS_nios2_00_cpu_nios2_oci_dbrk " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_nios2_oci_dbrk\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_dbrk:the_NoC_QSYS_nios2_00_cpu_nios2_oci_dbrk\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_nios2_oci_dbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_nios2_oci_itrace NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_itrace:the_NoC_QSYS_nios2_00_cpu_nios2_oci_itrace " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_nios2_oci_itrace\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_itrace:the_NoC_QSYS_nios2_00_cpu_nios2_oci_itrace\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_nios2_oci_itrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_nios2_oci_dtrace NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_dtrace:the_NoC_QSYS_nios2_00_cpu_nios2_oci_dtrace " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_nios2_oci_dtrace\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_dtrace:the_NoC_QSYS_nios2_00_cpu_nios2_oci_dtrace\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_nios2_oci_dtrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_nios2_oci_td_mode NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_dtrace:the_NoC_QSYS_nios2_00_cpu_nios2_oci_dtrace\|NoC_QSYS_nios2_00_cpu_nios2_oci_td_mode:NoC_QSYS_nios2_00_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_nios2_oci_td_mode\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_dtrace:the_NoC_QSYS_nios2_00_cpu_nios2_oci_dtrace\|NoC_QSYS_nios2_00_cpu_nios2_oci_td_mode:NoC_QSYS_nios2_00_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "NoC_QSYS_nios2_00_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_nios2_oci_fifo NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_00_cpu_nios2_oci_fifo " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_nios2_oci_fifo\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_00_cpu_nios2_oci_fifo\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_nios2_oci_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_nios2_oci_compute_input_tm_cnt NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_00_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_00_cpu_nios2_oci_compute_input_tm_cnt:the_NoC_QSYS_nios2_00_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_00_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_00_cpu_nios2_oci_compute_input_tm_cnt:the_NoC_QSYS_nios2_00_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_wrptr_inc NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_00_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_wrptr_inc:the_NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_00_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_wrptr_inc:the_NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_cnt_inc NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_00_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_cnt_inc:the_NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_00_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_cnt_inc:the_NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_nios2_oci_pib NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_pib:the_NoC_QSYS_nios2_00_cpu_nios2_oci_pib " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_nios2_oci_pib\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_pib:the_NoC_QSYS_nios2_00_cpu_nios2_oci_pib\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_nios2_oci_pib" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_nios2_oci_im NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_im:the_NoC_QSYS_nios2_00_cpu_nios2_oci_im " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_nios2_oci_im\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_oci_im:the_NoC_QSYS_nios2_00_cpu_nios2_oci_im\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_nios2_oci_im" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_nios2_avalon_reg NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_avalon_reg:the_NoC_QSYS_nios2_00_cpu_nios2_avalon_reg " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_nios2_avalon_reg\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_avalon_reg:the_NoC_QSYS_nios2_00_cpu_nios2_avalon_reg\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_nios2_avalon_reg" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_nios2_ocimem NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_ocimem:the_NoC_QSYS_nios2_00_cpu_nios2_ocimem " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_nios2_ocimem\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_ocimem:the_NoC_QSYS_nios2_00_cpu_nios2_ocimem\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_nios2_ocimem" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_ociram_sp_ram_module NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_ocimem:the_NoC_QSYS_nios2_00_cpu_nios2_ocimem\|NoC_QSYS_nios2_00_cpu_ociram_sp_ram_module:NoC_QSYS_nios2_00_cpu_ociram_sp_ram " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_ociram_sp_ram_module\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_ocimem:the_NoC_QSYS_nios2_00_cpu_nios2_ocimem\|NoC_QSYS_nios2_00_cpu_ociram_sp_ram_module:NoC_QSYS_nios2_00_cpu_ociram_sp_ram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "NoC_QSYS_nios2_00_cpu_ociram_sp_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_ocimem:the_NoC_QSYS_nios2_00_cpu_nios2_ocimem\|NoC_QSYS_nios2_00_cpu_ociram_sp_ram_module:NoC_QSYS_nios2_00_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_ocimem:the_NoC_QSYS_nios2_00_cpu_nios2_ocimem\|NoC_QSYS_nios2_00_cpu_ociram_sp_ram_module:NoC_QSYS_nios2_00_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_ocimem:the_NoC_QSYS_nios2_00_cpu_nios2_ocimem\|NoC_QSYS_nios2_00_cpu_ociram_sp_ram_module:NoC_QSYS_nios2_00_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_ocimem:the_NoC_QSYS_nios2_00_cpu_nios2_ocimem\|NoC_QSYS_nios2_00_cpu_ociram_sp_ram_module:NoC_QSYS_nios2_00_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442503978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_ocimem:the_NoC_QSYS_nios2_00_cpu_nios2_ocimem\|NoC_QSYS_nios2_00_cpu_ociram_sp_ram_module:NoC_QSYS_nios2_00_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_ocimem:the_NoC_QSYS_nios2_00_cpu_nios2_ocimem\|NoC_QSYS_nios2_00_cpu_ociram_sp_ram_module:NoC_QSYS_nios2_00_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442503978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442503978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442503978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442503978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442503978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442503978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442503978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442503978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442503978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442503978 ""}  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565442503978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442504083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442504083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_ocimem:the_NoC_QSYS_nios2_00_cpu_nios2_ocimem\|NoC_QSYS_nios2_00_cpu_ociram_sp_ram_module:NoC_QSYS_nios2_00_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_nios2_ocimem:the_NoC_QSYS_nios2_00_cpu_nios2_ocimem\|NoC_QSYS_nios2_00_cpu_ociram_sp_ram_module:NoC_QSYS_nios2_00_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442504093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_debug_slave_wrapper NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" "the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442504158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_debug_slave_tck NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|NoC_QSYS_nios2_00_cpu_debug_slave_tck:the_NoC_QSYS_nios2_00_cpu_debug_slave_tck " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_debug_slave_tck\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|NoC_QSYS_nios2_00_cpu_debug_slave_tck:the_NoC_QSYS_nios2_00_cpu_debug_slave_tck\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_wrapper.v" "the_NoC_QSYS_nios2_00_cpu_debug_slave_tck" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442504191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_00_cpu_debug_slave_sysclk NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|NoC_QSYS_nios2_00_cpu_debug_slave_sysclk:the_NoC_QSYS_nios2_00_cpu_debug_slave_sysclk " "Elaborating entity \"NoC_QSYS_nios2_00_cpu_debug_slave_sysclk\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|NoC_QSYS_nios2_00_cpu_debug_slave_sysclk:the_NoC_QSYS_nios2_00_cpu_debug_slave_sysclk\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_wrapper.v" "the_NoC_QSYS_nios2_00_cpu_debug_slave_sysclk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442504328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NoC_QSYS_nios2_00_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NoC_QSYS_nios2_00_cpu_debug_slave_phy\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_wrapper.v" "NoC_QSYS_nios2_00_cpu_debug_slave_phy" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442504541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NoC_QSYS_nios2_00_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NoC_QSYS_nios2_00_cpu_debug_slave_phy\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442504558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NoC_QSYS_nios2_00_cpu_debug_slave_phy " "Instantiated megafunction \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NoC_QSYS_nios2_00_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442504558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442504558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442504558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442504558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442504558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442504558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442504558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442504558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442504558 ""}  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565442504558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NoC_QSYS_nios2_00_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NoC_QSYS_nios2_00_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442504574 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NoC_QSYS_nios2_00_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NoC_QSYS_nios2_00_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NoC_QSYS_nios2_00_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NoC_QSYS_nios2_00_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_00_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442504590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NoC_QSYS_nios2_00_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NoC_QSYS_nios2_00_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442504796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NoC_QSYS_nios2_00_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NoC_QSYS_nios2_00:nios2_00\|NoC_QSYS_nios2_00_cpu:cpu\|NoC_QSYS_nios2_00_cpu_nios2_oci:the_NoC_QSYS_nios2_00_cpu_nios2_oci\|NoC_QSYS_nios2_00_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NoC_QSYS_nios2_00_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442505103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01 NoC_QSYS_nios2_01:nios2_01 " "Elaborating entity \"NoC_QSYS_nios2_01\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "nios2_01" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442505225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu " "Elaborating entity \"NoC_QSYS_nios2_01_cpu\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01.v" "cpu" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442505258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_test_bench NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_test_bench:the_NoC_QSYS_nios2_01_cpu_test_bench " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_test_bench\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_test_bench:the_NoC_QSYS_nios2_01_cpu_test_bench\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_test_bench" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442505390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_register_bank_a_module NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_register_bank_a_module:NoC_QSYS_nios2_01_cpu_register_bank_a " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_register_bank_a_module\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_register_bank_a_module:NoC_QSYS_nios2_01_cpu_register_bank_a\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "NoC_QSYS_nios2_01_cpu_register_bank_a" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442505428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_register_bank_b_module NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_register_bank_b_module:NoC_QSYS_nios2_01_cpu_register_bank_b " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_register_bank_b_module\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_register_bank_b_module:NoC_QSYS_nios2_01_cpu_register_bank_b\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "NoC_QSYS_nios2_01_cpu_register_bank_b" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442505508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_nios2_oci NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_nios2_oci\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_nios2_oci" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442505602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_nios2_oci_debug NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_debug:the_NoC_QSYS_nios2_01_cpu_nios2_oci_debug " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_nios2_oci_debug\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_debug:the_NoC_QSYS_nios2_01_cpu_nios2_oci_debug\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_nios2_oci_debug" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442505650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_nios2_oci_break NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_break:the_NoC_QSYS_nios2_01_cpu_nios2_oci_break " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_nios2_oci_break\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_break:the_NoC_QSYS_nios2_01_cpu_nios2_oci_break\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_nios2_oci_break" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442505742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_nios2_oci_xbrk NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_xbrk:the_NoC_QSYS_nios2_01_cpu_nios2_oci_xbrk " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_nios2_oci_xbrk\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_xbrk:the_NoC_QSYS_nios2_01_cpu_nios2_oci_xbrk\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_nios2_oci_xbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442505859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_nios2_oci_dbrk NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_dbrk:the_NoC_QSYS_nios2_01_cpu_nios2_oci_dbrk " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_nios2_oci_dbrk\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_dbrk:the_NoC_QSYS_nios2_01_cpu_nios2_oci_dbrk\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_nios2_oci_dbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442505888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_nios2_oci_itrace NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_itrace:the_NoC_QSYS_nios2_01_cpu_nios2_oci_itrace " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_nios2_oci_itrace\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_itrace:the_NoC_QSYS_nios2_01_cpu_nios2_oci_itrace\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_nios2_oci_itrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442505918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_nios2_oci_dtrace NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_dtrace:the_NoC_QSYS_nios2_01_cpu_nios2_oci_dtrace " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_nios2_oci_dtrace\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_dtrace:the_NoC_QSYS_nios2_01_cpu_nios2_oci_dtrace\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_nios2_oci_dtrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442505949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_nios2_oci_td_mode NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_dtrace:the_NoC_QSYS_nios2_01_cpu_nios2_oci_dtrace\|NoC_QSYS_nios2_01_cpu_nios2_oci_td_mode:NoC_QSYS_nios2_01_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_nios2_oci_td_mode\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_dtrace:the_NoC_QSYS_nios2_01_cpu_nios2_oci_dtrace\|NoC_QSYS_nios2_01_cpu_nios2_oci_td_mode:NoC_QSYS_nios2_01_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "NoC_QSYS_nios2_01_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442506111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_nios2_oci_fifo NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_01_cpu_nios2_oci_fifo " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_nios2_oci_fifo\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_01_cpu_nios2_oci_fifo\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_nios2_oci_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442506138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_nios2_oci_compute_input_tm_cnt NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_01_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_01_cpu_nios2_oci_compute_input_tm_cnt:the_NoC_QSYS_nios2_01_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_01_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_01_cpu_nios2_oci_compute_input_tm_cnt:the_NoC_QSYS_nios2_01_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442506198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_wrptr_inc NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_01_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_wrptr_inc:the_NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_01_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_wrptr_inc:the_NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442506226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_cnt_inc NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_01_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_cnt_inc:the_NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_01_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_cnt_inc:the_NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442506254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_nios2_oci_pib NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_pib:the_NoC_QSYS_nios2_01_cpu_nios2_oci_pib " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_nios2_oci_pib\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_pib:the_NoC_QSYS_nios2_01_cpu_nios2_oci_pib\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_nios2_oci_pib" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442506285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_nios2_oci_im NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_im:the_NoC_QSYS_nios2_01_cpu_nios2_oci_im " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_nios2_oci_im\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_oci_im:the_NoC_QSYS_nios2_01_cpu_nios2_oci_im\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_nios2_oci_im" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442506313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_nios2_avalon_reg NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_avalon_reg:the_NoC_QSYS_nios2_01_cpu_nios2_avalon_reg " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_nios2_avalon_reg\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_avalon_reg:the_NoC_QSYS_nios2_01_cpu_nios2_avalon_reg\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_nios2_avalon_reg" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442506354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_nios2_ocimem NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_ocimem:the_NoC_QSYS_nios2_01_cpu_nios2_ocimem " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_nios2_ocimem\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_ocimem:the_NoC_QSYS_nios2_01_cpu_nios2_ocimem\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_nios2_ocimem" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442506387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_ociram_sp_ram_module NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_ocimem:the_NoC_QSYS_nios2_01_cpu_nios2_ocimem\|NoC_QSYS_nios2_01_cpu_ociram_sp_ram_module:NoC_QSYS_nios2_01_cpu_ociram_sp_ram " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_ociram_sp_ram_module\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_nios2_ocimem:the_NoC_QSYS_nios2_01_cpu_nios2_ocimem\|NoC_QSYS_nios2_01_cpu_ociram_sp_ram_module:NoC_QSYS_nios2_01_cpu_ociram_sp_ram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "NoC_QSYS_nios2_01_cpu_ociram_sp_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442506486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_debug_slave_wrapper NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_01_cpu_debug_slave_wrapper " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_debug_slave_wrapper\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_01_cpu_debug_slave_wrapper\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" "the_NoC_QSYS_nios2_01_cpu_debug_slave_wrapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442506567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_debug_slave_tck NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_01_cpu_debug_slave_wrapper\|NoC_QSYS_nios2_01_cpu_debug_slave_tck:the_NoC_QSYS_nios2_01_cpu_debug_slave_tck " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_debug_slave_tck\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_01_cpu_debug_slave_wrapper\|NoC_QSYS_nios2_01_cpu_debug_slave_tck:the_NoC_QSYS_nios2_01_cpu_debug_slave_tck\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu_debug_slave_wrapper.v" "the_NoC_QSYS_nios2_01_cpu_debug_slave_tck" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442506601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_01_cpu_debug_slave_sysclk NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_01_cpu_debug_slave_wrapper\|NoC_QSYS_nios2_01_cpu_debug_slave_sysclk:the_NoC_QSYS_nios2_01_cpu_debug_slave_sysclk " "Elaborating entity \"NoC_QSYS_nios2_01_cpu_debug_slave_sysclk\" for hierarchy \"NoC_QSYS_nios2_01:nios2_01\|NoC_QSYS_nios2_01_cpu:cpu\|NoC_QSYS_nios2_01_cpu_nios2_oci:the_NoC_QSYS_nios2_01_cpu_nios2_oci\|NoC_QSYS_nios2_01_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_01_cpu_debug_slave_wrapper\|NoC_QSYS_nios2_01_cpu_debug_slave_sysclk:the_NoC_QSYS_nios2_01_cpu_debug_slave_sysclk\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu_debug_slave_wrapper.v" "the_NoC_QSYS_nios2_01_cpu_debug_slave_sysclk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_01_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442506735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10 NoC_QSYS_nios2_10:nios2_10 " "Elaborating entity \"NoC_QSYS_nios2_10\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "nios2_10" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442506931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu " "Elaborating entity \"NoC_QSYS_nios2_10_cpu\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10.v" "cpu" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442506962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_test_bench NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_test_bench:the_NoC_QSYS_nios2_10_cpu_test_bench " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_test_bench\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_test_bench:the_NoC_QSYS_nios2_10_cpu_test_bench\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_test_bench" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_register_bank_a_module NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_register_bank_a_module:NoC_QSYS_nios2_10_cpu_register_bank_a " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_register_bank_a_module\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_register_bank_a_module:NoC_QSYS_nios2_10_cpu_register_bank_a\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "NoC_QSYS_nios2_10_cpu_register_bank_a" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_register_bank_b_module NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_register_bank_b_module:NoC_QSYS_nios2_10_cpu_register_bank_b " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_register_bank_b_module\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_register_bank_b_module:NoC_QSYS_nios2_10_cpu_register_bank_b\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "NoC_QSYS_nios2_10_cpu_register_bank_b" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_nios2_oci NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_nios2_oci\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_nios2_oci" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_nios2_oci_debug NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_debug:the_NoC_QSYS_nios2_10_cpu_nios2_oci_debug " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_nios2_oci_debug\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_debug:the_NoC_QSYS_nios2_10_cpu_nios2_oci_debug\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_nios2_oci_debug" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_nios2_oci_break NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_break:the_NoC_QSYS_nios2_10_cpu_nios2_oci_break " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_nios2_oci_break\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_break:the_NoC_QSYS_nios2_10_cpu_nios2_oci_break\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_nios2_oci_break" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_nios2_oci_xbrk NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_xbrk:the_NoC_QSYS_nios2_10_cpu_nios2_oci_xbrk " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_nios2_oci_xbrk\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_xbrk:the_NoC_QSYS_nios2_10_cpu_nios2_oci_xbrk\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_nios2_oci_xbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_nios2_oci_dbrk NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_dbrk:the_NoC_QSYS_nios2_10_cpu_nios2_oci_dbrk " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_nios2_oci_dbrk\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_dbrk:the_NoC_QSYS_nios2_10_cpu_nios2_oci_dbrk\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_nios2_oci_dbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_nios2_oci_itrace NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_itrace:the_NoC_QSYS_nios2_10_cpu_nios2_oci_itrace " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_nios2_oci_itrace\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_itrace:the_NoC_QSYS_nios2_10_cpu_nios2_oci_itrace\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_nios2_oci_itrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_nios2_oci_dtrace NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_dtrace:the_NoC_QSYS_nios2_10_cpu_nios2_oci_dtrace " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_nios2_oci_dtrace\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_dtrace:the_NoC_QSYS_nios2_10_cpu_nios2_oci_dtrace\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_nios2_oci_dtrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_nios2_oci_td_mode NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_dtrace:the_NoC_QSYS_nios2_10_cpu_nios2_oci_dtrace\|NoC_QSYS_nios2_10_cpu_nios2_oci_td_mode:NoC_QSYS_nios2_10_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_nios2_oci_td_mode\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_dtrace:the_NoC_QSYS_nios2_10_cpu_nios2_oci_dtrace\|NoC_QSYS_nios2_10_cpu_nios2_oci_td_mode:NoC_QSYS_nios2_10_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "NoC_QSYS_nios2_10_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_nios2_oci_fifo NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_10_cpu_nios2_oci_fifo " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_nios2_oci_fifo\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_10_cpu_nios2_oci_fifo\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_nios2_oci_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_nios2_oci_compute_input_tm_cnt NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_10_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_10_cpu_nios2_oci_compute_input_tm_cnt:the_NoC_QSYS_nios2_10_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_10_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_10_cpu_nios2_oci_compute_input_tm_cnt:the_NoC_QSYS_nios2_10_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_wrptr_inc NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_10_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_wrptr_inc:the_NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_10_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_wrptr_inc:the_NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_cnt_inc NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_10_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_cnt_inc:the_NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_10_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_cnt_inc:the_NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_nios2_oci_pib NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_pib:the_NoC_QSYS_nios2_10_cpu_nios2_oci_pib " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_nios2_oci_pib\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_pib:the_NoC_QSYS_nios2_10_cpu_nios2_oci_pib\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_nios2_oci_pib" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_nios2_oci_im NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_im:the_NoC_QSYS_nios2_10_cpu_nios2_oci_im " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_nios2_oci_im\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_oci_im:the_NoC_QSYS_nios2_10_cpu_nios2_oci_im\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_nios2_oci_im" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442507973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_nios2_avalon_reg NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_avalon_reg:the_NoC_QSYS_nios2_10_cpu_nios2_avalon_reg " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_nios2_avalon_reg\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_avalon_reg:the_NoC_QSYS_nios2_10_cpu_nios2_avalon_reg\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_nios2_avalon_reg" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442508015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_nios2_ocimem NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_ocimem:the_NoC_QSYS_nios2_10_cpu_nios2_ocimem " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_nios2_ocimem\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_ocimem:the_NoC_QSYS_nios2_10_cpu_nios2_ocimem\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_nios2_ocimem" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442508044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_ociram_sp_ram_module NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_ocimem:the_NoC_QSYS_nios2_10_cpu_nios2_ocimem\|NoC_QSYS_nios2_10_cpu_ociram_sp_ram_module:NoC_QSYS_nios2_10_cpu_ociram_sp_ram " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_ociram_sp_ram_module\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_nios2_ocimem:the_NoC_QSYS_nios2_10_cpu_nios2_ocimem\|NoC_QSYS_nios2_10_cpu_ociram_sp_ram_module:NoC_QSYS_nios2_10_cpu_ociram_sp_ram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "NoC_QSYS_nios2_10_cpu_ociram_sp_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442508143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_debug_slave_wrapper NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_10_cpu_debug_slave_wrapper " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_debug_slave_wrapper\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_10_cpu_debug_slave_wrapper\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" "the_NoC_QSYS_nios2_10_cpu_debug_slave_wrapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442508222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_debug_slave_tck NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_10_cpu_debug_slave_wrapper\|NoC_QSYS_nios2_10_cpu_debug_slave_tck:the_NoC_QSYS_nios2_10_cpu_debug_slave_tck " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_debug_slave_tck\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_10_cpu_debug_slave_wrapper\|NoC_QSYS_nios2_10_cpu_debug_slave_tck:the_NoC_QSYS_nios2_10_cpu_debug_slave_tck\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu_debug_slave_wrapper.v" "the_NoC_QSYS_nios2_10_cpu_debug_slave_tck" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442508254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_10_cpu_debug_slave_sysclk NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_10_cpu_debug_slave_wrapper\|NoC_QSYS_nios2_10_cpu_debug_slave_sysclk:the_NoC_QSYS_nios2_10_cpu_debug_slave_sysclk " "Elaborating entity \"NoC_QSYS_nios2_10_cpu_debug_slave_sysclk\" for hierarchy \"NoC_QSYS_nios2_10:nios2_10\|NoC_QSYS_nios2_10_cpu:cpu\|NoC_QSYS_nios2_10_cpu_nios2_oci:the_NoC_QSYS_nios2_10_cpu_nios2_oci\|NoC_QSYS_nios2_10_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_10_cpu_debug_slave_wrapper\|NoC_QSYS_nios2_10_cpu_debug_slave_sysclk:the_NoC_QSYS_nios2_10_cpu_debug_slave_sysclk\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu_debug_slave_wrapper.v" "the_NoC_QSYS_nios2_10_cpu_debug_slave_sysclk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_10_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442508385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11 NoC_QSYS_nios2_11:nios2_11 " "Elaborating entity \"NoC_QSYS_nios2_11\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "nios2_11" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442508583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu " "Elaborating entity \"NoC_QSYS_nios2_11_cpu\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11.v" "cpu" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442508613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_test_bench NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_test_bench:the_NoC_QSYS_nios2_11_cpu_test_bench " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_test_bench\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_test_bench:the_NoC_QSYS_nios2_11_cpu_test_bench\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_test_bench" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442508744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_register_bank_a_module NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_register_bank_a_module:NoC_QSYS_nios2_11_cpu_register_bank_a " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_register_bank_a_module\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_register_bank_a_module:NoC_QSYS_nios2_11_cpu_register_bank_a\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "NoC_QSYS_nios2_11_cpu_register_bank_a" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442508791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_register_bank_b_module NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_register_bank_b_module:NoC_QSYS_nios2_11_cpu_register_bank_b " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_register_bank_b_module\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_register_bank_b_module:NoC_QSYS_nios2_11_cpu_register_bank_b\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "NoC_QSYS_nios2_11_cpu_register_bank_b" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442508865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_nios2_oci NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_nios2_oci\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_nios2_oci" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442508955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_nios2_oci_debug NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_debug:the_NoC_QSYS_nios2_11_cpu_nios2_oci_debug " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_nios2_oci_debug\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_debug:the_NoC_QSYS_nios2_11_cpu_nios2_oci_debug\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_nios2_oci_debug" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_nios2_oci_break NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_break:the_NoC_QSYS_nios2_11_cpu_nios2_oci_break " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_nios2_oci_break\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_break:the_NoC_QSYS_nios2_11_cpu_nios2_oci_break\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_nios2_oci_break" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_nios2_oci_xbrk NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_xbrk:the_NoC_QSYS_nios2_11_cpu_nios2_oci_xbrk " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_nios2_oci_xbrk\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_xbrk:the_NoC_QSYS_nios2_11_cpu_nios2_oci_xbrk\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_nios2_oci_xbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_nios2_oci_dbrk NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_dbrk:the_NoC_QSYS_nios2_11_cpu_nios2_oci_dbrk " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_nios2_oci_dbrk\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_dbrk:the_NoC_QSYS_nios2_11_cpu_nios2_oci_dbrk\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_nios2_oci_dbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_nios2_oci_itrace NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_itrace:the_NoC_QSYS_nios2_11_cpu_nios2_oci_itrace " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_nios2_oci_itrace\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_itrace:the_NoC_QSYS_nios2_11_cpu_nios2_oci_itrace\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_nios2_oci_itrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_nios2_oci_dtrace NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_dtrace:the_NoC_QSYS_nios2_11_cpu_nios2_oci_dtrace " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_nios2_oci_dtrace\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_dtrace:the_NoC_QSYS_nios2_11_cpu_nios2_oci_dtrace\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_nios2_oci_dtrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_nios2_oci_td_mode NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_dtrace:the_NoC_QSYS_nios2_11_cpu_nios2_oci_dtrace\|NoC_QSYS_nios2_11_cpu_nios2_oci_td_mode:NoC_QSYS_nios2_11_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_nios2_oci_td_mode\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_dtrace:the_NoC_QSYS_nios2_11_cpu_nios2_oci_dtrace\|NoC_QSYS_nios2_11_cpu_nios2_oci_td_mode:NoC_QSYS_nios2_11_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "NoC_QSYS_nios2_11_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_nios2_oci_fifo NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_11_cpu_nios2_oci_fifo " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_nios2_oci_fifo\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_11_cpu_nios2_oci_fifo\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_nios2_oci_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_nios2_oci_compute_input_tm_cnt NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_11_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_11_cpu_nios2_oci_compute_input_tm_cnt:the_NoC_QSYS_nios2_11_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_11_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_11_cpu_nios2_oci_compute_input_tm_cnt:the_NoC_QSYS_nios2_11_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_wrptr_inc NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_11_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_wrptr_inc:the_NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_11_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_wrptr_inc:the_NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_cnt_inc NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_11_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_cnt_inc:the_NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_fifo:the_NoC_QSYS_nios2_11_cpu_nios2_oci_fifo\|NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_cnt_inc:the_NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_nios2_oci_pib NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_pib:the_NoC_QSYS_nios2_11_cpu_nios2_oci_pib " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_nios2_oci_pib\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_pib:the_NoC_QSYS_nios2_11_cpu_nios2_oci_pib\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_nios2_oci_pib" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_nios2_oci_im NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_im:the_NoC_QSYS_nios2_11_cpu_nios2_oci_im " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_nios2_oci_im\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_oci_im:the_NoC_QSYS_nios2_11_cpu_nios2_oci_im\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_nios2_oci_im" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_nios2_avalon_reg NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_avalon_reg:the_NoC_QSYS_nios2_11_cpu_nios2_avalon_reg " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_nios2_avalon_reg\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_avalon_reg:the_NoC_QSYS_nios2_11_cpu_nios2_avalon_reg\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_nios2_avalon_reg" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_nios2_ocimem NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_ocimem:the_NoC_QSYS_nios2_11_cpu_nios2_ocimem " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_nios2_ocimem\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_ocimem:the_NoC_QSYS_nios2_11_cpu_nios2_ocimem\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_nios2_ocimem" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_ociram_sp_ram_module NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_ocimem:the_NoC_QSYS_nios2_11_cpu_nios2_ocimem\|NoC_QSYS_nios2_11_cpu_ociram_sp_ram_module:NoC_QSYS_nios2_11_cpu_ociram_sp_ram " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_ociram_sp_ram_module\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_nios2_ocimem:the_NoC_QSYS_nios2_11_cpu_nios2_ocimem\|NoC_QSYS_nios2_11_cpu_ociram_sp_ram_module:NoC_QSYS_nios2_11_cpu_ociram_sp_ram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "NoC_QSYS_nios2_11_cpu_ociram_sp_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_debug_slave_wrapper NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_11_cpu_debug_slave_wrapper " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_debug_slave_wrapper\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_11_cpu_debug_slave_wrapper\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" "the_NoC_QSYS_nios2_11_cpu_debug_slave_wrapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_debug_slave_tck NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_11_cpu_debug_slave_wrapper\|NoC_QSYS_nios2_11_cpu_debug_slave_tck:the_NoC_QSYS_nios2_11_cpu_debug_slave_tck " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_debug_slave_tck\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_11_cpu_debug_slave_wrapper\|NoC_QSYS_nios2_11_cpu_debug_slave_tck:the_NoC_QSYS_nios2_11_cpu_debug_slave_tck\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu_debug_slave_wrapper.v" "the_NoC_QSYS_nios2_11_cpu_debug_slave_tck" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442509922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_nios2_11_cpu_debug_slave_sysclk NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_11_cpu_debug_slave_wrapper\|NoC_QSYS_nios2_11_cpu_debug_slave_sysclk:the_NoC_QSYS_nios2_11_cpu_debug_slave_sysclk " "Elaborating entity \"NoC_QSYS_nios2_11_cpu_debug_slave_sysclk\" for hierarchy \"NoC_QSYS_nios2_11:nios2_11\|NoC_QSYS_nios2_11_cpu:cpu\|NoC_QSYS_nios2_11_cpu_nios2_oci:the_NoC_QSYS_nios2_11_cpu_nios2_oci\|NoC_QSYS_nios2_11_cpu_debug_slave_wrapper:the_NoC_QSYS_nios2_11_cpu_debug_slave_wrapper\|NoC_QSYS_nios2_11_cpu_debug_slave_sysclk:the_NoC_QSYS_nios2_11_cpu_debug_slave_sysclk\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu_debug_slave_wrapper.v" "the_NoC_QSYS_nios2_11_cpu_debug_slave_sysclk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_nios2_11_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442510054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0 NoC_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "mm_interconnect_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442510241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_00_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_00_data_master_translator\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "nios2_00_data_master_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 2041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_11_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_11_instruction_master_translator\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "nios2_11_instruction_master_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 2281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 2525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_00_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_00_debug_mem_slave_translator\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "nios2_00_debug_mem_slave_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 2589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_source_00_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_source_00_in_translator\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "fifo_source_00_in_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_sink_00_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_sink_00_in_csr_translator\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "fifo_sink_00_in_csr_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 2717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_sink_00_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_sink_00_out_translator\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "fifo_sink_00_out_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 2845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_mem_00_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_mem_00_s1_translator\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "data_mem_00_s1_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_00_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_00_data_master_agent\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "nios2_00_data_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 4142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_01_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_01_data_master_agent\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "nios2_01_data_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_10_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_10_data_master_agent\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "nios2_10_data_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 4304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_11_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_11_data_master_agent\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "nios2_11_data_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 4385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_11_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_11_instruction_master_agent\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "nios2_11_instruction_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 4466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_10_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_10_instruction_master_agent\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "nios2_10_instruction_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 4547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_01_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_01_instruction_master_agent\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "nios2_01_instruction_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 4628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_00_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_00_instruction_master_agent\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "nios2_00_instruction_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 4793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442511980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442512020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 4834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442512054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router:router\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 7850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442512854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router:router\|NoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router:router\|NoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442512896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_001 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_001\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router_001" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 7866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442512921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_001_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_001:router_001\|NoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_001:router_001\|NoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442512963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_002 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_002\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router_002" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 7882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442512989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_002_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_002:router_002\|NoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_002:router_002\|NoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_002.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_003 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_003\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_003:router_003\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router_003" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 7898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_003_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_003:router_003\|NoC_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_003:router_003\|NoC_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_003.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_004 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_004\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_004:router_004\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router_004" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 7914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_004_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_004:router_004\|NoC_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_004_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_004:router_004\|NoC_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_005 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_005\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_005:router_005\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router_005" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 7930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_005_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_005:router_005\|NoC_QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_005_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_005:router_005\|NoC_QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_006 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_006\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_006:router_006\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router_006" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 7946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_006_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_006:router_006\|NoC_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_006_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_006:router_006\|NoC_QSYS_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_007 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_007\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_007:router_007\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router_007" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 7962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_007_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_007:router_007\|NoC_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_007_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_007:router_007\|NoC_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_008 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_008\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_008:router_008\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router_008" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 7978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_008_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_008:router_008\|NoC_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_008_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_008:router_008\|NoC_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_009 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_009\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_009:router_009\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router_009" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 7994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_009_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_009:router_009\|NoC_QSYS_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_009_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_009:router_009\|NoC_QSYS_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_010 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_010\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_010:router_010\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router_010" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 8010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_010_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_010:router_010\|NoC_QSYS_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_010_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_010:router_010\|NoC_QSYS_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_015 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_015:router_015 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_015\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_015:router_015\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router_015" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 8090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_015_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_015:router_015\|NoC_QSYS_mm_interconnect_0_router_015_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_015_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_015:router_015\|NoC_QSYS_mm_interconnect_0_router_015_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_015.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_015.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_016 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_016:router_016 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_016\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_016:router_016\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router_016" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 8106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_016_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_016:router_016\|NoC_QSYS_mm_interconnect_0_router_016_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_016_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_016:router_016\|NoC_QSYS_mm_interconnect_0_router_016_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_016.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_016.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_021 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_021:router_021 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_021\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_021:router_021\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router_021" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 8186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_021_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_021:router_021\|NoC_QSYS_mm_interconnect_0_router_021_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_021_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_021:router_021\|NoC_QSYS_mm_interconnect_0_router_021_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_021.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_021.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_022 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_022:router_022 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_022\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_022:router_022\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router_022" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_022_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_022:router_022\|NoC_QSYS_mm_interconnect_0_router_022_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_022_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_022:router_022\|NoC_QSYS_mm_interconnect_0_router_022_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_022.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_022.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442513926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_027 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_027:router_027 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_027\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_027:router_027\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router_027" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 8282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442514026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_027_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_027:router_027\|NoC_QSYS_mm_interconnect_0_router_027_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_027_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_027:router_027\|NoC_QSYS_mm_interconnect_0_router_027_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_027.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_027.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442514055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_028 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_028:router_028 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_028\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_028:router_028\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "router_028" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 8298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442514081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_router_028_default_decode NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_028:router_028\|NoC_QSYS_mm_interconnect_0_router_028_default_decode:the_default_decode " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_router_028_default_decode\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_router_028:router_028\|NoC_QSYS_mm_interconnect_0_router_028_default_decode:the_default_decode\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_028.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_router_028.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442514111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_cmd_demux NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 8415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442514209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_cmd_demux_004 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_cmd_demux_004\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_demux_004:cmd_demux_004\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "cmd_demux_004" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 8597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442514276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_cmd_mux NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 8701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442514333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442514378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442514407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_cmd_mux_001 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_cmd_mux_001\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 8724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442514433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442514491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442514515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_cmd_mux_002 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_cmd_mux_002\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 8741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442514540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_rsp_demux NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 9192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442514881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_rsp_demux_002 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_rsp_demux_002\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 9232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442514943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_rsp_mux NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 9701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442515170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442515228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442515251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_rsp_mux_004 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_rsp_mux_004:rsp_mux_004 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_rsp_mux_004\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_rsp_mux_004:rsp_mux_004\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "rsp_mux_004" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 9883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442515353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_rsp_mux_004.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_rsp_mux_004.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442515388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_avalon_st_adapter NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0.v" 9981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442515506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NoC_QSYS_mm_interconnect_0:mm_interconnect_0\|NoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442515535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_irq_mapper NoC_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"NoC_QSYS_irq_mapper\" for hierarchy \"NoC_QSYS_irq_mapper:irq_mapper\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "irq_mapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442515965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_avalon_st_adapter NoC_QSYS_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NoC_QSYS_avalon_st_adapter\" for hierarchy \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "avalon_st_adapter" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_avalon_st_adapter_data_format_adapter_0 NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"NoC_QSYS_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter.v" "data_format_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516040 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(95) " "Verilog HDL or VHDL warning at NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(95): object \"state_d1\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442516041 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter:avalon_st_adapter|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(97) " "Verilog HDL or VHDL warning at NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(97): object \"in_ready_d1\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442516041 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter:avalon_st_adapter|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sop_mem_writeenable NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(135) " "Verilog HDL or VHDL warning at NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(135): object \"sop_mem_writeenable\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442516045 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter:avalon_st_adapter|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sop_mem_writedata NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(136) " "Verilog HDL or VHDL warning at NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(136): object \"sop_mem_writedata\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442516046 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter:avalon_st_adapter|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_startofpacket NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(145) " "Verilog HDL or VHDL warning at NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(145): object \"out_startofpacket\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442516046 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter:avalon_st_adapter|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_endofpacket NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(146) " "Verilog HDL or VHDL warning at NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(146): object \"out_endofpacket\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442516046 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter:avalon_st_adapter|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(149) " "Verilog HDL or VHDL warning at NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(149): object \"out_empty\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442516046 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter:avalon_st_adapter|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(182) " "Verilog HDL assignment warning at NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(182): truncated value with size 4 to match size of target (1)" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565442516046 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter:avalon_st_adapter|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(334) " "Verilog HDL assignment warning at NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(334): truncated value with size 32 to match size of target (1)" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565442516048 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter:avalon_st_adapter|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(351) " "Verilog HDL assignment warning at NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv(351): truncated value with size 32 to match size of target (1)" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565442516049 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter:avalon_st_adapter|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram " "Elaborating entity \"NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram\" for hierarchy \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" "state_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram.sv(78) " "Verilog HDL assignment warning at NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram.sv(78): truncated value with size 32 to match size of target (8)" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565442516086 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter:avalon_st_adapter|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_avalon_st_adapter_data_format_adapter_0_data_ram NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_data_ram:data_ram0 " "Elaborating entity \"NoC_QSYS_avalon_st_adapter_data_format_adapter_0_data_ram\" for hierarchy \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_data_ram:data_ram0\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" "data_ram0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_data_format_adapter_0.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_avalon_st_adapter_channel_adapter_0 NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"NoC_QSYS_avalon_st_adapter_channel_adapter_0\" for hierarchy \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter.v" "channel_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_avalon_st_adapter_error_adapter_0 NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NoC_QSYS_avalon_st_adapter_error_adapter_0\" for hierarchy \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516192 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error NoC_QSYS_avalon_st_adapter_error_adapter_0.sv(86) " "Verilog HDL or VHDL warning at NoC_QSYS_avalon_st_adapter_error_adapter_0.sv(86): object \"out_error\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_error_adapter_0.sv" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442516192 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter:avalon_st_adapter|NoC_QSYS_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 NoC_QSYS_avalon_st_adapter_error_adapter_0.sv(105) " "Verilog HDL assignment warning at NoC_QSYS_avalon_st_adapter_error_adapter_0.sv(105): truncated value with size 8 to match size of target (1)" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_error_adapter_0.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565442516192 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter:avalon_st_adapter|NoC_QSYS_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_avalon_st_adapter_timing_adapter_0 NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"NoC_QSYS_avalon_st_adapter_timing_adapter_0\" for hierarchy \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter.v" "timing_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo:NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo:NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_timing_adapter_0.sv" "NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_timing_adapter_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_avalon_st_adapter_004 NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"NoC_QSYS_avalon_st_adapter_004\" for hierarchy \"NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "avalon_st_adapter_004" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0 NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004\|NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0\" for hierarchy \"NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004\|NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004.v" "data_format_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516532 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(89) " "Verilog HDL or VHDL warning at NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(89): object \"state_read_addr\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442516533 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004|NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_empty NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(104) " "Verilog HDL or VHDL warning at NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(104): object \"a_empty\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442516533 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004|NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(111) " "Verilog HDL or VHDL warning at NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(111): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442516533 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004|NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(134) " "Verilog HDL warning at NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(134): object state_waitrequest used but never assigned" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" 134 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1565442516533 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004|NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(135) " "Verilog HDL or VHDL warning at NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(135): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442516533 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004|NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_startofpacket NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(140) " "Verilog HDL or VHDL warning at NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(140): object \"out_startofpacket\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442516533 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004|NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_endofpacket NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(141) " "Verilog HDL or VHDL warning at NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(141): object \"out_endofpacket\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442516533 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004|NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(144) " "Verilog HDL or VHDL warning at NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(144): object \"out_empty\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442516533 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004|NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(147) " "Verilog HDL or VHDL warning at NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv(147): object \"out_error\" assigned a value but never read" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0.sv" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565442516533 "|NoC_QSYS|NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004|NoC_QSYS_avalon_st_adapter_004_data_format_adapter_0:data_format_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_avalon_st_adapter_004_channel_adapter_0 NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004\|NoC_QSYS_avalon_st_adapter_004_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"NoC_QSYS_avalon_st_adapter_004_channel_adapter_0\" for hierarchy \"NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004\|NoC_QSYS_avalon_st_adapter_004_channel_adapter_0:channel_adapter_0\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004.v" "channel_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_avalon_st_adapter_004_error_adapter_0 NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004\|NoC_QSYS_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"NoC_QSYS_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004\|NoC_QSYS_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoC_QSYS_avalon_st_adapter_004_timing_adapter_0 NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004\|NoC_QSYS_avalon_st_adapter_004_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"NoC_QSYS_avalon_st_adapter_004_timing_adapter_0\" for hierarchy \"NoC_QSYS_avalon_st_adapter_004:avalon_st_adapter_004\|NoC_QSYS_avalon_st_adapter_004_timing_adapter_0:timing_adapter_0\"" {  } { { "NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004.v" "timing_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_avalon_st_adapter_004.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "rst_controller" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "NoC_QSYS/synthesis/NoC_QSYS.v" "rst_controller_001" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442516814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kh84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kh84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kh84 " "Found entity 1: altsyncram_kh84" {  } { { "db/altsyncram_kh84.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_kh84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442523622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442523622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hlc " "Found entity 1: mux_hlc" {  } { { "db/mux_hlc.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/mux_hlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442524197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442524197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442524519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442524519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8i " "Found entity 1: cntr_r8i" {  } { { "db/cntr_r8i.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/cntr_r8i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442524983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442524983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442525117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442525117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a2j " "Found entity 1: cntr_a2j" {  } { { "db/cntr_a2j.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/cntr_a2j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442525382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442525382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/cntr_59i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442525747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442525747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442525890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442525890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442526160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442526160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442526290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442526290 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442526965 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565442527452 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl " "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442530176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl " "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442530218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl " "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442530265 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.08.10.17:38:53 Progress: Loading sld68f8d15f/alt_sld_fab_wrapper_hw.tcl " "2019.08.10.17:38:53 Progress: Loading sld68f8d15f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442533692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442537326 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442537555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442542481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442542765 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442543065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442543360 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442543375 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442543384 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565442544236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68f8d15f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68f8d15f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld68f8d15f/alt_sld_fab.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/ip/sld68f8d15f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442544704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442544704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442544926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442544926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442544954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442544954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442545112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442545112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442545265 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442545265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442545265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/ip/sld68f8d15f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442545425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442545425 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_11\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[8\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_11\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 279 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_11|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_11\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[9\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_11\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 309 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_11|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_11\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[10\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_11\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 339 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_11|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_11\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[11\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_11\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 369 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_11|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_11\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[12\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_11\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 399 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_11|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_11\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[13\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_11\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 429 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_11|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_11\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[14\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_11\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 459 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_11|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_11\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[15\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_11\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 489 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 553 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_11|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_10\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[8\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_10\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 279 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 533 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_10|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_10\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[9\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_10\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 309 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 533 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_10|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_10\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[10\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_10\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 339 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 533 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_10|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_10\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[11\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_10\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 369 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 533 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_10|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_10\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[12\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_10\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 399 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 533 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_10|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_10\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[13\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_10\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 429 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 533 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_10|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_10\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[14\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_10\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 459 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 533 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_10|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_10\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[15\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_10\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 489 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 533 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_10|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_01\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[8\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_01\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 279 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 513 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_01|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_01\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[9\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_01\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 309 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 513 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_01|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_01\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[10\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_01\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 339 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 513 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_01|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_01\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[11\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_01\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 369 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 513 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_01|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_01\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[12\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_01\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 399 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 513 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_01|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_01\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[13\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_01\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 429 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 513 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_01|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_01\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[14\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_01\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 459 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 513 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_01|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_01\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[15\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_01\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 489 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 513 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_01|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[8\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 279 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 493 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_00|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[9\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 309 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 493 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_00|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[10\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 339 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 493 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_00|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[11\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 369 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 493 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_00|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[12\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 399 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 493 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_00|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[13\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 429 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 493 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_00|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[14\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 459 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 493 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_00|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[15\] " "Synthesized away node \"NoC_QSYS_fifo_source_00:fifo_source_00\|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_se81:auto_generated\|a_dpfifo_3l81:dpfifo\|altsyncram_mqs1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_mqs1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_mqs1.tdf" 489 2 0 } } { "db/a_dpfifo_3l81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/a_dpfifo_3l81.tdf" 40 2 0 } } { "db/scfifo_se81.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/scfifo_se81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 523 0 0 } } { "NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/NoC_QSYS_fifo_source_00.v" 743 0 0 } } { "NoC_QSYS/synthesis/NoC_QSYS.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/NoC_QSYS.v" 493 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565442549573 "|NoC_QSYS|NoC_QSYS_fifo_source_00:fifo_source_00|NoC_QSYS_fifo_source_00_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_se81:auto_generated|a_dpfifo_3l81:dpfifo|altsyncram_mqs1:FIFOram|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1565442549573 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1565442549573 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:4:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442555824 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 0 1565442555824 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442556955 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1565442556955 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557122 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1565442557122 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557125 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 0 1565442557125 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557140 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 3 1565442557140 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1565442557307 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1565442557307 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557346 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1565442557346 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 0 1565442557346 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557382 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557382 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557382 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557382 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557382 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557382 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557382 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557382 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557382 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557382 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557382 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557382 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557382 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557382 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557382 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1565442557382 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 3 1565442557382 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557394 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 2 1565442557394 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\] " "Converted tri-state buffer \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\]\" feeding internal logic into a wire" {  } { { "NoC_QSYS/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/NoC_QSYS/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1565442557587 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 2 1565442557587 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "28 " "Inferred 28 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NoC_QSYS_avalon_st_adapter:avalon_st_adapter_003\|NoC_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo:NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter_003\|NoC_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo:NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 40 " "Parameter WIDTH_A set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 40 " "Parameter WIDTH_B set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NoC_QSYS_avalon_st_adapter:avalon_st_adapter_003\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter_003\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NoC_QSYS_avalon_st_adapter:avalon_st_adapter_002\|NoC_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo:NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter_002\|NoC_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo:NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 40 " "Parameter WIDTH_A set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 40 " "Parameter WIDTH_B set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NoC_QSYS_avalon_st_adapter:avalon_st_adapter_002\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter_002\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NoC_QSYS_avalon_st_adapter:avalon_st_adapter_001\|NoC_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo:NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter_001\|NoC_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo:NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 40 " "Parameter WIDTH_A set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 40 " "Parameter WIDTH_B set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NoC_QSYS_avalon_st_adapter:avalon_st_adapter_001\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter_001\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo:NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo:NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 40 " "Parameter WIDTH_A set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 40 " "Parameter WIDTH_B set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wrapper:noc\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565442558573 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1565442558573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoC_QSYS_avalon_st_adapter:avalon_st_adapter_003\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter_003\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442558657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoC_QSYS_avalon_st_adapter:avalon_st_adapter_003\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter_003\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|NoC_QSYS_avalon_st_adapter_data_format_adapter_0_state_ram:state_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558657 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565442558657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3n1 " "Found entity 1: altsyncram_e3n1" {  } { { "db/altsyncram_e3n1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_e3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442558762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442558762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|altsyncram:Mem_rtl_0 " "Elaborated megafunction instantiation \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|altsyncram:Mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442558999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|altsyncram:Mem_rtl_0 " "Instantiated megafunction \"wrapper:noc\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:4:r1\|FIFO:c1\|altsyncram:Mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442558999 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565442558999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2qp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2qp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2qp1 " "Found entity 1: altsyncram_2qp1" {  } { { "db/altsyncram_2qp1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_2qp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442559103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442559103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoC_QSYS_avalon_st_adapter:avalon_st_adapter_003\|NoC_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo:NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter_003\|NoC_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo:NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442559757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoC_QSYS_avalon_st_adapter:avalon_st_adapter_003\|NoC_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo:NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NoC_QSYS_avalon_st_adapter:avalon_st_adapter_003\|NoC_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo:NoC_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442559757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 40 " "Parameter \"WIDTH_A\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442559757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442559757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442559757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 40 " "Parameter \"WIDTH_B\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442559757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442559757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442559757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442559757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442559757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442559757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442559757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442559757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442559757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442559757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565442559757 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565442559757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uvm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvm1 " "Found entity 1: altsyncram_uvm1" {  } { { "db/altsyncram_uvm1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/db/altsyncram_uvm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565442559865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442559865 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1565442561368 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442571747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "398 " "398 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565442583249 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442584204 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/output_files/NIOS_NoC.map.smsg " "Generated suppressed messages file C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/NIOS_with_NoC/output_files/NIOS_NoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442589248 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 45 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1565442600587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565442600891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565442600891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12433 " "Implemented 12433 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565442602381 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565442602381 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11209 " "Implemented 11209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565442602381 ""} { "Info" "ICUT_CUT_TM_RAMS" "1218 " "Implemented 1218 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1565442602381 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565442602381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 397 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 397 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5258 " "Peak virtual memory: 5258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565442602622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 10 17:40:02 2019 " "Processing ended: Sat Aug 10 17:40:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565442602622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:15 " "Elapsed time: 00:02:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565442602622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:18 " "Total CPU time (on all processors): 00:03:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565442602622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565442602622 ""}
