10/Nov :Tested the instruction throughout different programs. 
	Debugged the issues in some modules.
	Worked on the report.
9/Nov : Amend Control unit (it should handle all new instructions and added signals that are deduced from the opcode)

4/Nov : Add other memory instructions ( 2 load and 2 store)
	Implement a shifting unit

3/Nov : Lui, auipc, jal, jalr, syst instructions 
	Added 2 more multiplexers for writing to register file coming from ImmGen and PC+4
	Added 2 more multiplexer to choose future address coming from ALU