
---------- Begin Simulation Statistics ----------
final_tick                                33409782000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194009                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425396                       # Number of bytes of host memory used
host_op_rate                                   366989                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    78.77                       # Real time elapsed on the host
host_tick_rate                              424141603                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15282124                       # Number of instructions simulated
sim_ops                                      28907843                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033410                       # Number of seconds simulated
sim_ticks                                 33409782000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               36                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               77                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     77                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    5282124                       # Number of instructions committed
system.cpu0.committedOps                      9991463                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             12.650129                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1858290                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1337484                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        18428                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     975568                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          691                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       49574118                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.079051                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1758569                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          197                       # TLB misses on write requests
system.cpu0.numCycles                        66819550                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              21566      0.22%      0.22% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                7824877     78.32%     78.53% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 19683      0.20%     78.73% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.74% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                13363      0.13%     78.88% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     78.88% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     78.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     78.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     78.88% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     78.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     78.88% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     78.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     78.89% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     78.90% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 15272      0.15%     79.05% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                60751      0.61%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.66% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1092879     10.94%     90.60% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               882592      8.83%     99.43% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            35514      0.36%     99.79% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           21010      0.21%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 9991463                       # Class of committed instruction
system.cpu0.tickCycles                       17245432                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   36                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.681956                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3502732                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501866                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32879                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1221                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       34327632                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.149657                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3365989                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          208                       # TLB misses on write requests
system.cpu1.numCycles                        66819564                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32491932                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       333912                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        668849                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3474354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1543                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6948773                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1543                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             274999                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        78978                       # Transaction distribution
system.membus.trans_dist::CleanEvict           254934                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59937                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59937                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        275000                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1003785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1003785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1003785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26490496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     26490496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26490496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            334937                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  334937    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              334937                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1039709500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1786681000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       901168                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          901168                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       901168                       # number of overall hits
system.cpu0.icache.overall_hits::total         901168                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       857348                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        857348                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       857348                       # number of overall misses
system.cpu0.icache.overall_misses::total       857348                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  26537753000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  26537753000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  26537753000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  26537753000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1758516                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1758516                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1758516                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1758516                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.487541                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.487541                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.487541                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.487541                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 30953.303676                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 30953.303676                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 30953.303676                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 30953.303676                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       857331                       # number of writebacks
system.cpu0.icache.writebacks::total           857331                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       857348                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       857348                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       857348                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       857348                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  25680406000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  25680406000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  25680406000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  25680406000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.487541                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.487541                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.487541                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.487541                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 29953.304842                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 29953.304842                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 29953.304842                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 29953.304842                       # average overall mshr miss latency
system.cpu0.icache.replacements                857331                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       901168                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         901168                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       857348                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       857348                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  26537753000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  26537753000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1758516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1758516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.487541                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.487541                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 30953.303676                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 30953.303676                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       857348                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       857348                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  25680406000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  25680406000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.487541                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.487541                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 29953.304842                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 29953.304842                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999591                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1758515                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           857347                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.051112                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999591                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14925475                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14925475                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1808187                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1808187                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1808187                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1808187                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       393278                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        393278                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       393278                       # number of overall misses
system.cpu0.dcache.overall_misses::total       393278                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  10707786000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10707786000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  10707786000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10707786000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2201465                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2201465                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2201465                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2201465                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.178644                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.178644                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.178644                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.178644                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27227.014987                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27227.014987                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27227.014987                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27227.014987                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       200347                       # number of writebacks
system.cpu0.dcache.writebacks::total           200347                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        49138                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        49138                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        49138                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        49138                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       344140                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       344140                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       344140                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       344140                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   8890559500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8890559500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   8890559500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8890559500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.156323                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.156323                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.156323                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.156323                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 25834.135817                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25834.135817                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 25834.135817                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25834.135817                       # average overall mshr miss latency
system.cpu0.dcache.replacements                344124                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1046169                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1046169                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       252023                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       252023                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6419892500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6419892500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1298192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1298192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.194134                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.194134                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25473.438932                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25473.438932                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         9763                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9763                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       242260                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       242260                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5979063000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5979063000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.186613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.186613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24680.355816                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24680.355816                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       762018                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        762018                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       141255                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       141255                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4287893500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4287893500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       903273                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       903273                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.156381                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.156381                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30355.693604                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30355.693604                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        39375                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        39375                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101880                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101880                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2911496500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2911496500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.112790                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.112790                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28577.704162                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28577.704162                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999617                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2152327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           344140                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.254219                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999617                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17955860                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17955860                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1730283                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1730283                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1730283                       # number of overall hits
system.cpu1.icache.overall_hits::total        1730283                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1635653                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1635653                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1635653                       # number of overall misses
system.cpu1.icache.overall_misses::total      1635653                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  21630171500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  21630171500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  21630171500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  21630171500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3365936                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3365936                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3365936                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3365936                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.485943                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.485943                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.485943                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.485943                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13224.181107                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13224.181107                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13224.181107                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13224.181107                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1635637                       # number of writebacks
system.cpu1.icache.writebacks::total          1635637                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1635653                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1635653                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1635653                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1635653                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  19994518500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  19994518500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  19994518500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  19994518500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.485943                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.485943                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.485943                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.485943                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12224.181107                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12224.181107                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12224.181107                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12224.181107                       # average overall mshr miss latency
system.cpu1.icache.replacements               1635637                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1730283                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1730283                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1635653                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1635653                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  21630171500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  21630171500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3365936                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3365936                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.485943                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.485943                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13224.181107                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13224.181107                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1635653                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1635653                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  19994518500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  19994518500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.485943                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.485943                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12224.181107                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12224.181107                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999574                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3365936                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1635653                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.057855                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999574                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28563141                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28563141                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3402062                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3402062                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3402062                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3402062                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722626                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722626                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722626                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722626                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14133528500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14133528500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14133528500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14133528500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124688                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124688                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124688                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124688                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175195                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175195                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175195                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175195                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19558.566257                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19558.566257                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19558.566257                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19558.566257                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       427932                       # number of writebacks
system.cpu1.dcache.writebacks::total           427932                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85348                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85348                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85348                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85348                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637278                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637278                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637278                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637278                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11114505000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11114505000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11114505000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11114505000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154503                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154503                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154503                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154503                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17440.591076                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17440.591076                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17440.591076                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17440.591076                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637262                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963585                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963585                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466718                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466718                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6992660000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6992660000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2430303                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2430303                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192041                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192041                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14982.623340                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14982.623340                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18094                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18094                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448624                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448624                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6282617000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6282617000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184596                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184596                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14004.192821                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14004.192821                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438477                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438477                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       255908                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       255908                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7140868500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7140868500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151033                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151033                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 27904.045595                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27904.045595                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67254                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67254                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4831888000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4831888000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25612.433344                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25612.433344                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999601                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4039340                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637278                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.338427                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999601                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33634782                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33634782                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              637638                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              273298                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1632953                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              595593                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3139482                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             637638                       # number of overall hits
system.l2.overall_hits::.cpu0.data             273298                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1632953                       # number of overall hits
system.l2.overall_hits::.cpu1.data             595593                       # number of overall hits
system.l2.overall_hits::total                 3139482                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            219710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             70842                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2700                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             41685                       # number of demand (read+write) misses
system.l2.demand_misses::total                 334937                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           219710                       # number of overall misses
system.l2.overall_misses::.cpu0.data            70842                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2700                       # number of overall misses
system.l2.overall_misses::.cpu1.data            41685                       # number of overall misses
system.l2.overall_misses::total                334937                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  17505373500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   5322952000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    229612500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3582956500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26640894500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  17505373500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   5322952000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    229612500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3582956500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26640894500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          857348                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          344140                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1635653                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637278                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3474419                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         857348                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         344140                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1635653                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637278                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3474419                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.256267                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.205852                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001651                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.065411                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096401                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.256267                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.205852                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001651                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.065411                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096401                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79674.905557                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 75138.364247                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85041.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85953.136620                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79540.016481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79674.905557                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 75138.364247                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85041.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85953.136620                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79540.016481                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               78978                       # number of writebacks
system.l2.writebacks::total                     78978                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       219710                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        70842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2700                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        41685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            334937                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       219710                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        70842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2700                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        41685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           334937                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  15308283500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   4614532000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    202612500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3166106500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23291534500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  15308283500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   4614532000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    202612500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3166106500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23291534500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.256267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.205852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.001651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.065411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.096401                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.256267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.205852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.001651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.065411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096401                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69674.951072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 65138.364247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75041.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75953.136620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69540.046337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69674.951072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 65138.364247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75041.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75953.136620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69540.046337                       # average overall mshr miss latency
system.l2.replacements                         334982                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       628279                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           628279                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       628279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       628279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2492968                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2492968                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2492968                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2492968                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          473                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           473                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            75629                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154968                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                230597                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          26251                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          33686                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59937                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1948550500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2899057500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4847608000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101880                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            290534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.257666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.178560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.206299                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 74227.667517                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86061.197530                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80878.388975                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        26251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        33686                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          59937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1686040500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2562197500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4248238000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.257666                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.178560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.206299                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 64227.667517                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76061.197530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70878.388975                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        637638                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1632953                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2270591                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       219710                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2700                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           222410                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  17505373500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    229612500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17734986000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       857348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1635653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2493001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.256267                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.001651                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.089214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79674.905557                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85041.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79740.056652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       219710                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2700                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       222410                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  15308283500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    202612500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15510896000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.256267                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.001651                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.089214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69674.951072                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75041.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69740.101614                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       197669                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       440625                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            638294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        44591                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52590                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   3374401500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    683899000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4058300500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       242260                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        690884                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.184063                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.017830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.076120                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 75674.497096                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85498.062258                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77168.672751                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        44591                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7999                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52590                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   2928491500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    603909000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3532400500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.184063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.017830                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.076120                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 65674.497096                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75498.062258                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67168.672751                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.173414                       # Cycle average of tags in use
system.l2.tags.total_refs                     6948299                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    336006                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.679092                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.799787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      118.298193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      137.597813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      167.907600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      567.570021                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.031054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.115526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.134373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.163972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.554268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999193                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          445                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55926190                       # Number of tag accesses
system.l2.tags.data_accesses                 55926190                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst      14061376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       4533888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        172800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2667840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21435904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     14061376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       172800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14234176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5054592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5054592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         219709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          70842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          41685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              334936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        78978                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              78978                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        420876018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        135705405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5172138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79852062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             641605623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    420876018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5172138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        426048156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      151290781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            151290781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      151290781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       420876018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       135705405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5172138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79852062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            792896404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     67220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    219710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     54064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     41626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000303745750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4101                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4101                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              711596                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              63157                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      334937                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78978                       # Number of write requests accepted
system.mem_ctrls.readBursts                    334937                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78978                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16837                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11758                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             59090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             50193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             45699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3674                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3748459000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1590500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9712834000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11783.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30533.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   222895                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   51281                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                334937                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78978                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  271188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   40670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       111107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.920275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.562259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   190.011379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34568     31.11%     31.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37051     33.35%     64.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21366     19.23%     83.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8602      7.74%     91.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2376      2.14%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2129      1.92%     95.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3627      3.26%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1030      0.93%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          358      0.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       111107                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      77.542794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     74.595974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.603374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             13      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1079     26.31%     26.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2593     63.23%     89.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          340      8.29%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           38      0.93%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           13      0.32%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.15%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            7      0.17%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.05%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.02%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.02%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4101                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.385028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.365568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.822109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3324     81.05%     81.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               67      1.63%     82.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              624     15.22%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               80      1.95%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4101                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20358400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1077568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4300480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21435968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5054592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       609.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       128.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    641.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    151.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33409752000                       # Total gap between requests
system.mem_ctrls.avgGap                      80716.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     14061440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      3460096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       172800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2664064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4300480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 420877933.295105040073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 103565356.996343165636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5172137.908592160791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79739041.697428613901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 128719187.691796377301                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       219710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        70842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2700                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        41685                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78978                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6303000500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1869810500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     91603250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1448419750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 815364771000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28687.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     26394.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33927.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34746.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10323948.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            235070220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            124920015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           577476060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          180883440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2636805600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12635153520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2189227200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18579536055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.110664                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5579642750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1115400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26714739250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            558319440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            296731050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1693757940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          169874460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2636805600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15030208590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        172338720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20558035800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        615.329840                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    314032750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1115400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31980349250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           3183884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       707257                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2492968                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          609111                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           290534                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          290534                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2493001                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       690884                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2572026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1032404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4906943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1911818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10423191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    109739392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     34847168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    209362560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     68173440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              422122560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          334982                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5054592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3809401                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000405                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020122                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3807858     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1543      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3809401                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6595633500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956399528                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2453915624                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         517691024                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1290109301                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33409782000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
