![logo](https://github.com/gauravx1102/gauravx1102/blob/main/github-header-image%20(1).png)

<h1 align="center">Hi ğŸ‘‹, I'm Gaurav Fulara</h1>
<h3 align="center">A passionate VLSI Physical Design Engineer from Bharat ğŸ‡®ğŸ‡³</h3>

<img align="right" alt="vlsi" width="400" src="https://media.tenor.com/R7LX8MmB5HQAAAAi/game-changer-game-changers.gif">

<p align="left">
  <img src="https://komarev.com/ghpvc/?username=gauravx1102&label=Profile%20views&color=0e75b6&style=flat" alt="gauravx1102" />
</p>

<p align="left">
  <a href="https://twitter.com/gauravx1102" target="blank">
    <img src="https://img.shields.io/twitter/follow/gauravx1102?logo=twitter&style=for-the-badge" alt="gauravx1102" />
  </a>
</p>

---

### ğŸ‘¨â€ğŸ”¬ About Me

- ğŸŒ± Currently learning **VLSI Physical Design Flow (PNR)**  
- ğŸ”§ Hands-on with **Floorplanning, Placement, CTS, Routing, STA**
- ğŸ§  Strong understanding of **Setup/Hold Timing, Clock Skew, Slack, Constraints**
- ğŸ› ï¸ Experience with **Cadence Innovus & Tempus**
- ğŸ“ Interested in **Low Power Design, Timing Closure & Backend Optimization**
- ğŸ‘¯ Looking to collaborate on **VLSI / EDA automation & scripting projects**
- ğŸ‘¨â€ğŸ’» Projects available at:  
  ğŸ‘‰ **https://github.com/gauravx1102**
- ğŸ’¬ Ask me about **STA, Physical Design Flow, Timing Reports, SDC**
- ğŸ“« Reach me at **fularagaurav1102@gmail.com**

---

<h3 align="left">Connect with me:</h3>
<p align="left">
  <a href="https://twitter.com/gauravx1102" target="blank">
    <img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/twitter.svg" height="30" width="40" />
  </a>
  <a href="https://linkedin.com/in/gaurav-fulara" target="blank">
    <img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" height="30" width="40" />
  </a>
  <a href="https://www.hackerrank.com/gauravx1102" target="blank">
    <img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/hackerrank.svg" height="30" width="40" />
  </a>
</p>

---

<h3 align="left">Languages, Tools & Technologies:</h3>

<p align="left">
  <!-- Programming & Scripting -->
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/c/c-original.svg" width="40" height="40"/>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/cplusplus/cplusplus-original.svg" width="40" height="40"/>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/linux/linux-original.svg" width="40" height="40"/>
  <img src="https://www.vectorlogo.zone/logos/git-scm/git-scm-icon.svg" width="40" height="40"/>

  <!-- VLSI / EDA -->
  <img src="https://upload.wikimedia.org/wikipedia/commons/5/5a/Cadence_Design_Systems_logo.svg" width="80"/>
</p>

---

### ğŸ”¬ VLSI Skill Set

- **Physical Design Flow**:  
  Floorplanning â†’ Placement â†’ CTS â†’ Routing â†’ Signoff
- **Static Timing Analysis (STA)**  
  Setup/Hold, Skew, Uncertainty, OCV, Path Analysis
- **Constraints**:  
  SDC (Clocks, IO Delays, False/Multicycle Paths)
- **Reports Analysis**:  
  Timing, Power, Area, QoR
- **Tools**:  
  Cadence Innovus, Cadence Tempus
- **Scripting**:  
  Tcl, basic Shell (for flow automation)

---

<p>
  <img align="left" src="https://github-readme-stats.vercel.app/api/top-langs?username=gauravx1102&show_icons=true&locale=en&layout=compact" />
</p>

<p>
  <img align="center" src="https://github-readme-stats.vercel.app/api?username=gauravx1102&show_icons=true&locale=en" />
</p>

<p>
  <img align="center" src="https://github-readme-streak-stats.herokuapp.com/?user=gauravx1102" />
</p>