
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010184                       # Number of seconds simulated
sim_ticks                                 10184074893                       # Number of ticks simulated
final_tick                                10184074893                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91400                       # Simulator instruction rate (inst/s)
host_op_rate                                    91400                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14540310                       # Simulator tick rate (ticks/s)
host_mem_usage                                 692704                       # Number of bytes of host memory used
host_seconds                                   700.40                       # Real time elapsed on the host
sim_insts                                    64016664                       # Number of instructions simulated
sim_ops                                      64016664                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        129216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        892416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data        605440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data        619584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data        608448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data        635840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data        606400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data        619712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data        605056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data        651008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data        550272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data        623744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data        545792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data        579456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data        535744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data        568768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data        573632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9966848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       129216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        145536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      5868288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5868288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          13944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data           9460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data           9681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data           9507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data           9935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data           9475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data           9683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data           9454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          10172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data           8598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data           9746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data           8528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data           9054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data           8371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data           8887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data           8963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              155732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         91692                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91692                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         12688045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data         87628578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          1206590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         59449681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           144539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         60838516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst            18853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         59745044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst            31422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         62434733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst             6284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         59543945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst            12569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         60851084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst             6284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         59411975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst             6284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         63924117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         54032596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst             6284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         61246997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         53592693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst            25137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         56898246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst            25137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         52606055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst            12569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         55848764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           100549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         56326373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             978669943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     12688045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      1206590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       144539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst        18853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst        31422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst         6284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst        12569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst         6284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst         6284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst         6284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst        25137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst        25137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst        12569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       100549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14290547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       576222000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            576222000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       576222000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        12688045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data        87628578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         1206590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        59449681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          144539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        60838516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst           18853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        59745044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst           31422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        62434733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst            6284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        59543945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst           12569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        60851084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst            6284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        59411975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst            6284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        63924117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        54032596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst            6284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        61246997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        53592693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst           25137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        56898246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst           25137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        52606055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst           12569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        55848764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          100549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        56326373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1554891943                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                332746                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          167489                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5300                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             233397                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                210724                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           90.285651                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 79655                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               82                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          1712                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits              981                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            731                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          232                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                    1178317                       # DTB read hits
system.cpu00.dtb.read_misses                     7879                       # DTB read misses
system.cpu00.dtb.read_acv                           2                       # DTB read access violations
system.cpu00.dtb.read_accesses                1186196                       # DTB read accesses
system.cpu00.dtb.write_hits                    355442                       # DTB write hits
system.cpu00.dtb.write_misses                   60108                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                415550                       # DTB write accesses
system.cpu00.dtb.data_hits                    1533759                       # DTB hits
system.cpu00.dtb.data_misses                    67987                       # DTB misses
system.cpu00.dtb.data_acv                           2                       # DTB access violations
system.cpu00.dtb.data_accesses                1601746                       # DTB accesses
system.cpu00.itb.fetch_hits                    767550                       # ITB hits
system.cpu00.itb.fetch_misses                     168                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                767718                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1713                       # Number of system calls
system.cpu00.numCycles                        8483823                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            91002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      7376078                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    332746                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           291360                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                     8146661                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 48448                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                 97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6921                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  767550                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2548                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples          8268979                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.892018                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.251035                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                6917062     83.65%     83.65% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  35468      0.43%     84.08% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 258549      3.13%     87.21% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  29766      0.36%     87.57% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 269049      3.25%     90.82% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  49526      0.60%     91.42% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  89405      1.08%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  87274      1.06%     93.56% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 532880      6.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            8268979                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.039221                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.869429                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 258953                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles             7145878                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  334382                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              507189                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                22577                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              81639                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1705                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              6492370                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7018                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                22577                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 381552                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               3086242                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        93763                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  641103                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             4043742                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              6325936                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2730                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              2088681                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              1669883                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               250551                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           5427124                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             9149766                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        5131521                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups         4017993                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             3930965                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                1496159                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             2289                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1948                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 3386158                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads            1197980                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            532660                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads          371172                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores         201428                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  6223063                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              3192                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 5931422                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            7049                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined       1880578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       771616                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          487                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples      8268979                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.717310                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.208900                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           4791409     57.94%     57.94% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           2249234     27.20%     85.15% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            715096      8.65%     93.79% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            216569      2.62%     96.41% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            114981      1.39%     97.80% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             65319      0.79%     98.59% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             44048      0.53%     99.13% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             27102      0.33%     99.45% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8             45221      0.55%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       8268979                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4573     10.14%     10.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     10.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     10.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     10.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     10.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     10.14% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               8237     18.27%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     28.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                25254     56.02%     84.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                7019     15.57%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             1756722     29.62%     29.62% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                251      0.00%     29.62% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     29.62% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           1713573     28.89%     58.51% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                11      0.00%     58.51% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     58.51% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult           852373     14.37%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.88% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            1190813     20.08%     92.96% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            417679      7.04%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              5931422                       # Type of FU issued
system.cpu00.iq.rate                         0.699145                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     45083                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.007601                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         14452204                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         5243352                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      2877818                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads           5731751                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes          2863974                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses      2861635                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              3106468                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses               2870037                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads           9585                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads       595219                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          499                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores       320530                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          258                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        98820                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                22577                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles               1005961                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles              760760                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           6292420                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1219                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts             1197980                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             532660                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1865                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                44111                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents              610757                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          499                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1485                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         2944                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4429                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             5922518                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             1186213                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            8904                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                       66165                       # number of nop insts executed
system.cpu00.iew.exec_refs                    1601786                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 287767                       # Number of branches executed
system.cpu00.iew.exec_stores                   415573                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.698095                       # Inst execution rate
system.cpu00.iew.wb_sent                      5809640                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     5739453                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 4531907                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 5926635                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.676517                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.764668                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts       1877667                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2705                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3653                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples      8020897                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.549061                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.301722                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      5798501     72.29%     72.29% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1      1332905     16.62%     88.91% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       495301      6.18%     95.09% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       140337      1.75%     96.84% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        20483      0.26%     97.09% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5        81042      1.01%     98.10% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12118      0.15%     98.25% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        22088      0.28%     98.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8       118122      1.47%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      8020897                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            4403960                       # Number of instructions committed
system.cpu00.commit.committedOps              4403960                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       814891                       # Number of memory references committed
system.cpu00.commit.loads                      602761                       # Number of loads committed
system.cpu00.commit.membars                      1140                       # Number of memory barriers committed
system.cpu00.commit.branches                   242009                       # Number of branches committed
system.cpu00.commit.fp_insts                  2860888                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 1784589                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              75186                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        58284      1.32%      1.32% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         964072     21.89%     23.21% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           244      0.01%     23.22% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     23.22% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      1713053     38.90%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp           10      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult       852265     19.35%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        603901     13.71%     95.18% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       212131      4.82%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         4403960                       # Class of committed instruction
system.cpu00.commit.bw_lim_events              118122                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   13944149                       # The number of ROB reads
system.cpu00.rob.rob_writes                  12811434                       # The number of ROB writes
system.cpu00.timesIdled                          1476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        214844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                     287991                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                   4345676                       # Number of Instructions Simulated
system.cpu00.committedOps                     4345676                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.952245                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.952245                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.512231                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.512231                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                4557125                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2268721                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                 4016757                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                2836037                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  3018                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2493                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           69253                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.785544                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1137042                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           69317                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           16.403509                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        86665167                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.785544                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.996649                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.996649                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         2653243                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        2653243                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data      1000499                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1000499                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       134246                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       134246                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          973                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          973                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1233                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1233                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1134745                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1134745                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1134745                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1134745                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        77942                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        77942                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        76639                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        76639                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          322                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          322                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           12                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data       154581                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       154581                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data       154581                       # number of overall misses
system.cpu00.dcache.overall_misses::total       154581                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data   6932182392                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total   6932182392                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  10882201977                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  10882201977                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3868452                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3868452                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        90558                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        90558                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  17814384369                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  17814384369                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  17814384369                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  17814384369                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      1078441                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1078441                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       210885                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       210885                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1245                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1245                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      1289326                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1289326                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      1289326                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1289326                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.072273                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.072273                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.363416                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.363416                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.248649                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.248649                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.009639                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.009639                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.119893                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.119893                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.119893                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.119893                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 88940.268302                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 88940.268302                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 141993.005872                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 141993.005872                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 12013.826087                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 12013.826087                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data  7546.500000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total  7546.500000                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 115243.040018                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 115243.040018                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 115243.040018                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 115243.040018                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       358115                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets           88                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs           10935                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    32.749428                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     6.769231                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        61042                       # number of writebacks
system.cpu00.dcache.writebacks::total           61042                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data        47724                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total        47724                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        37473                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        37473                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          137                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        85197                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        85197                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        85197                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        85197                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data        30218                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total        30218                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        39166                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        39166                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           12                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        69384                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        69384                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        69384                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        69384                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data   2588279994                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total   2588279994                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   4874738846                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   4874738846                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1803033                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1803033                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        76626                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        76626                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   7463018840                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   7463018840                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   7463018840                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   7463018840                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.028020                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.028020                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.185722                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.185722                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.009639                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.009639                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.053814                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.053814                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.053814                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.053814                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 85653.583758                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 85653.583758                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 124463.535873                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 124463.535873                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  9746.124324                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9746.124324                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 107561.092471                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 107561.092471                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 107561.092471                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 107561.092471                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7179                       # number of replacements
system.cpu00.icache.tags.tagsinuse         507.016018                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            758812                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7691                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           98.662333                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       527492223                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   507.016018                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.990266                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.990266                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          178                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1542791                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1542791                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       758812                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        758812                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       758812                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         758812                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       758812                       # number of overall hits
system.cpu00.icache.overall_hits::total        758812                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8738                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8738                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8738                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8738                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8738                       # number of overall misses
system.cpu00.icache.overall_misses::total         8738                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    686628171                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    686628171                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    686628171                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    686628171                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    686628171                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    686628171                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       767550                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       767550                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       767550                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       767550                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       767550                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       767550                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.011384                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.011384                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.011384                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.011384                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.011384                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.011384                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 78579.557221                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 78579.557221                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 78579.557221                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 78579.557221                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 78579.557221                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 78579.557221                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          980                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              43                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    22.790698                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7179                       # number of writebacks
system.cpu00.icache.writebacks::total            7179                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1046                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1046                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1046                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1046                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1046                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1046                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7692                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7692                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7692                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7692                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7692                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7692                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    496671156                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    496671156                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    496671156                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    496671156                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    496671156                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    496671156                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.010021                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.010021                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.010021                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.010021                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.010021                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.010021                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 64569.833073                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 64569.833073                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 64569.833073                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 64569.833073                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 64569.833073                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 64569.833073                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                236889                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          103781                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             534                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             167819                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                162566                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           96.869842                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 66313                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    1062587                       # DTB read hits
system.cpu01.dtb.read_misses                     6504                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                1069091                       # DTB read accesses
system.cpu01.dtb.write_hits                    263902                       # DTB write hits
system.cpu01.dtb.write_misses                   58383                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                322285                       # DTB write accesses
system.cpu01.dtb.data_hits                    1326489                       # DTB hits
system.cpu01.dtb.data_misses                    64887                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                1391376                       # DTB accesses
system.cpu01.itb.fetch_hits                    674315                       # ITB hits
system.cpu01.itb.fetch_misses                      59                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                674374                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        7878772                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            14618                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      6635514                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    236889                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           228880                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     7752521                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                 36919                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        68212                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2580                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                  674315                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 293                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          7856429                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.844597                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.201193                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                6645119     84.58%     84.58% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  23261      0.30%     84.88% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                 242149      3.08%     87.96% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  16638      0.21%     88.17% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 249775      3.18%     91.35% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  40379      0.51%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  78790      1.00%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  78238      1.00%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 482080      6.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            7856429                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.030067                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.842202                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 182551                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             6848133                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  254301                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              485021                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                18211                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              66349                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 257                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              5826134                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 988                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                18211                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 294011                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles               3166481                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        16725                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  550359                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             3742430                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              5679854                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                  57                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              2096719                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              1567375                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                46923                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands           5035683                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             8370770                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4355171                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups         4015594                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps             3644123                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                1391560                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              215                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          203                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 3276540                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            1085485                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores            429609                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads          353366                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores         147153                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  5666329                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               228                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                 5394707                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            5850                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined       1754296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       706835                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      7856429                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.686661                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.144507                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           4549855     57.91%     57.91% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           2206241     28.08%     85.99% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            678171      8.63%     94.63% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            189181      2.41%     97.03% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             90357      1.15%     98.18% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5             50220      0.64%     98.82% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6             33252      0.42%     99.25% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             20675      0.26%     99.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             38477      0.49%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       7856429                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  5420     17.22%     17.22% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     17.22% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     17.22% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     17.22% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     17.22% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     17.22% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult               8211     26.09%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     43.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                17148     54.48%     97.79% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 696      2.21%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1439374     26.68%     26.68% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                 55      0.00%     26.68% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     26.68% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           1709407     31.69%     58.37% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     58.37% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     58.37% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult           852093     15.79%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.16% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            1070833     19.85%     94.01% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite            322941      5.99%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              5394707                       # Type of FU issued
system.cpu01.iq.rate                         0.684714                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                     31475                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.005834                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         12961851                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         4562809                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2371448                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads           5721317                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes          2858107                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses      2856533                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2561413                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses               2864765                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           2758                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads       566793                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores       299754                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked        83438                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                18211                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles               1136293                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              699247                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           5667551                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              86                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             1085485                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts             429609                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              196                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                44162                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents              549088                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          286                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                334                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts             5392062                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             1069091                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            2645                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                         994                       # number of nop insts executed
system.cpu01.iew.exec_refs                    1391376                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 213328                       # Number of branches executed
system.cpu01.iew.exec_stores                   322285                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.684378                       # Inst execution rate
system.cpu01.iew.wb_sent                      5293449                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     5227981                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 4289360                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 5587747                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.663553                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.767637                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts       1753120                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           165                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             286                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      7558827                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.517651                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.207026                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      5453303     72.14%     72.14% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      1303385     17.24%     89.39% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       476744      6.31%     95.70% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       132224      1.75%     97.44% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         9810      0.13%     97.57% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        73903      0.98%     98.55% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         2355      0.03%     98.58% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        20417      0.27%     98.85% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        86686      1.15%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      7558827                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            3912837                       # Number of instructions committed
system.cpu01.commit.committedOps              3912837                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                       648547                       # Number of memory references committed
system.cpu01.commit.loads                      518692                       # Number of loads committed
system.cpu01.commit.membars                        23                       # Number of memory barriers committed
system.cpu01.commit.branches                   177438                       # Number of branches committed
system.cpu01.commit.fp_insts                  2856049                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 1356084                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              65893                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass          580      0.01%      0.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         702521     17.95%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult            52      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      1709120     43.68%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult       851993     21.77%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        518715     13.26%     96.68% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite       129856      3.32%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         3912837                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               86686                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   12905788                       # The number of ROB reads
system.cpu01.rob.rob_writes                  11561281                       # The number of ROB writes
system.cpu01.timesIdled                           186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         22343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     893041                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   3912261                       # Number of Instructions Simulated
system.cpu01.committedOps                     3912261                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.013867                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.013867                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.496557                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.496557                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                3854744                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1920812                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                 4014726                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                2834973                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   348                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           51821                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          60.425614                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1001546                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           51884                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           19.303562                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle       561270357                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    60.425614                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.944150                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.944150                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         2278215                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        2278215                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       913819                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        913819                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data        87646                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        87646                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           22                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           23                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      1001465                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1001465                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      1001465                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1001465                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data        69395                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        69395                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        42182                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        42182                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       111577                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       111577                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       111577                       # number of overall misses
system.cpu01.dcache.overall_misses::total       111577                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   8581698684                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   8581698684                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data   5610175456                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total   5610175456                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        58050                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        58050                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        38313                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  14191874140                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  14191874140                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  14191874140                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  14191874140                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data       983214                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       983214                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       129828                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       129828                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      1113042                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1113042                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      1113042                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1113042                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.070580                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.070580                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.324907                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.324907                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.100245                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.100245                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.100245                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.100245                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 123664.510181                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 123664.510181                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 132999.275900                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 132999.275900                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         6450                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         6450                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  9578.250000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  9578.250000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 127193.544727                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 127193.544727                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 127193.544727                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 127193.544727                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs       213302                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets           78                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs            7034                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             7                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    30.324424                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets    11.142857                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        47779                       # number of writebacks
system.cpu01.dcache.writebacks::total           47779                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        49365                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        49365                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data        10179                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total        10179                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        59544                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        59544                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        59544                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        59544                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data        20030                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total        20030                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        32003                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        32003                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data        52033                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total        52033                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data        52033                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total        52033                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   2531015991                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   2531015991                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data   3868923648                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total   3868923648                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        37152                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        37152                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   6399939639                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   6399939639                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   6399939639                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   6399939639                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.020372                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.020372                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.246503                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.246503                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.046748                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.046748                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.046748                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.046748                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 126361.257664                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 126361.257664                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 120892.530325                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 120892.530325                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         6192                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6192                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  8417.250000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  8417.250000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 122997.706052                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 122997.706052                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 122997.706052                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 122997.706052                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             102                       # number of replacements
system.cpu01.icache.tags.tagsinuse         337.300710                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            673712                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             481                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1400.648649                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   337.300710                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.658790                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.658790                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1349111                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1349111                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       673712                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        673712                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       673712                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         673712                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       673712                       # number of overall hits
system.cpu01.icache.overall_hits::total        673712                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          603                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          603                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          603                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          603                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          603                       # number of overall misses
system.cpu01.icache.overall_misses::total          603                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     69893361                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     69893361                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     69893361                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     69893361                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     69893361                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     69893361                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       674315                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       674315                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       674315                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       674315                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       674315                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       674315                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000894                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000894                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000894                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000894                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000894                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000894                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 115909.388060                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 115909.388060                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 115909.388060                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 115909.388060                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 115909.388060                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 115909.388060                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          102                       # number of writebacks
system.cpu01.icache.writebacks::total             102                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          122                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          122                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          122                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          481                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          481                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          481                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          481                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          481                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          481                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     49611852                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     49611852                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     49611852                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     49611852                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     49611852                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     49611852                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000713                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000713                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000713                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 103143.143451                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 103143.143451                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 103143.143451                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 103143.143451                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 103143.143451                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 103143.143451                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                240451                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          107511                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             480                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             170332                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                164107                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           96.345373                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 66251                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    1099241                       # DTB read hits
system.cpu02.dtb.read_misses                     6885                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                1106126                       # DTB read accesses
system.cpu02.dtb.write_hits                    265757                       # DTB write hits
system.cpu02.dtb.write_misses                   56743                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                322500                       # DTB write accesses
system.cpu02.dtb.data_hits                    1364998                       # DTB hits
system.cpu02.dtb.data_misses                    63628                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                1428626                       # DTB accesses
system.cpu02.itb.fetch_hits                    676451                       # ITB hits
system.cpu02.itb.fetch_misses                      64                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                676515                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        7937830                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            11630                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      6663582                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    240451                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           230358                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     7832436                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                 36563                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        71914                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1842                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                  676451                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 215                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          7936134                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.839651                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.194989                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                6718491     84.66%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  23887      0.30%     84.96% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                 243221      3.06%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  17625      0.22%     88.24% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 250881      3.16%     91.41% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  40632      0.51%     91.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  79358      1.00%     92.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  78766      0.99%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 483273      6.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            7936134                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.030292                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.839471                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 180896                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             6921807                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  254750                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              488715                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                18052                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              66222                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 239                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              5859795                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 970                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                18052                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 293741                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles               3225911                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        10272                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  552835                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             3763409                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              5716200                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              2112182                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              1562162                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                67793                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands           5062328                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             8416854                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        4400062                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups         4016788                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps             3679841                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                1382487                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              171                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          157                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3299256                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            1097566                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores            433602                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads          352526                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores         171763                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  5702406                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               174                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                 5448106                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            5834                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined       1742772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       720621                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      7936134                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.686494                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.147597                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           4609811     58.09%     58.09% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           2213946     27.90%     85.98% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            680996      8.58%     94.56% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            189863      2.39%     96.96% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             95190      1.20%     98.16% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5             53535      0.67%     98.83% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             33969      0.43%     99.26% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             20262      0.26%     99.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             38562      0.49%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       7936134                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  5511     14.61%     14.61% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     14.61% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     14.61% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     14.61% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     14.61% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     14.61% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult               8229     21.82%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     36.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                23117     61.29%     97.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 859      2.28%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1453871     26.69%     26.69% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                  6      0.00%     26.69% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     26.69% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           1710965     31.40%     58.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     58.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     58.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult           852305     15.64%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.73% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            1107786     20.33%     94.07% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite            323169      5.93%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total              5448106                       # Type of FU issued
system.cpu02.iq.rate                         0.686347                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                     37716                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.006923                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         13150891                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         4585228                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2395953                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads           5725005                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes          2860191                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses      2858350                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2619201                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses               2866617                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           3049                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads       562956                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores       297797                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked       113326                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                18052                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles               1153841                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              739254                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           5703458                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              92                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             1097566                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts             433602                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              156                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                44411                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents              588956                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           49                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          239                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                288                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts             5445466                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             1106126                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            2640                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                         878                       # number of nop insts executed
system.cpu02.iew.exec_refs                    1428626                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 217001                       # Number of branches executed
system.cpu02.iew.exec_stores                   322500                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.686014                       # Inst execution rate
system.cpu02.iew.wb_sent                      5318451                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     5254303                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 4302843                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 5595956                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.661932                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.768920                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts       1740598                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           124                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             251                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      7636607                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.518586                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.214265                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      5519145     72.27%     72.27% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      1307109     17.12%     89.39% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       478597      6.27%     95.66% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       132357      1.73%     97.39% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4        10040      0.13%     97.52% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        75802      0.99%     98.51% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         4427      0.06%     98.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        19911      0.26%     98.83% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        89219      1.17%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      7636607                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            3960235                       # Number of instructions committed
system.cpu02.commit.committedOps              3960235                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                       670415                       # Number of memory references committed
system.cpu02.commit.loads                      534610                       # Number of loads committed
system.cpu02.commit.membars                        14                       # Number of memory barriers committed
system.cpu02.commit.branches                   181201                       # Number of branches committed
system.cpu02.commit.fp_insts                  2857783                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 1403021                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              65802                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass          431      0.01%      0.01% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         726585     18.35%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      1710590     43.19%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult       852197     21.52%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        534624     13.50%     96.57% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite       135806      3.43%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         3960235                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               89219                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   13017614                       # The number of ROB reads
system.cpu02.rob.rob_writes                  11629253                       # The number of ROB writes
system.cpu02.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          1696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     833983                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   3959808                       # Number of Instructions Simulated
system.cpu02.committedOps                     3959808                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.004600                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.004600                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.498853                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.498853                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                3910694                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1938711                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                 4015789                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                2835707                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   185                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           53871                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          60.292061                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1006173                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           53932                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           18.656326                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       570684906                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    60.292061                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.942063                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.942063                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         2307561                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        2307561                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       914502                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        914502                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data        91624                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        91624                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           17                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           14                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1006126                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1006126                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1006126                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1006126                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data        76422                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        76422                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        44163                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        44163                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       120585                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       120585                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       120585                       # number of overall misses
system.cpu02.dcache.overall_misses::total       120585                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   9105007824                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   9105007824                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data   5984217735                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total   5984217735                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        27864                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        27864                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        27864                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        27864                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  15089225559                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  15089225559                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  15089225559                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  15089225559                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data       990924                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       990924                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       135787                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       135787                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      1126711                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1126711                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      1126711                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1126711                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.077122                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.077122                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.325237                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.325237                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.107024                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.107024                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.107024                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.107024                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 119141.187407                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 119141.187407                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 135502.971605                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 135502.971605                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data         6966                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         6966                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 125133.520413                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 125133.520413                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 125133.520413                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 125133.520413                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs       247365                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs            8327                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    29.706377                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets    23.250000                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        49508                       # number of writebacks
system.cpu02.dcache.writebacks::total           49508                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        54507                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        54507                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data        12000                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total        12000                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        66507                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        66507                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        66507                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        66507                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        21915                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        21915                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        32163                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        32163                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data        54078                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total        54078                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data        54078                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total        54078                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   2723588739                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   2723588739                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data   3916337281                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total   3916337281                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   6639926020                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   6639926020                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   6639926020                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   6639926020                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.022116                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.022116                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.236864                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.236864                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.047996                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.047996                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.047996                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.047996                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 124279.659548                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 124279.659548                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 121765.298044                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 121765.298044                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         5805                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 122784.237953                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 122784.237953                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 122784.237953                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 122784.237953                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              48                       # number of replacements
system.cpu02.icache.tags.tagsinuse         319.314707                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            675978                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             414                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1632.797101                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   319.314707                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.623662                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.623662                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          362                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1353316                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1353316                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       675978                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        675978                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       675978                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         675978                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       675978                       # number of overall hits
system.cpu02.icache.overall_hits::total        675978                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          473                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          473                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          473                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          473                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          473                       # number of overall misses
system.cpu02.icache.overall_misses::total          473                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     16017156                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     16017156                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     16017156                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     16017156                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     16017156                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     16017156                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       676451                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       676451                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       676451                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       676451                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       676451                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       676451                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000699                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000699                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000699                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000699                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000699                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000699                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 33862.909091                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 33862.909091                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 33862.909091                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 33862.909091                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 33862.909091                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 33862.909091                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs     1.333333                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           48                       # number of writebacks
system.cpu02.icache.writebacks::total              48                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           59                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           59                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           59                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          414                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          414                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          414                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          414                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          414                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          414                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     12548088                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     12548088                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     12548088                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     12548088                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     12548088                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     12548088                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000612                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000612                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000612                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000612                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000612                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000612                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 30309.391304                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 30309.391304                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 30309.391304                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 30309.391304                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 30309.391304                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 30309.391304                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                239470                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          106459                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             525                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             169895                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                163921                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           96.483711                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 66262                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            89                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             88                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    1065818                       # DTB read hits
system.cpu03.dtb.read_misses                     7486                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                1073304                       # DTB read accesses
system.cpu03.dtb.write_hits                    262786                       # DTB write hits
system.cpu03.dtb.write_misses                   57750                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                320536                       # DTB write accesses
system.cpu03.dtb.data_hits                    1328604                       # DTB hits
system.cpu03.dtb.data_misses                    65236                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                1393840                       # DTB accesses
system.cpu03.itb.fetch_hits                    677799                       # ITB hits
system.cpu03.itb.fetch_misses                      75                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                677874                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        7890666                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            11020                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      6677506                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    239470                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           230184                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     7786375                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                 37181                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        71162                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2302                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                  677799                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 239                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          7889484                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.846381                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.203430                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                6670245     84.55%     84.55% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  24729      0.31%     84.86% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                 241977      3.07%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  19041      0.24%     88.17% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 248929      3.16%     91.32% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  41572      0.53%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  77712      0.99%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  80380      1.02%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 484899      6.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            7889484                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.030349                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.846254                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 181189                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             6874803                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  256413                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              487567                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                18350                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              66258                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 252                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              5862620                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1057                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                18350                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 293741                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles               3169193                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         9712                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  553227                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             3774099                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              5715324                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              2105472                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              1574432                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                67221                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           5062059                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             8419297                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        4402417                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups         4016875                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps             3658617                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                1403442                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              164                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          150                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3297224                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            1096007                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores            433839                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads          355772                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores         163209                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  5701610                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               175                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                 5410623                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            5612                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined       1769211                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       734850                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      7889484                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.685802                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.143475                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           4572728     57.96%     57.96% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           2212372     28.04%     86.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            681275      8.64%     94.64% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            189914      2.41%     97.04% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             89403      1.13%     98.18% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5             51491      0.65%     98.83% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6             33727      0.43%     99.26% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             20062      0.25%     99.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             38512      0.49%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       7889484                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  5543     18.11%     18.11% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult               8230     26.89%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     45.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                16186     52.88%     97.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 651      2.13%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1451052     26.82%     26.82% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                  6      0.00%     26.82% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     26.82% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           1711019     31.62%     58.44% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     58.44% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     58.44% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult           852317     15.75%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.19% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            1075060     19.87%     94.06% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite            321165      5.94%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total              5410623                       # Type of FU issued
system.cpu03.iq.rate                         0.685699                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                     30610                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.005657                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         13021804                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         4610738                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2385987                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads           5725148                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes          2860324                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses      2858423                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2574539                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses               2866690                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           2787                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads       571494                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores       302048                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked        82700                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                18350                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles               1132316                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              706031                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           5702650                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             104                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             1096007                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts             433839                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              148                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                44270                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents              555890                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           57                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          290                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                347                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts             5407918                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             1073304                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            2705                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                         865                       # number of nop insts executed
system.cpu03.iew.exec_refs                    1393840                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 215608                       # Number of branches executed
system.cpu03.iew.exec_stores                   320536                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.685356                       # Inst execution rate
system.cpu03.iew.wb_sent                      5310298                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     5244410                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 4297420                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 5595183                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.664635                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.768057                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts       1763221                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             285                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      7587632                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.518343                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.208011                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      5474076     72.14%     72.14% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      1307551     17.23%     89.38% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       477757      6.30%     95.67% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       132292      1.74%     97.42% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         9571      0.13%     97.54% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        76034      1.00%     98.55% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         4326      0.06%     98.60% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        19555      0.26%     98.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        86470      1.14%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      7587632                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            3932996                       # Number of instructions committed
system.cpu03.commit.committedOps              3932996                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                       656304                       # Number of memory references committed
system.cpu03.commit.loads                      524513                       # Number of loads committed
system.cpu03.commit.membars                        20                       # Number of memory barriers committed
system.cpu03.commit.branches                   179215                       # Number of branches committed
system.cpu03.commit.fp_insts                  2857826                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 1375752                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              65794                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          426      0.01%      0.01% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         713418     18.14%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      1710617     43.49%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult       852209     21.67%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        524533     13.34%     96.65% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         3932996                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               86470                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   12963301                       # The number of ROB reads
system.cpu03.rob.rob_writes                  11623103                       # The number of ROB writes
system.cpu03.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          1182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     881147                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   3932574                       # Number of Instructions Simulated
system.cpu03.committedOps                     3932574                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.006489                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.006489                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.498383                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.498383                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                3872264                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1932739                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                 4015851                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                2835751                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   329                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           52000                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          60.140962                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1006324                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           52062                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           19.329338                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle       590201316                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    60.140962                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.939703                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.939703                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         2290348                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        2290348                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       917064                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        917064                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data        89195                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        89195                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           25                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           17                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1006259                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1006259                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1006259                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1006259                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data        70197                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        70197                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        42572                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        42572                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            2                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            7                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       112769                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       112769                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       112769                       # number of overall misses
system.cpu03.dcache.overall_misses::total       112769                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   8690879124                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   8690879124                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data   5744624004                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total   5744624004                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        13932                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        44118                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        44118                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  14435503128                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  14435503128                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  14435503128                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  14435503128                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data       987261                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       987261                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      1119028                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1119028                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      1119028                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1119028                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.071103                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.071103                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.323085                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.323085                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.291667                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.291667                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.100774                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.100774                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.100774                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.100774                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 123806.987820                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 123806.987820                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 134939.021047                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 134939.021047                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6302.571429                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6302.571429                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 128009.498426                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 128009.498426                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 128009.498426                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 128009.498426                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs       203637                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          292                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs            6774                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    30.061559                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    24.333333                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        47847                       # number of writebacks
system.cpu03.dcache.writebacks::total           47847                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        49920                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        49920                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data        10639                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total        10639                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        60559                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        60559                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        60559                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        60559                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        20277                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        20277                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        31933                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        31933                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            7                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data        52210                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total        52210                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data        52210                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total        52210                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   2532802770                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   2532802770                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data   3826250152                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total   3826250152                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        35991                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        35991                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   6359052922                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   6359052922                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   6359052922                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   6359052922                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.020539                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.020539                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.242344                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.242344                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.291667                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.291667                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.046657                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.046657                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.046657                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.046657                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 124910.133156                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 124910.133156                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 119821.192873                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 119821.192873                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  5141.571429                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  5141.571429                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 121797.604329                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 121797.604329                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 121797.604329                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 121797.604329                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              84                       # number of replacements
system.cpu03.icache.tags.tagsinuse         327.659563                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            677290                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             455                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1488.549451                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   327.659563                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.639960                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.639960                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1356053                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1356053                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       677290                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        677290                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       677290                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         677290                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       677290                       # number of overall hits
system.cpu03.icache.overall_hits::total        677290                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          509                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          509                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          509                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          509                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          509                       # number of overall misses
system.cpu03.icache.overall_misses::total          509                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      9594504                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      9594504                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      9594504                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      9594504                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      9594504                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      9594504                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       677799                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       677799                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       677799                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       677799                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       677799                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       677799                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000751                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000751                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000751                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000751                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000751                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000751                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 18849.713163                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 18849.713163                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 18849.713163                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 18849.713163                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 18849.713163                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 18849.713163                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu03.icache.writebacks::total              84                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           54                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           54                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           54                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          455                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          455                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          455                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      8302311                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      8302311                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      8302311                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      8302311                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      8302311                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      8302311                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000671                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000671                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000671                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000671                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 18246.837363                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 18246.837363                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 18246.837363                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 18246.837363                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 18246.837363                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 18246.837363                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                245018                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          111892                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             474                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             173712                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                166408                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           95.795339                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 66337                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            52                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             52                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    1187647                       # DTB read hits
system.cpu04.dtb.read_misses                     6669                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                1194316                       # DTB read accesses
system.cpu04.dtb.write_hits                    274069                       # DTB write hits
system.cpu04.dtb.write_misses                   57632                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                331701                       # DTB write accesses
system.cpu04.dtb.data_hits                    1461716                       # DTB hits
system.cpu04.dtb.data_misses                    64301                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                1526017                       # DTB accesses
system.cpu04.itb.fetch_hits                    681104                       # ITB hits
system.cpu04.itb.fetch_misses                      71                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                681175                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        7974385                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            10613                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      6720633                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    245018                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           232745                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     7872235                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                 36649                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        69674                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2004                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                  681104                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 203                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          7972882                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.842936                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.198808                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                6744886     84.60%     84.60% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  24853      0.31%     84.91% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                 243971      3.06%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  18534      0.23%     88.20% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 252447      3.17%     91.37% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  41281      0.52%     91.89% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  79792      1.00%     92.89% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  79653      1.00%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 487465      6.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            7972882                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.030726                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.842778                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 182277                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             6952409                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  256541                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              493876                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                18105                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              66311                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 231                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              5915726                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 915                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                18105                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 296737                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles               3223932                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        10255                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  557792                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             3796387                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              5770985                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              2113812                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              1588268                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                70206                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           5103645                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             8490532                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        4473624                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups         4016904                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps             3716989                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                1386656                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              204                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3332142                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            1115681                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores            440647                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads          358422                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores         136838                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  5757587                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               199                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 5577637                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            5713                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       1748490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       713078                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      7972882                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.699576                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.160365                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           4597760     57.67%     57.67% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           2228291     27.95%     85.62% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            693691      8.70%     94.32% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            192937      2.42%     96.74% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            108584      1.36%     98.10% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5             58190      0.73%     98.83% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6             34737      0.44%     99.26% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             20091      0.25%     99.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             38601      0.48%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       7972882                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  5268      9.81%      9.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      9.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      9.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      9.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      9.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      9.81% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult               8233     15.33%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     25.14% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                39384     73.32%     98.46% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 827      1.54%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1484716     26.62%     26.62% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  6      0.00%     26.62% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     26.62% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           1712072     30.70%     57.31% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     57.31% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     57.31% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult           852329     15.28%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.60% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            1196132     21.45%     94.04% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite            332378      5.96%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              5577637                       # Type of FU issued
system.cpu04.iq.rate                         0.699444                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                     53712                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.009630                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         13460293                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         4644966                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2455399                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads           5727288                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes          2861367                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses      2859488                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2763584                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses               2867761                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           2803                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads       564678                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       298687                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked       183504                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                18105                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles               1144313                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              741740                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           5758667                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              96                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             1115681                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts             440647                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              182                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                44839                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents              590717                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           61                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          237                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                298                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             5574839                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             1194316                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            2798                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                         881                       # number of nop insts executed
system.cpu04.iew.exec_refs                    1526017                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 221428                       # Number of branches executed
system.cpu04.iew.exec_stores                   331701                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.699093                       # Inst execution rate
system.cpu04.iew.wb_sent                      5379806                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     5314887                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 4341115                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 5634789                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.666495                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.770413                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts       1746285                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             255                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      7674804                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.522452                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.220889                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      5539595     72.18%     72.18% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      1315574     17.14%     89.32% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       481133      6.27%     95.59% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       132741      1.73%     97.32% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4        11206      0.15%     97.47% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        78406      1.02%     98.49% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         6407      0.08%     98.57% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        19576      0.26%     98.83% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        90166      1.17%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      7674804                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            4009719                       # Number of instructions committed
system.cpu04.commit.committedOps              4009719                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                       692963                       # Number of memory references committed
system.cpu04.commit.loads                      551003                       # Number of loads committed
system.cpu04.commit.membars                        14                       # Number of memory barriers committed
system.cpu04.commit.branches                   185343                       # Number of branches committed
system.cpu04.commit.fp_insts                  2858889                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 1452416                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              65825                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         752428     18.77%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      1711664     42.69%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult       852221     21.25%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        551017     13.74%     96.46% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite       141960      3.54%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         4009719                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               90166                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   13109268                       # The number of ROB reads
system.cpu04.rob.rob_writes                  11740386                       # The number of ROB writes
system.cpu04.timesIdled                            64                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     797428                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   4009296                       # Number of Instructions Simulated
system.cpu04.committedOps                     4009296                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.988974                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.988974                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.502772                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.502772                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                4062154                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1984481                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                 4015905                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                2835788                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   181                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           58059                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          60.076086                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1024638                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           58121                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           17.629394                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle       747625950                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    60.076086                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.938689                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.938689                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         2365003                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        2365003                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       930684                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        930684                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data        93908                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        93908                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           16                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           14                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1024592                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1024592                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1024592                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1024592                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data        80714                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        80714                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        48036                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        48036                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            3                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            2                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       128750                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       128750                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       128750                       # number of overall misses
system.cpu04.dcache.overall_misses::total       128750                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   8814188934                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   8814188934                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data   6665088250                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total   6665088250                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        20898                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        11610                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  15479277184                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  15479277184                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  15479277184                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  15479277184                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      1011398                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1011398                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       141944                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       141944                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      1153342                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1153342                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      1153342                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1153342                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.079804                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.079804                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.338415                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.338415                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.111632                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.111632                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.111632                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.111632                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 109202.727334                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 109202.727334                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 138751.941252                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 138751.941252                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data         6966                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         5805                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 120227.395604                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 120227.395604                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 120227.395604                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 120227.395604                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs       272853                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          376                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs           11356                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    24.027210                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets    28.923077                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        53639                       # number of writebacks
system.cpu04.dcache.writebacks::total           53639                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        55202                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        55202                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        15281                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        15281                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        70483                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        70483                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        70483                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        70483                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        25512                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        25512                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        32755                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        32755                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data        58267                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total        58267                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data        58267                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total        58267                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   2753573886                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   2753573886                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data   4001354776                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total   4001354776                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   6754928662                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   6754928662                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   6754928662                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   6754928662                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.025224                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.025224                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.230760                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.230760                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.050520                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.050520                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.050520                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.050520                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 107932.497883                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 107932.497883                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 122160.121386                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 122160.121386                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         4644                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 115930.606724                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 115930.606724                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 115930.606724                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 115930.606724                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              46                       # number of replacements
system.cpu04.icache.tags.tagsinuse         304.523605                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            680665                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1714.521411                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   304.523605                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.594773                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.594773                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1362605                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1362605                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       680665                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        680665                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       680665                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         680665                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       680665                       # number of overall hits
system.cpu04.icache.overall_hits::total        680665                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          439                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          439                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          439                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          439                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          439                       # number of overall misses
system.cpu04.icache.overall_misses::total          439                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     10162233                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     10162233                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     10162233                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     10162233                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     10162233                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     10162233                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       681104                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       681104                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       681104                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       681104                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       681104                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       681104                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000645                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000645                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000645                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000645                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000645                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000645                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 23148.594533                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 23148.594533                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 23148.594533                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 23148.594533                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 23148.594533                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 23148.594533                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu04.icache.writebacks::total              46                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           42                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           42                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           42                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          397                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          397                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          397                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      8433504                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      8433504                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      8433504                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      8433504                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      8433504                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      8433504                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000583                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000583                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000583                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000583                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 21243.083123                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 21243.083123                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 21243.083123                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 21243.083123                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 21243.083123                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 21243.083123                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                239689                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          106714                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             525                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             170120                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                164194                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           96.516577                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 66255                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            86                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             85                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    1068510                       # DTB read hits
system.cpu05.dtb.read_misses                     6866                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                1075376                       # DTB read accesses
system.cpu05.dtb.write_hits                    265599                       # DTB write hits
system.cpu05.dtb.write_misses                   59488                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                325087                       # DTB write accesses
system.cpu05.dtb.data_hits                    1334109                       # DTB hits
system.cpu05.dtb.data_misses                    66354                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                1400463                       # DTB accesses
system.cpu05.itb.fetch_hits                    678932                       # ITB hits
system.cpu05.itb.fetch_misses                      72                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                679004                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        7878215                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            11257                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      6691133                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    239689                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           230450                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     7776304                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                 37373                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        68582                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2116                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                  678932                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 238                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          7876981                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.849454                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.207249                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                6655600     84.49%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  25070      0.32%     84.81% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                 242496      3.08%     87.89% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  18684      0.24%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 248526      3.16%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  41844      0.53%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  77760      0.99%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  80873      1.03%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 486128      6.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            7876981                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.030424                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.849321                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 181201                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             6863721                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  257514                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              487517                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                18446                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              66239                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 248                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              5870369                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1006                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                18446                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 293628                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles               3149619                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         9879                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  554315                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             3782512                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              5724290                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              2100934                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              1583084                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                67166                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           5069151                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             8433193                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        4416250                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups         4016938                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps             3658675                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                1410476                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              160                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3297440                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            1099047                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores            435540                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads          361088                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores         177412                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  5710992                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                 5425467                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5409                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       1778526                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       724305                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      7876981                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.688775                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.142168                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           4546449     57.72%     57.72% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           2218799     28.17%     85.89% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            689759      8.76%     94.64% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            190787      2.42%     97.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4             89400      1.13%     98.20% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5             50902      0.65%     98.85% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6             32169      0.41%     99.25% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             20063      0.25%     99.51% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             38653      0.49%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       7876981                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  5445     18.58%     18.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     18.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     18.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     18.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     18.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     18.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult               8231     28.08%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     46.66% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                15000     51.17%     97.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 636      2.17%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1459103     26.89%     26.89% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  6      0.00%     26.89% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     26.89% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           1711020     31.54%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult           852329     15.71%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.14% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            1077213     19.85%     94.00% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite            325792      6.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total              5425467                       # Type of FU issued
system.cpu05.iq.rate                         0.688667                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                     29312                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.005403                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         13037451                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         4629439                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2402971                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads           5725185                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes          2860319                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses      2858448                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2588066                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses               2866709                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           2948                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads       574528                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       303749                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked        78833                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                18446                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles               1125783                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              692089                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           5712010                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             118                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             1099047                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts             435540                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              143                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                44214                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents              542009                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          285                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                337                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts             5422620                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             1075376                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            2847                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                         847                       # number of nop insts executed
system.cpu05.iew.exec_refs                    1400463                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 215760                       # Number of branches executed
system.cpu05.iew.exec_stores                   325087                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.688306                       # Inst execution rate
system.cpu05.iew.wb_sent                      5328431                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     5261419                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 4311202                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 5612399                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.667844                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.768157                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts       1775390                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             285                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      7576095                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.519141                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.208042                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      5460969     72.08%     72.08% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      1309229     17.28%     89.36% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       477775      6.31%     95.67% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       132374      1.75%     97.42% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         9566      0.13%     97.54% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        76255      1.01%     98.55% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         4294      0.06%     98.61% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        19208      0.25%     98.86% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        86425      1.14%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      7576095                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            3933060                       # Number of instructions committed
system.cpu05.commit.committedOps              3933060                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                       656310                       # Number of memory references committed
system.cpu05.commit.loads                      524519                       # Number of loads committed
system.cpu05.commit.membars                        20                       # Number of memory barriers committed
system.cpu05.commit.branches                   179221                       # Number of branches committed
system.cpu05.commit.fp_insts                  2857869                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 1375776                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              65795                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         713436     18.14%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      1710644     43.49%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult       852221     21.67%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        524539     13.34%     96.65% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         3933060                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               86425                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   12962833                       # The number of ROB reads
system.cpu05.rob.rob_writes                  11649180                       # The number of ROB writes
system.cpu05.timesIdled                            54                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     893598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   3932637                       # Number of Instructions Simulated
system.cpu05.committedOps                     3932637                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.003291                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.003291                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.499179                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.499179                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                3896566                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1946555                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                 4015913                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                2835794                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   293                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           52033                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          59.905989                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1011729                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           52095                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           19.420847                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       628189236                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    59.905989                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.936031                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.936031                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         2302707                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        2302707                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       922892                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        922892                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data        88772                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        88772                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           25                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           18                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1011664                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1011664                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1011664                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1011664                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data        70538                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        70538                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        42995                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        42995                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       113533                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       113533                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       113533                       # number of overall misses
system.cpu05.dcache.overall_misses::total       113533                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   8537131377                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   8537131377                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data   6022349579                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total   6022349579                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        19737                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        19737                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        37152                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        37152                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  14559480956                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  14559480956                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  14559480956                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  14559480956                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data       993430                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       993430                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      1125197                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1125197                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      1125197                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1125197                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.071004                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.071004                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.326296                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.326296                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.100901                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.100901                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.100901                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.100901                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 121028.826689                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 121028.826689                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 140070.928689                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 140070.928689                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  9868.500000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  9868.500000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         6192                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         6192                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 128240.079589                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 128240.079589                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 128240.079589                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 128240.079589                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs       198329                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          298                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs            6576                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    30.159519                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets    27.090909                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        47914                       # number of writebacks
system.cpu05.dcache.writebacks::total           47914                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        50202                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        50202                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        11099                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        11099                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        61301                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        61301                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        61301                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        61301                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        20336                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        20336                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        31896                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        31896                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data        52232                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total        52232                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data        52232                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total        52232                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   2510409402                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   2510409402                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data   3818053002                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total   3818053002                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        30186                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        30186                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   6328462404                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   6328462404                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   6328462404                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   6328462404                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.020470                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.020470                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.242064                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.242064                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.046420                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.046420                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.046420                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.046420                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 123446.567762                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 123446.567762                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 119703.191685                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 119703.191685                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         5031                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         5031                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 121160.637234                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 121160.637234                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 121160.637234                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 121160.637234                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              83                       # number of replacements
system.cpu05.icache.tags.tagsinuse         325.455578                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            678429                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             453                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1497.635762                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   325.455578                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.635655                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.635655                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          367                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1358317                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1358317                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       678429                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        678429                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       678429                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         678429                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       678429                       # number of overall hits
system.cpu05.icache.overall_hits::total        678429                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          503                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          503                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          503                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          503                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          503                       # number of overall misses
system.cpu05.icache.overall_misses::total          503                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     10293426                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     10293426                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     10293426                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     10293426                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     10293426                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     10293426                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       678932                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       678932                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       678932                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       678932                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       678932                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       678932                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000741                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000741                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000741                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000741                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000741                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000741                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 20464.067594                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 20464.067594                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 20464.067594                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 20464.067594                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 20464.067594                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 20464.067594                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           83                       # number of writebacks
system.cpu05.icache.writebacks::total              83                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           50                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           50                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           50                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          453                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          453                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          453                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      8404479                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      8404479                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      8404479                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      8404479                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      8404479                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      8404479                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000667                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000667                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000667                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000667                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 18552.933775                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 18552.933775                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 18552.933775                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 18552.933775                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 18552.933775                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 18552.933775                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                243330                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          110382                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             468                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             172647                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                165930                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           96.109402                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 66268                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    1117931                       # DTB read hits
system.cpu06.dtb.read_misses                     6968                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                1124899                       # DTB read accesses
system.cpu06.dtb.write_hits                    269601                       # DTB write hits
system.cpu06.dtb.write_misses                   57897                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                327498                       # DTB write accesses
system.cpu06.dtb.data_hits                    1387532                       # DTB hits
system.cpu06.dtb.data_misses                    64865                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                1452397                       # DTB accesses
system.cpu06.itb.fetch_hits                    681450                       # ITB hits
system.cpu06.itb.fetch_misses                      74                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                681524                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        7955490                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            10726                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      6721106                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    243330                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           232198                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     7852074                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 37015                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        70410                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2065                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                  681450                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 198                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          7953814                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.845017                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.201598                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                6726027     84.56%     84.56% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  25509      0.32%     84.88% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 242953      3.05%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  20037      0.25%     88.19% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 250005      3.14%     91.33% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  42282      0.53%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  78429      0.99%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  81000      1.02%     93.87% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 487572      6.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            7953814                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.030586                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.844839                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 181752                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             6933904                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  258275                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              491185                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                18288                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              66238                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 227                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              5907096                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 901                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                18288                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 295632                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles               3199581                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         7956                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  557433                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             3804514                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              5761401                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                  15                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              2107590                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              1607478                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                61574                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           5096498                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             8480218                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        4463213                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups         4017001                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps             3695317                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                1401181                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              172                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          160                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 3319011                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            1111385                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores            439626                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads          361906                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores         155965                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  5747966                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               173                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 5496056                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            5545                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       1766716                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       729072                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      7953814                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.690996                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.150132                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           4603950     57.88%     57.88% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           2222656     27.94%     85.83% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            690830      8.69%     94.51% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            191940      2.41%     96.93% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4             96486      1.21%     98.14% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5             54717      0.69%     98.83% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6             34618      0.44%     99.26% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             20253      0.25%     99.52% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             38364      0.48%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       7953814                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  5557     14.33%     14.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     14.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     14.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     14.33% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult               8233     21.24%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     35.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                24133     62.25%     97.82% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 845      2.18%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1476758     26.87%     26.87% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  6      0.00%     26.87% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     26.87% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           1712104     31.15%     58.02% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     58.02% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     58.02% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult           852341     15.51%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            1126659     20.50%     94.03% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite            328184      5.97%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              5496056                       # Type of FU issued
system.cpu06.iq.rate                         0.690851                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                     38768                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.007054                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         13262850                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         4653443                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2435206                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads           5727389                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes          2861478                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses      2859535                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2667008                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses               2867812                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           2779                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads       570642                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       301777                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked       118907                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                18288                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles               1146358                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              721651                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           5749012                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             101                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             1111385                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts             439626                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              156                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                44930                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents              570729                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           58                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          238                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                296                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             5493297                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             1124899                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            2759                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                         873                       # number of nop insts executed
system.cpu06.iew.exec_refs                    1452397                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 219613                       # Number of branches executed
system.cpu06.iew.exec_stores                   327498                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.690504                       # Inst execution rate
system.cpu06.iew.wb_sent                      5360231                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     5294741                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 4329075                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 5625769                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.665546                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.769508                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts       1764185                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           123                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             249                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      7652596                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.520325                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.216076                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      5526286     72.21%     72.21% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      1311421     17.14%     89.35% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       480164      6.27%     95.63% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       132615      1.73%     97.36% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4        10035      0.13%     97.49% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        77447      1.01%     98.50% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         6332      0.08%     98.58% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        19495      0.25%     98.84% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        88801      1.16%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      7652596                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            3981834                       # Number of instructions committed
system.cpu06.commit.committedOps              3981834                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                       678592                       # Number of memory references committed
system.cpu06.commit.loads                      540743                       # Number of loads committed
system.cpu06.commit.membars                        14                       # Number of memory barriers committed
system.cpu06.commit.branches                   183248                       # Number of branches committed
system.cpu06.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 1424522                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              65805                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass          415      0.01%      0.01% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         738887     18.56%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      1711691     42.99%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult       852233     21.40%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        540757     13.58%     96.54% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite       137849      3.46%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         3981834                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               88801                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   13076126                       # The number of ROB reads
system.cpu06.rob.rob_writes                  11722818                       # The number of ROB writes
system.cpu06.timesIdled                            72                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     816323                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   3981423                       # Number of Instructions Simulated
system.cpu06.committedOps                     3981423                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.998152                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.998152                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.500462                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.500462                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                3974447                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1970135                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                 4015967                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                2835833                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   162                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           54573                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          59.841195                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1019908                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           54635                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           18.667667                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       775705896                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    59.841195                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.935019                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.935019                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         2338827                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        2338827                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       927359                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        927359                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data        92504                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        92504                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           17                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           13                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1019863                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1019863                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1019863                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1019863                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data        76816                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        76816                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        45329                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        45329                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       122145                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       122145                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       122145                       # number of overall misses
system.cpu06.dcache.overall_misses::total       122145                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   8909403705                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   8909403705                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data   6582348130                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total   6582348130                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        18576                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        23220                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  15491751835                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  15491751835                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  15491751835                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  15491751835                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      1004175                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1004175                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       137833                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       137833                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      1142008                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1142008                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      1142008                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1142008                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.076497                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.076497                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.328869                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.328869                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.106956                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.106956                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.106956                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.106956                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 115983.697472                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 115983.697472                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 145212.736438                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 145212.736438                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data         9288                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         7740                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         7740                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 126830.830857                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 126830.830857                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 126830.830857                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 126830.830857                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs       216700                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          178                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs            8078                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             6                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    26.825947                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    29.666667                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        50021                       # number of writebacks
system.cpu06.dcache.writebacks::total           50021                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        54221                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        54221                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        13166                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        13166                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        67387                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        67387                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        67387                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        67387                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        22595                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        22595                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        32163                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        32163                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data        54758                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total        54758                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data        54758                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total        54758                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   2671429653                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   2671429653                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data   3896981631                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total   3896981631                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        19737                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        19737                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   6568411284                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   6568411284                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   6568411284                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   6568411284                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.022501                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.022501                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.233348                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.233348                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.047949                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.047949                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.047949                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.047949                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 118231.009206                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 118231.009206                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 121163.499394                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 121163.499394                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         6579                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         6579                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 119953.454911                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 119953.454911                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 119953.454911                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 119953.454911                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              46                       # number of replacements
system.cpu06.icache.tags.tagsinuse         304.139046                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            681010                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             398                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1711.080402                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   304.139046                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.594022                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.594022                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1363298                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1363298                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       681010                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        681010                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       681010                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         681010                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       681010                       # number of overall hits
system.cpu06.icache.overall_hits::total        681010                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          440                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          440                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          440                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          440                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          440                       # number of overall misses
system.cpu06.icache.overall_misses::total          440                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      9920745                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      9920745                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      9920745                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      9920745                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      9920745                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      9920745                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       681450                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       681450                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       681450                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       681450                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       681450                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       681450                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000646                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000646                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000646                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000646                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000646                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000646                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 22547.147727                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 22547.147727                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 22547.147727                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 22547.147727                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 22547.147727                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 22547.147727                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu06.icache.writebacks::total              46                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           42                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           42                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           42                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          398                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          398                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          398                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          398                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          398                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      7926147                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      7926147                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      7926147                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      7926147                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      7926147                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      7926147                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000584                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000584                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000584                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000584                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000584                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000584                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 19914.942211                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 19914.942211                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 19914.942211                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 19914.942211                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 19914.942211                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 19914.942211                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                242465                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          109453                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             524                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             172319                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                165852                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           96.247077                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 66257                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            95                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    1077053                       # DTB read hits
system.cpu07.dtb.read_misses                     7460                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                1084513                       # DTB read accesses
system.cpu07.dtb.write_hits                    266783                       # DTB write hits
system.cpu07.dtb.write_misses                   58821                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                325604                       # DTB write accesses
system.cpu07.dtb.data_hits                    1343836                       # DTB hits
system.cpu07.dtb.data_misses                    66281                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                1410117                       # DTB accesses
system.cpu07.itb.fetch_hits                    683464                       # ITB hits
system.cpu07.itb.fetch_misses                      81                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                683545                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        7890632                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            11211                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      6740607                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    242465                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           232110                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     7787961                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 37723                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        68950                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2389                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                  683464                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 238                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          7889407                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.854387                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.212966                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                6659194     84.41%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  25206      0.32%     84.73% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                 244943      3.10%     87.83% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  17676      0.22%     88.06% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 250992      3.18%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  41056      0.52%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  79684      1.01%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  80113      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 490543      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            7889407                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.030728                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.854254                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 183061                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             6868378                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  259415                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              490982                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                18621                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              66272                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 251                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              5912584                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1025                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                18621                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 296776                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles               3124594                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         9179                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  558991                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             3812296                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              5763943                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                  13                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              2104366                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              1623254                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                57336                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           5098781                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             8487964                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        4470958                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups         4017001                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps             3674106                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                1424675                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              163                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          150                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3312521                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            1110932                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores            440565                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads          362712                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores         155452                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  5750726                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               172                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 5452977                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            5581                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       1796679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       744260                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      7889407                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.691177                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.147062                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           4553226     57.71%     57.71% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           2218578     28.12%     85.83% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            689121      8.73%     94.57% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            193260      2.45%     97.02% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4             90000      1.14%     98.16% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5             52205      0.66%     98.82% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6             34308      0.43%     99.26% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             20168      0.26%     99.51% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             38541      0.49%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       7889407                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  5268     17.95%     17.95% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     17.95% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     17.95% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     17.95% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     17.95% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     17.95% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult               8233     28.06%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     46.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                14965     51.00%     97.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 875      2.98%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1475927     27.07%     27.07% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  6      0.00%     27.07% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     27.07% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           1712131     31.40%     58.46% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     58.46% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     58.46% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult           852341     15.63%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.10% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            1086271     19.92%     94.02% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite            326297      5.98%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              5452977                       # Type of FU issued
system.cpu07.iq.rate                         0.691070                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                     29341                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.005381                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         13102828                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         4686106                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2428143                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads           5727455                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes          2861538                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses      2859577                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2614469                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses               2867845                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           2773                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads       580263                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       306726                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked        79870                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                18621                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles               1121025                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              674472                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           5751770                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             125                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             1110932                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts             440565                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              145                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                44180                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents              524391                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           57                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          291                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                348                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             5450193                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             1084513                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2784                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                         872                       # number of nop insts executed
system.cpu07.iew.exec_refs                    1410117                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 218318                       # Number of branches executed
system.cpu07.iew.exec_stores                   325604                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.690717                       # Inst execution rate
system.cpu07.iew.wb_sent                      5354649                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     5287720                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 4327663                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 5634018                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.670126                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.768131                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts       1790010                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             284                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      7586200                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.521294                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.212622                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      5465859     72.05%     72.05% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      1310259     17.27%     89.32% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       479021      6.31%     95.64% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       132380      1.75%     97.38% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         9510      0.13%     97.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        76692      1.01%     98.52% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         6381      0.08%     98.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        19369      0.26%     98.86% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        86729      1.14%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      7586200                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            3954642                       # Number of instructions committed
system.cpu07.commit.committedOps              3954642                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                       664508                       # Number of memory references committed
system.cpu07.commit.loads                      530669                       # Number of loads committed
system.cpu07.commit.membars                        20                       # Number of memory barriers committed
system.cpu07.commit.branches                   181277                       # Number of branches committed
system.cpu07.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 1397323                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              65796                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         725761     18.35%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      1711691     43.28%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult       852233     21.55%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        530689     13.42%     96.62% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite       133839      3.38%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         3954642                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               86729                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   13006535                       # The number of ROB reads
system.cpu07.rob.rob_writes                  11723541                       # The number of ROB writes
system.cpu07.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1225                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     881181                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   3954219                       # Number of Instructions Simulated
system.cpu07.committedOps                     3954219                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.995497                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.995497                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.501128                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.501128                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                3932095                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1966623                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                2835833                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   297                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           52556                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          59.673430                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1020702                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           52618                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           19.398343                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       666314154                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    59.673430                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.932397                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.932397                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         2322444                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        2322444                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       928713                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        928713                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data        91926                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        91926                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           25                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           18                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1020639                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1020639                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1020639                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1020639                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data        72277                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        72277                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        41889                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        41889                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       114166                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       114166                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       114166                       # number of overall misses
system.cpu07.dcache.overall_misses::total       114166                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   8541031176                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   8541031176                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   5742439646                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   5742439646                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        16254                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        37152                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        37152                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  14283470822                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  14283470822                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  14283470822                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  14283470822                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      1000990                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1000990                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       133815                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       133815                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      1134805                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1134805                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      1134805                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1134805                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.072206                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.072206                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.313037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.313037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.100604                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.100604                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.100604                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.100604                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 118170.803658                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 118170.803658                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 137087.054979                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 137087.054979                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data         8127                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         6192                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         6192                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 125111.423909                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 125111.423909                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 125111.423909                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 125111.423909                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs       182863                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          163                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs            6457                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    28.320118                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets    13.583333                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        48343                       # number of writebacks
system.cpu07.dcache.writebacks::total           48343                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        51432                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        51432                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data         9983                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total         9983                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        61415                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        61415                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        61415                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        61415                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data        20845                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total        20845                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        31906                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        31906                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data        52751                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total        52751                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data        52751                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total        52751                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   2501244468                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   2501244468                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data   3804218594                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total   3804218594                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        30186                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        30186                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   6305463062                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   6305463062                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   6305463062                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   6305463062                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.020824                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.020824                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.238434                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.238434                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.046485                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.046485                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.046485                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.046485                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 119992.538642                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 119992.538642                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 119232.075284                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 119232.075284                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         5031                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         5031                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 119532.578757                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 119532.578757                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 119532.578757                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 119532.578757                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              86                       # number of replacements
system.cpu07.icache.tags.tagsinuse         326.070386                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            682954                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1491.165939                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   326.070386                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.636856                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.636856                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1367386                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1367386                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       682954                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        682954                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       682954                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         682954                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       682954                       # number of overall hits
system.cpu07.icache.overall_hits::total        682954                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          510                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          510                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          510                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          510                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          510                       # number of overall misses
system.cpu07.icache.overall_misses::total          510                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      9903330                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      9903330                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      9903330                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      9903330                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      9903330                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      9903330                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       683464                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       683464                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       683464                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       683464                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       683464                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       683464                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000746                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000746                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000746                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000746                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000746                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000746                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 19418.294118                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 19418.294118                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 19418.294118                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 19418.294118                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 19418.294118                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 19418.294118                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu07.icache.writebacks::total              86                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           52                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           52                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           52                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          458                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          458                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          458                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      7785666                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      7785666                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      7785666                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      7785666                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      7785666                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      7785666                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000670                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000670                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000670                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000670                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000670                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000670                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 16999.270742                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 16999.270742                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 16999.270742                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 16999.270742                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 16999.270742                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 16999.270742                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                250585                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          117269                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             487                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             178085                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                169759                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           95.324704                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 66429                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            53                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             53                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    1243460                       # DTB read hits
system.cpu08.dtb.read_misses                     6985                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                1250445                       # DTB read accesses
system.cpu08.dtb.write_hits                    281236                       # DTB write hits
system.cpu08.dtb.write_misses                   58789                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                340025                       # DTB write accesses
system.cpu08.dtb.data_hits                    1524696                       # DTB hits
system.cpu08.dtb.data_misses                    65774                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                1590470                       # DTB accesses
system.cpu08.itb.fetch_hits                    689621                       # ITB hits
system.cpu08.itb.fetch_misses                      67                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                689688                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        8024927                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            10867                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      6819000                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    250585                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           236188                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     7922276                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                 37311                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        69312                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         1987                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                  689621                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 201                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          8023129                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.849918                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.207879                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                6778375     84.49%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  27027      0.34%     84.82% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                 244393      3.05%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  21010      0.26%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 251995      3.14%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  43028      0.54%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  79079      0.99%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  83213      1.04%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 495009      6.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            8023129                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.031226                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.849727                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 184007                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             6989721                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  265132                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              496521                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                18436                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              66355                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 228                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              5998401                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 888                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                18436                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 299715                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles               3212160                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         9257                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  567375                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             3846874                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              5851279                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 171                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              2121555                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              1642939                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                64666                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           5165002                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             8602749                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        4585703                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups         4017042                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps             3754224                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                1410778                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              233                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 3351154                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            1141809                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores            451879                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads          362238                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores         177508                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  5837474                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               226                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 5681417                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            5883                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       1778801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       729315                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      8023129                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.708130                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.179445                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           4627050     57.67%     57.67% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           2228047     27.77%     85.44% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            692501      8.63%     94.07% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            197440      2.46%     96.53% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            115268      1.44%     97.97% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5             63949      0.80%     98.77% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6             37264      0.46%     99.23% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             21233      0.26%     99.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             40377      0.50%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       8023129                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  5309      8.34%      8.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      8.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      8.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      8.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      8.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      8.34% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult               8235     12.94%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     21.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                48398     76.03%     97.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1716      2.70%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1522960     26.81%     26.81% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  6      0.00%     26.81% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     26.81% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           1713170     30.15%     56.96% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     56.96% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     56.96% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult           852353     15.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.96% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            1252214     22.04%     94.00% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite            340710      6.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              5681417                       # Type of FU issued
system.cpu08.iq.rate                         0.707971                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                     63658                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.011205                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         13725952                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         4754025                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2523788                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads           5729552                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes          2862555                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses      2860617                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2876177                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses               2868894                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           2926                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       574384                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       303758                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked       217109                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                18436                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles               1158409                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              716588                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           5838592                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              86                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             1141809                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts             451879                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              209                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                44985                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents              565560                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           84                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           66                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          245                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                311                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             5678602                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             1250445                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            2815                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                         892                       # number of nop insts executed
system.cpu08.iew.exec_refs                    1590470                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 226310                       # Number of branches executed
system.cpu08.iew.exec_stores                   340025                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.707620                       # Inst execution rate
system.cpu08.iew.wb_sent                      5450746                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     5384405                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 4388109                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 5692353                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.670960                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.770878                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts       1775557                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           155                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             268                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      7721528                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.525717                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.230504                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      5572374     72.17%     72.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      1321276     17.11%     89.28% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       483584      6.26%     95.54% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       133026      1.72%     97.26% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4        11699      0.15%     97.42% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        78107      1.01%     98.43% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         8716      0.11%     98.54% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        19779      0.26%     98.80% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        92967      1.20%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      7721528                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            4059338                       # Number of instructions committed
system.cpu08.commit.committedOps              4059338                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                       715546                       # Number of memory references committed
system.cpu08.commit.loads                      567425                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.branches                   189510                       # Number of branches committed
system.cpu08.commit.fp_insts                  2859995                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 1501927                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              65850                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass          443      0.01%      0.01% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         778350     19.17%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             2      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      1712738     42.19%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult       852245     20.99%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        567439     13.98%     96.35% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite       148121      3.65%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         4059338                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               92967                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   13228208                       # The number of ROB reads
system.cpu08.rob.rob_writes                  11902054                       # The number of ROB writes
system.cpu08.timesIdled                            65                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     746886                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   4058899                       # Number of Instructions Simulated
system.cpu08.committedOps                     4058899                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.977119                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.977119                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.505786                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.505786                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                4192807                       # number of integer regfile reads
system.cpu08.int_regfile_writes               2039195                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                 4016021                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                2835872                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   182                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           62461                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          59.602040                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1043792                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           62522                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           16.694795                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle       823673772                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    59.602040                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.931282                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.931282                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         2428320                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        2428320                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       947018                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        947018                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data        96730                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        96730                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           17                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           14                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1043748                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1043748                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1043748                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1043748                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data        87675                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        87675                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        51375                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        51375                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       139050                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       139050                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       139050                       # number of overall misses
system.cpu08.dcache.overall_misses::total       139050                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   9023500980                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   9023500980                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   7006624439                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   7006624439                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        17415                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        17415                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        15093                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        15093                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  16030125419                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  16030125419                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  16030125419                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  16030125419                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      1034693                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1034693                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       148105                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       148105                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      1182798                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1182798                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      1182798                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1182798                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.084735                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.084735                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.346882                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.346882                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.117560                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.117560                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.117560                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.117560                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 102919.885714                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 102919.885714                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 136381.984214                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 136381.984214                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  8707.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  8707.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  7546.500000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  7546.500000                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 115283.174534                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 115283.174534                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 115283.174534                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 115283.174534                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs       269148                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          277                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs           14831                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    18.147664                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    21.307692                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        57818                       # number of writebacks
system.cpu08.dcache.writebacks::total           57818                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        58142                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        58142                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        18235                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        18235                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data        76377                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total        76377                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data        76377                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total        76377                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data        29533                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total        29533                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        33140                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        33140                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data        62673                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total        62673                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data        62673                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total        62673                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   2788589646                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   2788589646                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data   4028225002                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total   4028225002                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   6816814648                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   6816814648                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   6816814648                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   6816814648                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.028543                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.028543                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.223760                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.223760                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.052987                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.052987                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.052987                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.052987                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 94422.837030                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 94422.837030                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 121551.750211                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 121551.750211                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  7546.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7546.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 108767.964642                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 108767.964642                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 108767.964642                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 108767.964642                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              46                       # number of replacements
system.cpu08.icache.tags.tagsinuse         302.040568                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            689179                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1735.967254                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   302.040568                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.589923                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.589923                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1379639                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1379639                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       689179                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        689179                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       689179                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         689179                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       689179                       # number of overall hits
system.cpu08.icache.overall_hits::total        689179                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          442                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          442                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          442                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          442                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          442                       # number of overall misses
system.cpu08.icache.overall_misses::total          442                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      9739629                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      9739629                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      9739629                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      9739629                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      9739629                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      9739629                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       689621                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       689621                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       689621                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       689621                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       689621                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       689621                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000641                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000641                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000641                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000641                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000641                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000641                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 22035.359729                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 22035.359729                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 22035.359729                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 22035.359729                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 22035.359729                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 22035.359729                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu08.icache.writebacks::total              46                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           45                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           45                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           45                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          397                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          397                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          397                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      7585974                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      7585974                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      7585974                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      7585974                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      7585974                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      7585974                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000576                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000576                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000576                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000576                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 19108.246851                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 19108.246851                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 19108.246851                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 19108.246851                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 19108.246851                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 19108.246851                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                239500                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          106509                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             525                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             169905                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                163935                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           96.486272                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 66255                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            87                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             86                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    1069514                       # DTB read hits
system.cpu09.dtb.read_misses                     6563                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                1076077                       # DTB read accesses
system.cpu09.dtb.write_hits                    264116                       # DTB write hits
system.cpu09.dtb.write_misses                   58290                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                322406                       # DTB write accesses
system.cpu09.dtb.data_hits                    1333630                       # DTB hits
system.cpu09.dtb.data_misses                    64853                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                1398483                       # DTB accesses
system.cpu09.itb.fetch_hits                    677788                       # ITB hits
system.cpu09.itb.fetch_misses                      71                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                677859                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        7796003                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            11442                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      6675014                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    239500                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           230191                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     7694467                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                 37143                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        68397                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2132                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                  677788                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 234                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          7795044                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.856315                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.214121                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                6576027     84.36%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  23821      0.31%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                 243383      3.12%     87.79% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  18695      0.24%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 249241      3.20%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  40878      0.52%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  78756      1.01%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  79492      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 484751      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            7795044                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.030721                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.856210                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 182129                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             6782555                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  254728                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              488902                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                18333                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              66243                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 249                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              5860151                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1018                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                18333                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 295121                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles               3076237                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         9609                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  553030                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             3774317                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              5713839                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                  14                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              2087588                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              1607027                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                49400                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           5060802                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             8417266                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        4400264                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups         4016997                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps             3658737                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                1402065                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              159                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 3296223                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            1095431                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores            433696                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads          360775                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores         155434                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  5700143                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               169                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 5417808                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            5925                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       1767606                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       723970                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      7795044                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.695032                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.140708                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           4465249     57.28%     57.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           2214946     28.41%     85.70% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            691125      8.87%     94.56% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            194239      2.49%     97.06% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4             92197      1.18%     98.24% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5             49144      0.63%     98.87% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6             31240      0.40%     99.27% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             19285      0.25%     99.52% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             37619      0.48%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       7795044                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  3028     11.07%     11.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     11.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     11.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     11.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     11.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     11.07% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult               8232     30.09%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     41.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                15387     56.24%     97.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 713      2.61%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1453493     26.83%     26.83% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  6      0.00%     26.83% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     26.83% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           1711071     31.58%     58.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     58.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     58.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult           852341     15.73%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.14% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            1077816     19.89%     94.04% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite            323077      5.96%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              5417808                       # Type of FU issued
system.cpu09.iq.rate                         0.694947                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                     27360                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.005050                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         12938625                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         4607578                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2391710                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads           5725320                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes          2860412                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses      2858510                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2578387                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses               2866777                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           2828                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       570906                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       301905                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked        84995                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                18333                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles               1024263                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              732329                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           5701175                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             108                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             1095431                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts             433696                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              143                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                44158                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents              582395                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          285                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                337                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             5415111                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             1076077                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            2697                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                         863                       # number of nop insts executed
system.cpu09.iew.exec_refs                    1398483                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 215572                       # Number of branches executed
system.cpu09.iew.exec_stores                   322406                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.694601                       # Inst execution rate
system.cpu09.iew.wb_sent                      5315685                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     5250220                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 4300677                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 5597017                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.673450                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.768387                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts       1765828                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             287                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      7495623                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.524724                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.215360                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      5383631     71.82%     71.82% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      1306784     17.43%     89.26% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       476956      6.36%     95.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       131507      1.75%     97.38% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4        10453      0.14%     97.51% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        75389      1.01%     98.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         4337      0.06%     98.58% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        19394      0.26%     98.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        87172      1.16%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      7495623                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            3933130                       # Number of instructions committed
system.cpu09.commit.committedOps              3933130                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                       656316                       # Number of memory references committed
system.cpu09.commit.loads                      524525                       # Number of loads committed
system.cpu09.commit.membars                        20                       # Number of memory barriers committed
system.cpu09.commit.branches                   179229                       # Number of branches committed
system.cpu09.commit.fp_insts                  2857912                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 1375806                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              65796                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         713460     18.14%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      1710671     43.49%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult       852233     21.67%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        524545     13.34%     96.65% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         3933130                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               87172                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   12873643                       # The number of ROB reads
system.cpu09.rob.rob_writes                  11628918                       # The number of ROB writes
system.cpu09.timesIdled                            55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                           959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     975810                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   3932706                       # Number of Instructions Simulated
system.cpu09.committedOps                     3932706                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.982351                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.982351                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.504452                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.504452                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                3882942                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1937159                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                2835837                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   319                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           52452                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          59.427499                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1012909                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           52514                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.288361                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle       703562517                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    59.427499                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.928555                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.928555                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         2294120                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        2294120                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       922444                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        922444                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data        90404                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        90404                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           24                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           18                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1012848                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1012848                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1012848                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1012848                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data        66479                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        66479                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        41363                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        41363                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            3                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            6                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       107842                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       107842                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       107842                       # number of overall misses
system.cpu09.dcache.overall_misses::total       107842                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   7023485754                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   7023485754                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   5588580107                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   5588580107                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        29025                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        29025                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        35991                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        35991                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  12612065861                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  12612065861                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  12612065861                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  12612065861                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data       988923                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       988923                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      1120690                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1120690                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      1120690                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1120690                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.067224                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.067224                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.313910                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.313910                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.096228                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.096228                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.096228                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.096228                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 105649.690188                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 105649.690188                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 135110.608684                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 135110.608684                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         9675                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         9675                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  5998.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  5998.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 116949.480360                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 116949.480360                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 116949.480360                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 116949.480360                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs       198434                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          209                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs            6619                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             7                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    29.979453                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    29.857143                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        49199                       # number of writebacks
system.cpu09.dcache.writebacks::total           49199                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        45800                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        45800                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data         9385                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total         9385                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data        55185                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total        55185                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data        55185                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total        55185                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data        20679                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total        20679                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        31978                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        31978                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data        52657                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total        52657                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data        52657                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total        52657                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   2392436709                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   2392436709                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data   3828619449                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total   3828619449                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        29025                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        29025                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   6221056158                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   6221056158                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   6221056158                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   6221056158                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.020911                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.020911                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.242686                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.242686                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.046986                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.046986                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.046986                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.046986                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 115694.023357                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 115694.023357                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 119726.669867                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 119726.669867                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         9288                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9288                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  4837.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  4837.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 118143.003931                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 118143.003931                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 118143.003931                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 118143.003931                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              84                       # number of replacements
system.cpu09.icache.tags.tagsinuse         321.117846                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            677280                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             453                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         1495.099338                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   321.117846                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.627183                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.627183                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          365                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1356029                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1356029                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       677280                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        677280                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       677280                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         677280                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       677280                       # number of overall hits
system.cpu09.icache.overall_hits::total        677280                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          508                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          508                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          508                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          508                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          508                       # number of overall misses
system.cpu09.icache.overall_misses::total          508                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      9051156                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      9051156                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      9051156                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      9051156                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      9051156                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      9051156                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       677788                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       677788                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       677788                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       677788                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       677788                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       677788                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000749                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000749                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000749                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000749                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000749                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000749                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 17817.236220                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 17817.236220                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 17817.236220                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 17817.236220                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 17817.236220                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 17817.236220                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu09.icache.writebacks::total              84                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           55                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           55                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           55                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          453                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          453                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          453                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      7631253                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      7631253                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      7631253                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      7631253                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      7631253                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      7631253                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000668                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000668                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000668                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000668                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000668                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000668                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 16846.033113                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 16846.033113                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 16846.033113                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 16846.033113                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 16846.033113                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 16846.033113                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                243379                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          110486                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             469                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             172716                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                165992                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           96.106904                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 66239                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            53                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             53                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    1109673                       # DTB read hits
system.cpu10.dtb.read_misses                     6796                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                1116469                       # DTB read accesses
system.cpu10.dtb.write_hits                    270572                       # DTB write hits
system.cpu10.dtb.write_misses                   58603                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                329175                       # DTB write accesses
system.cpu10.dtb.data_hits                    1380245                       # DTB hits
system.cpu10.dtb.data_misses                    65399                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                1445644                       # DTB accesses
system.cpu10.itb.fetch_hits                    681632                       # ITB hits
system.cpu10.itb.fetch_misses                      79                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                681711                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        7941997                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            11085                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      6723821                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    243379                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           232231                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     7837633                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 37049                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        71546                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2211                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                  681632                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 204                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          7941030                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.846719                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.203334                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                6712756     84.53%     84.53% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  24247      0.31%     84.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 244743      3.08%     87.92% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  19373      0.24%     88.16% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 252082      3.17%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  39669      0.50%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  79628      1.00%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  80728      1.02%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 487804      6.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            7941030                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.030645                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.846616                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 182733                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             6918861                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  257250                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              492334                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                18306                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              66232                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 227                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              5908843                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 913                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                18306                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 296377                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles               3179452                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         8215                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  557979                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             3809155                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              5762559                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                  15                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              2116172                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              1605136                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                70409                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           5097392                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             8482054                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        4464971                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         4017079                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps             3695367                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                1402025                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              166                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3315137                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            1111884                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            439930                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads          361658                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores         169332                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  5749648                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               167                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 5492603                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            5618                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       1768339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       721877                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           45                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      7941030                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.691674                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.150754                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           4591816     57.82%     57.82% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           2224363     28.01%     85.83% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            689341      8.68%     94.52% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            191610      2.41%     96.93% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4             96066      1.21%     98.14% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5             53932      0.68%     98.82% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6             34875      0.44%     99.26% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             20662      0.26%     99.52% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             38365      0.48%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       7941030                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  5418     14.99%     14.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult               8234     22.78%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     37.78% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                21656     59.92%     97.70% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 832      2.30%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1479921     26.94%     26.94% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  6      0.00%     26.94% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     26.94% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           1712152     31.17%     58.12% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     58.12% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     58.12% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult           852353     15.52%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            1118287     20.36%     93.99% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            329880      6.01%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              5492603                       # Type of FU issued
system.cpu10.iq.rate                         0.691590                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                     36140                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.006580                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         13240475                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         4656649                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2441753                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads           5727519                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes          2861569                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses      2859597                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2660862                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses               2867877                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           2939                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       571135                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       302082                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked       108362                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                18306                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles               1137800                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              709093                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           5750673                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             103                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             1111884                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             439930                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              150                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                44546                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents              558222                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           54                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          238                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                292                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             5489755                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             1116469                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            2848                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                         858                       # number of nop insts executed
system.cpu10.iew.exec_refs                    1445644                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 219689                       # Number of branches executed
system.cpu10.iew.exec_stores                   329175                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.691231                       # Inst execution rate
system.cpu10.iew.wb_sent                      5367374                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     5301350                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 4334099                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 5633524                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.667508                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.769341                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts       1765354                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             251                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      7638492                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.521292                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.216659                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      5511651     72.16%     72.16% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      1312269     17.18%     89.34% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       479682      6.28%     95.62% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       132518      1.73%     97.35% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4        10175      0.13%     97.48% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        77742      1.02%     98.50% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         6396      0.08%     98.59% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        19558      0.26%     98.84% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        88501      1.16%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      7638492                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            3981887                       # Number of instructions committed
system.cpu10.commit.committedOps              3981887                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                       678597                       # Number of memory references committed
system.cpu10.commit.loads                      540749                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.branches                   183253                       # Number of branches committed
system.cpu10.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 1424536                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              65805                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass          415      0.01%      0.01% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         738896     18.56%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      1711718     42.99%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult       852245     21.40%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        540763     13.58%     96.54% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       137848      3.46%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         3981887                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               88501                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   13063297                       # The number of ROB reads
system.cpu10.rob.rob_writes                  11725448                       # The number of ROB writes
system.cpu10.timesIdled                            71                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                           967                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     829816                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   3981476                       # Number of Instructions Simulated
system.cpu10.committedOps                     3981476                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.994737                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.994737                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.501319                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.501319                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                3974668                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1975565                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                2835876                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   176                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           54083                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          59.355475                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1023462                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           54144                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           18.902593                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       722308023                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    59.355475                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.927429                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.927429                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         2342019                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        2342019                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       929534                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        929534                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data        93884                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        93884                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           16                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           14                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1023418                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1023418                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1023418                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1023418                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data        76477                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        76477                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        43948                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        43948                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            3                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       120425                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       120425                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       120425                       # number of overall misses
system.cpu10.dcache.overall_misses::total       120425                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   8792362134                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   8792362134                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   5972808655                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   5972808655                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        22059                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        11610                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  14765170789                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  14765170789                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  14765170789                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  14765170789                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      1006011                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1006011                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       137832                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       137832                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      1143843                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1143843                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      1143843                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1143843                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.076020                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.076020                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.318852                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.318852                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.105281                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.105281                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.105281                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.105281                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 114967.403716                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 114967.403716                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 135906.267748                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 135906.267748                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         7353                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 122608.850230                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 122608.850230                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 122608.850230                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 122608.850230                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       224340                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs            7751                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             7                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    28.943362                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    16.142857                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        49634                       # number of writebacks
system.cpu10.dcache.writebacks::total           49634                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        54357                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        54357                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        11787                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        11787                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            1                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data        66144                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total        66144                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data        66144                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total        66144                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data        22120                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total        22120                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        32161                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        32161                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data        54281                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total        54281                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data        54281                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total        54281                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   2632940181                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   2632940181                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data   3897158101                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   3897158101                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   6530098282                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   6530098282                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   6530098282                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   6530098282                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.021988                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.021988                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.233335                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.233335                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.047455                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.047455                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.047455                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.047455                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 119029.845434                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 119029.845434                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 121176.521284                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 121176.521284                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 120301.731398                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 120301.731398                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 120301.731398                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 120301.731398                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              46                       # number of replacements
system.cpu10.icache.tags.tagsinuse         300.892239                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            681186                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1715.833753                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   300.892239                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.587680                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.587680                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1363661                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1363661                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       681186                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        681186                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       681186                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         681186                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       681186                       # number of overall hits
system.cpu10.icache.overall_hits::total        681186                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          446                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          446                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          446                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          446                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          446                       # number of overall misses
system.cpu10.icache.overall_misses::total          446                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      9654876                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      9654876                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      9654876                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      9654876                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      9654876                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      9654876                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       681632                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       681632                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       681632                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       681632                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       681632                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       681632                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000654                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000654                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000654                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000654                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000654                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000654                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 21647.704036                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 21647.704036                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 21647.704036                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 21647.704036                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 21647.704036                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 21647.704036                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu10.icache.writebacks::total              46                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           49                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           49                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           49                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          397                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          397                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          397                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      7237674                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      7237674                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      7237674                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      7237674                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      7237674                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      7237674                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000582                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000582                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000582                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000582                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000582                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000582                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 18230.916877                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 18230.916877                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 18230.916877                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 18230.916877                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 18230.916877                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 18230.916877                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                241894                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          108834                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             528                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             171746                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                165250                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           96.217670                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 66274                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            92                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             91                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    1079039                       # DTB read hits
system.cpu11.dtb.read_misses                     7452                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                1086491                       # DTB read accesses
system.cpu11.dtb.write_hits                    267706                       # DTB write hits
system.cpu11.dtb.write_misses                   59124                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                326830                       # DTB write accesses
system.cpu11.dtb.data_hits                    1346745                       # DTB hits
system.cpu11.dtb.data_misses                    66576                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                1413321                       # DTB accesses
system.cpu11.itb.fetch_hits                    681101                       # ITB hits
system.cpu11.itb.fetch_misses                      80                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                681181                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        7793000                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            11328                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      6712346                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    241894                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           231525                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     7686681                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 37357                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        72689                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2446                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                  681101                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 233                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          7791857                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.861457                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.219885                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                6565855     84.27%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  24525      0.31%     84.58% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                 244290      3.14%     87.72% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  19531      0.25%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 249674      3.20%     91.17% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  41204      0.53%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  79015      1.01%     92.71% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  80262      1.03%     93.74% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 487501      6.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            7791857                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.031040                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.861330                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 183331                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             6769426                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  256999                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              490973                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                18439                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              66282                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 250                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              5892855                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1014                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                18439                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 296655                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles               3036104                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        10875                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  556898                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             3800197                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              5745389                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                  52                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              2085101                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              1617326                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                65582                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           5084198                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             8459869                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        4442800                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups         4017064                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps             3674160                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                1410038                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              167                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          154                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3301638                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            1104882                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores            437378                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads          360116                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores         154487                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  5732055                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               175                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 5451291                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            5651                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       1777952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       724131                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      7791857                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.699614                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.149669                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           4459812     57.24%     57.24% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           2212143     28.39%     85.63% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            685937      8.80%     94.43% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            195931      2.51%     96.95% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4             96304      1.24%     98.18% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5             51941      0.67%     98.85% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6             31860      0.41%     99.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             20032      0.26%     99.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             37897      0.49%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       7791857                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2879     10.09%     10.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     10.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     10.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     10.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     10.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     10.09% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult               8234     28.87%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     38.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                16739     58.69%     97.65% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 671      2.35%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1471095     26.99%     26.99% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  6      0.00%     26.99% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     26.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           1712143     31.41%     58.39% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     58.39% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     58.39% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult           852353     15.64%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.03% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            1088184     19.96%     93.99% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite            327506      6.01%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              5451291                       # Type of FU issued
system.cpu11.iq.rate                         0.699511                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                     28523                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.005232                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         13001112                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         4648709                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2422772                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads           5727501                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes          2861543                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses      2859595                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2611942                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               2867868                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           2935                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       574207                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       303539                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked        84772                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                18439                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                999627                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              719388                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           5733123                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             108                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             1104882                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts             437378                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              148                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                44163                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents              569405                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           59                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          288                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                347                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             5448579                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             1086491                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2712                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                         893                       # number of nop insts executed
system.cpu11.iew.exec_refs                    1413321                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 217916                       # Number of branches executed
system.cpu11.iew.exec_stores                   326830                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.699163                       # Inst execution rate
system.cpu11.iew.wb_sent                      5349579                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     5282367                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 4320612                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 5622160                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.677835                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.768497                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts       1772832                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             289                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      7487150                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.528199                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.223131                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      5372875     71.76%     71.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      1305099     17.43%     89.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       478010      6.38%     95.58% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       131406      1.76%     97.33% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4        10367      0.14%     97.47% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        74803      1.00%     98.47% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         6543      0.09%     98.56% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        19752      0.26%     98.82% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        88295      1.18%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      7487150                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            3954702                       # Number of instructions committed
system.cpu11.commit.committedOps              3954702                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                       664514                       # Number of memory references committed
system.cpu11.commit.loads                      530675                       # Number of loads committed
system.cpu11.commit.membars                        20                       # Number of memory barriers committed
system.cpu11.commit.branches                   181283                       # Number of branches committed
system.cpu11.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 1397343                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              65797                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         725775     18.35%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      1711718     43.28%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        530695     13.42%     96.62% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite       133839      3.38%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         3954702                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               88295                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   12891232                       # The number of ROB reads
system.cpu11.rob.rob_writes                  11687065                       # The number of ROB writes
system.cpu11.timesIdled                            64                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     978813                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   3954278                       # Number of Instructions Simulated
system.cpu11.committedOps                     3954278                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.970777                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.970777                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.507414                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.507414                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                3927913                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1961085                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                2835876                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   293                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           52326                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          59.190118                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1024836                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           52388                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           19.562419                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle       741176595                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    59.190118                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.924846                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.924846                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         2317619                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        2317619                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       933198                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        933198                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data        91576                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        91576                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           25                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           18                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1024774                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1024774                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1024774                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1024774                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data        65496                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        65496                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        42239                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        42239                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       107735                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       107735                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       107735                       # number of overall misses
system.cpu11.dcache.overall_misses::total       107735                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   6739312428                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   6739312428                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   5653774956                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   5653774956                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        22059                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        41796                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        41796                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  12393087384                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  12393087384                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  12393087384                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  12393087384                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       998694                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       998694                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      1132509                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1132509                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      1132509                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1132509                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.065582                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.065582                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.315652                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.315652                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.095129                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.095129                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.095129                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.095129                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 102896.549835                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 102896.549835                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 133852.007765                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 133852.007765                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 11029.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 11029.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         6966                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 115033.066172                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 115033.066172                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 115033.066172                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 115033.066172                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       200633                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          241                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs            6583                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets            15                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    30.477442                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    16.066667                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        49038                       # number of writebacks
system.cpu11.dcache.writebacks::total           49038                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        44869                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        44869                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        10349                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        10349                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data        55218                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total        55218                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data        55218                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total        55218                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data        20627                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total        20627                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        31890                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        31890                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data        52517                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total        52517                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data        52517                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total        52517                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   2358938376                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   2358938376                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data   3785099842                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   3785099842                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        34830                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        34830                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   6144038218                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   6144038218                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   6144038218                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   6144038218                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.020654                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.020654                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.238314                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.238314                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.046372                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.046372                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.046372                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.046372                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 114361.680128                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 114361.680128                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 118692.375102                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 118692.375102                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         5805                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 116991.416456                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 116991.416456                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 116991.416456                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 116991.416456                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              84                       # number of replacements
system.cpu11.icache.tags.tagsinuse         320.811528                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            680596                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             453                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1502.419426                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   320.811528                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.626585                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.626585                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          366                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1362655                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1362655                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       680596                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        680596                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       680596                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         680596                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       680596                       # number of overall hits
system.cpu11.icache.overall_hits::total        680596                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          505                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          505                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          505                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          505                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          505                       # number of overall misses
system.cpu11.icache.overall_misses::total          505                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      9133587                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      9133587                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      9133587                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      9133587                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      9133587                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      9133587                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       681101                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       681101                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       681101                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       681101                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       681101                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       681101                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000741                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000741                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000741                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000741                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000741                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000741                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 18086.310891                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 18086.310891                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 18086.310891                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 18086.310891                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 18086.310891                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 18086.310891                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu11.icache.writebacks::total              84                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           52                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           52                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           52                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          453                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          453                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          453                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      7422273                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      7422273                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      7422273                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      7422273                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      7422273                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      7422273                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000665                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000665                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000665                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000665                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000665                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000665                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 16384.708609                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 16384.708609                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 16384.708609                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 16384.708609                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 16384.708609                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 16384.708609                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                248565                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          115193                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             557                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             176629                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                168405                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           95.343913                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 66410                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           103                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    1200053                       # DTB read hits
system.cpu12.dtb.read_misses                     6884                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                1206937                       # DTB read accesses
system.cpu12.dtb.write_hits                    279402                       # DTB write hits
system.cpu12.dtb.write_misses                   59283                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                338685                       # DTB write accesses
system.cpu12.dtb.data_hits                    1479455                       # DTB hits
system.cpu12.dtb.data_misses                    66167                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                1545622                       # DTB accesses
system.cpu12.itb.fetch_hits                    686561                       # ITB hits
system.cpu12.itb.fetch_misses                      73                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                686634                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        7903194                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            11509                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      6778620                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    248565                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           234818                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     7799553                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                 37257                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        70042                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         1969                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                  686561                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 234                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          7901737                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.857865                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.216086                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                6663686     84.33%     84.33% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  25491      0.32%     84.65% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                 245453      3.11%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  20656      0.26%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 251178      3.18%     91.20% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  41984      0.53%     91.73% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  79513      1.01%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  81663      1.03%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 492113      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            7901737                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.031451                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.857706                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 184474                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             6872104                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  260766                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              495965                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                18386                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              66399                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 252                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              5961778                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1005                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                18386                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 300080                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles               3083287                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        10077                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  563104                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             3856761                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              5815032                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 118                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              2098589                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              1664627                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                68203                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           5136608                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             8551630                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        4534468                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups         4017157                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps             3733185                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                1403423                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              224                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3340228                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            1128724                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores            446265                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads          363852                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores         190721                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  5801373                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               234                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 5622923                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            5446                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       1769693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       712160                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           79                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      7901737                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.711606                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.168801                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           4513181     57.12%     57.12% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           2227087     28.18%     85.30% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            696973      8.82%     94.12% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            198913      2.52%     96.64% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            114062      1.44%     98.08% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5             58087      0.74%     98.82% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6             34377      0.44%     99.25% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             20250      0.26%     99.51% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             38807      0.49%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       7901737                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  2896      5.64%      5.64% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      5.64% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      5.64% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      5.64% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult               8236     16.04%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     21.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                39447     76.82%     98.50% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 770      1.50%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1509185     26.84%     26.84% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  6      0.00%     26.84% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     26.84% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           1713198     30.47%     57.31% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     57.31% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     57.31% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult           852365     15.16%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.47% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            1208754     21.50%     93.96% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            339411      6.04%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              5622923                       # Type of FU issued
system.cpu12.iq.rate                         0.711475                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                     51349                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.009132                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         13474687                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         4708694                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2499150                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads           5729691                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes          2862690                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses      2860678                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2805305                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               2868963                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           2801                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       571341                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       302140                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked       181353                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                18386                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles               1026123                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              732790                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           5802550                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              88                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             1128724                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts             446265                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              204                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                44726                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents              581952                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           85                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           77                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          298                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                375                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             5619979                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             1206937                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            2944                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                         943                       # number of nop insts executed
system.cpu12.iew.exec_refs                    1545622                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 224226                       # Number of branches executed
system.cpu12.iew.exec_stores                   338685                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.711102                       # Inst execution rate
system.cpu12.iew.wb_sent                      5426634                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     5359828                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 4369129                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 5668671                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.678185                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.770750                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts       1767705                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           155                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             315                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      7600379                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.530551                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.233948                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      5463288     71.88%     71.88% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      1314430     17.29%     89.18% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       481148      6.33%     95.51% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       132005      1.74%     97.24% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4        11822      0.16%     97.40% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        77242      1.02%     98.42% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         8664      0.11%     98.53% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        20078      0.26%     98.79% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        91702      1.21%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      7600379                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            4032385                       # Number of instructions committed
system.cpu12.commit.committedOps              4032385                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                       701508                       # Number of memory references committed
system.cpu12.commit.loads                      557383                       # Number of loads committed
system.cpu12.commit.membars                        22                       # Number of memory barriers committed
system.cpu12.commit.branches                   187578                       # Number of branches committed
system.cpu12.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 1474905                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              65846                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          475      0.01%      0.01% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         765356     18.98%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             2      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      1712765     42.48%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult       852257     21.14%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        557405     13.82%     96.43% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       144125      3.57%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         4032385                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               91702                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   13074858                       # The number of ROB reads
system.cpu12.rob.rob_writes                  11831476                       # The number of ROB writes
system.cpu12.timesIdled                            60                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          1457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     868619                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   4031914                       # Number of Instructions Simulated
system.cpu12.committedOps                     4031914                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.960159                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.960159                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.510163                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.510163                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                4125409                       # number of integer regfile reads
system.cpu12.int_regfile_writes               2018747                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                 4016095                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                2835915                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   348                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           58295                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          59.107487                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1045614                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           58357                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           17.917542                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle       760008015                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    59.107487                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.923554                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.923554                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         2398449                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        2398449                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       949711                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        949711                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data        95835                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        95835                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           26                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           19                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1045546                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1045546                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1045546                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1045546                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data        76113                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        76113                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        48263                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        48263                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            4                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            7                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       124376                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       124376                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       124376                       # number of overall misses
system.cpu12.dcache.overall_misses::total       124376                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   7176534579                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   7176534579                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   6690066911                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   6690066911                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        29025                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        29025                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        55728                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        55728                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  13866601490                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  13866601490                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  13866601490                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  13866601490                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      1025824                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1025824                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       144098                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       144098                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      1169922                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1169922                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      1169922                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1169922                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.074197                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.074197                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.334932                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.334932                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.106311                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.106311                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.106311                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.106311                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 94287.895353                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 94287.895353                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 138616.888942                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 138616.888942                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  7256.250000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  7256.250000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  7961.142857                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  7961.142857                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 111489.366839                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 111489.366839                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 111489.366839                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 111489.366839                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       265662                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          300                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           11333                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets            16                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    23.441454                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    18.750000                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        54653                       # number of writebacks
system.cpu12.dcache.writebacks::total           54653                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        50448                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        50448                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        15413                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        15413                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            2                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data        65861                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total        65861                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data        65861                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total        65861                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data        25665                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total        25665                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        32850                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        32850                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data        58515                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total        58515                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data        58515                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total        58515                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   2591983584                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   2591983584                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data   3990453893                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   3990453893                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        47601                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        47601                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   6582437477                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   6582437477                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   6582437477                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   6582437477                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.025019                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.025019                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.227970                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.227970                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.066667                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.050016                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.050016                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.050016                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.050016                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 100992.931385                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 100992.931385                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 121475.004353                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 121475.004353                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  6800.142857                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  6800.142857                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 112491.454789                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 112491.454789                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 112491.454789                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 112491.454789                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements              83                       # number of replacements
system.cpu12.icache.tags.tagsinuse         325.071089                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            686051                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             459                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         1494.664488                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   325.071089                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.634904                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.634904                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1373581                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1373581                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       686051                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        686051                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       686051                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         686051                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       686051                       # number of overall hits
system.cpu12.icache.overall_hits::total        686051                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          510                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          510                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          510                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          510                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          510                       # number of overall misses
system.cpu12.icache.overall_misses::total          510                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     12022155                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     12022155                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     12022155                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     12022155                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     12022155                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     12022155                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       686561                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       686561                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       686561                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       686561                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       686561                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       686561                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000743                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000743                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000743                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000743                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000743                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000743                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 23572.852941                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 23572.852941                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 23572.852941                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 23572.852941                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 23572.852941                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 23572.852941                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks           83                       # number of writebacks
system.cpu12.icache.writebacks::total              83                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           51                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           51                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           51                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          459                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          459                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          459                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          459                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          459                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          459                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      9096435                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      9096435                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      9096435                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      9096435                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      9096435                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      9096435                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000669                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000669                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000669                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000669                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 19817.941176                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 19817.941176                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 19817.941176                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 19817.941176                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 19817.941176                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 19817.941176                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                240693                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          107872                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             463                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             170619                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                164483                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           96.403683                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 66206                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            55                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             55                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    1070497                       # DTB read hits
system.cpu13.dtb.read_misses                     6791                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                1077288                       # DTB read accesses
system.cpu13.dtb.write_hits                    265861                       # DTB write hits
system.cpu13.dtb.write_misses                   58187                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                324048                       # DTB write accesses
system.cpu13.dtb.data_hits                    1336358                       # DTB hits
system.cpu13.dtb.data_misses                    64978                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                1401336                       # DTB accesses
system.cpu13.itb.fetch_hits                    677946                       # ITB hits
system.cpu13.itb.fetch_misses                      74                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                678020                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        7785273                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      6677435                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    240693                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           230689                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     7680533                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                 36799                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        72282                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2073                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                  677946                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 208                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          7784128                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.857827                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.215264                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                6563589     84.32%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  24332      0.31%     84.63% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                 243704      3.13%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  19406      0.25%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 249339      3.20%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  40942      0.53%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  78813      1.01%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  79491      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 484512      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            7784128                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.030916                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.857701                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 182009                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             6766935                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  253842                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              490877                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                18183                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              66182                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 227                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              5868095                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 922                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                18183                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 295335                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles               3043145                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         9831                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  553666                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             3791686                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              5723696                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 209                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              2085567                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              1609168                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                65773                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           5067097                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             8427506                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        4410422                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups         4017080                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps             3673581                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                1393516                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              146                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          132                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3305068                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            1098004                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            433873                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads          356037                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores         163750                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  5710403                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               147                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 5428888                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            5569                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       1757081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       718824                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      7784128                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.697430                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.145785                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           4455451     57.24%     57.24% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           2212880     28.43%     85.67% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            688794      8.85%     94.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            194922      2.50%     97.02% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4             92640      1.19%     98.21% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5             49967      0.64%     98.85% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6             31674      0.41%     99.26% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             19185      0.25%     99.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             38615      0.50%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       7784128                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  2688      9.68%      9.68% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      9.68% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      9.68% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      9.68% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      9.68% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      9.68% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult               8234     29.64%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     39.32% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                16324     58.77%     98.09% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 531      1.91%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1460691     26.91%     26.91% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  6      0.00%     26.91% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     26.91% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           1712132     31.54%     58.44% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     58.44% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     58.44% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult           852353     15.70%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.14% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            1078999     19.88%     94.02% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            324703      5.98%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              5428888                       # Type of FU issued
system.cpu13.iq.rate                         0.697328                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                     27777                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.005117                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         12947728                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         4606137                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2404438                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads           5727522                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes          2861557                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses      2859597                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2588784                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               2867877                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           3029                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       567527                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       300139                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked        82331                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                18183                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                997794                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              728632                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           5711384                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             143                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             1098004                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             433873                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              130                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                44137                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents              578705                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           54                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          239                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                293                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             5426226                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             1077288                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2662                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                         834                       # number of nop insts executed
system.cpu13.iew.exec_refs                    1401336                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 217242                       # Number of branches executed
system.cpu13.iew.exec_stores                   324048                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.696986                       # Inst execution rate
system.cpu13.iew.wb_sent                      5329562                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     5264035                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 4305655                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 5600587                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.676153                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.768786                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts       1755099                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             247                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      7482281                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.528430                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.222480                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      5366791     71.73%     71.73% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      1306776     17.46%     89.19% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       477630      6.38%     95.58% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       131407      1.76%     97.33% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4        10247      0.14%     97.47% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        75592      1.01%     98.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         6328      0.08%     98.56% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        19391      0.26%     98.82% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        88119      1.18%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      7482281                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            3953862                       # Number of instructions committed
system.cpu13.commit.committedOps              3953862                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                       664211                       # Number of memory references committed
system.cpu13.commit.loads                      530477                       # Number of loads committed
system.cpu13.commit.membars                        14                       # Number of memory barriers committed
system.cpu13.commit.branches                   181139                       # Number of branches committed
system.cpu13.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 1396549                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              65780                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          397      0.01%      0.01% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         725275     18.34%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             2      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      1711718     43.29%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        530491     13.42%     96.62% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       133734      3.38%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         3953862                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               88119                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   12870683                       # The number of ROB reads
system.cpu13.rob.rob_writes                  11647460                       # The number of ROB writes
system.cpu13.timesIdled                            59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     986540                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   3953469                       # Number of Instructions Simulated
system.cpu13.committedOps                     3953469                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.969226                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.969226                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.507814                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.507814                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                3895984                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1945525                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                 4016043                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                2835876                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   159                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           52277                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          58.988136                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1018118                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           52339                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           19.452378                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle       918166401                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    58.988136                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.921690                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.921690                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         2305154                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        2305154                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       927637                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        927637                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        90437                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        90437                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           16                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           15                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1018074                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1018074                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1018074                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1018074                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data        64964                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        64964                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        43281                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        43281                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            1                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       108245                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       108245                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       108245                       # number of overall misses
system.cpu13.dcache.overall_misses::total       108245                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   6676635843                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   6676635843                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   6069121488                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   6069121488                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        22059                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  12745757331                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  12745757331                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  12745757331                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  12745757331                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       992601                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       992601                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      1126319                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1126319                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      1126319                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1126319                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.065448                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.065448                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.323674                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.323674                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.096105                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.096105                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.096105                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.096105                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 102774.395711                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 102774.395711                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 140225.999584                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 140225.999584                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         7353                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 117749.155444                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 117749.155444                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 117749.155444                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 117749.155444                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       197832                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          319                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs            6772                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    29.213231                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets           29                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        49077                       # number of writebacks
system.cpu13.dcache.writebacks::total           49077                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        44424                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        44424                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        11358                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        11358                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data        55782                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total        55782                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data        55782                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total        55782                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data        20540                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total        20540                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        31923                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        31923                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data        52463                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total        52463                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data        52463                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total        52463                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   2358621423                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   2358621423                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data   3819041173                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   3819041173                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   6177662596                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   6177662596                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   6177662596                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   6177662596                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020693                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020693                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.238734                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.238734                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.046579                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.046579                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.046579                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.046579                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 114830.643768                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 114830.643768                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 119632.903330                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 119632.903330                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 117752.751387                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 117752.751387                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 117752.751387                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 117752.751387                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              46                       # number of replacements
system.cpu13.icache.tags.tagsinuse         301.761260                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            677501                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             398                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1702.263819                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   301.761260                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.589377                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.589377                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1356290                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1356290                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       677501                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        677501                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       677501                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         677501                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       677501                       # number of overall hits
system.cpu13.icache.overall_hits::total        677501                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          445                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          445                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          445                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          445                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          445                       # number of overall misses
system.cpu13.icache.overall_misses::total          445                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      8851464                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      8851464                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      8851464                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      8851464                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      8851464                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      8851464                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       677946                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       677946                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       677946                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       677946                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       677946                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       677946                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000656                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000656                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000656                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000656                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000656                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000656                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 19890.930337                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 19890.930337                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 19890.930337                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 19890.930337                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 19890.930337                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 19890.930337                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu13.icache.writebacks::total              46                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           47                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           47                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           47                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          398                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          398                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          398                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          398                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          398                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      7500060                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      7500060                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      7500060                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      7500060                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      7500060                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      7500060                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000587                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000587                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000587                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000587                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 18844.371859                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 18844.371859                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 18844.371859                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 18844.371859                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 18844.371859                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 18844.371859                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                245415                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          112317                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             542                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             174117                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                166508                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           95.629950                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 66300                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            91                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             90                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    1121482                       # DTB read hits
system.cpu14.dtb.read_misses                     6840                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                1128322                       # DTB read accesses
system.cpu14.dtb.write_hits                    271898                       # DTB write hits
system.cpu14.dtb.write_misses                   57560                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                329458                       # DTB write accesses
system.cpu14.dtb.data_hits                    1393380                       # DTB hits
system.cpu14.dtb.data_misses                    64400                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                1457780                       # DTB accesses
system.cpu14.itb.fetch_hits                    681627                       # ITB hits
system.cpu14.itb.fetch_misses                      86                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                681713                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        7878726                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            11050                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      6718424                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    245415                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           232809                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     7774181                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                 36823                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        70778                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2486                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                  681627                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 235                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          7876941                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.852923                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.209487                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                6648205     84.40%     84.40% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  24982      0.32%     84.72% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 244651      3.11%     87.82% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  20693      0.26%     88.09% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 250615      3.18%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  41397      0.53%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  79328      1.01%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  79912      1.01%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 487158      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            7876941                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.031149                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.852730                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 183874                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             6853659                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  256049                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              494413                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                18168                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              66309                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 255                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              5911375                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1030                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                18168                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 298781                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles               3106272                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         8168                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  557747                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             3817027                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              5767480                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 145                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              2089862                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              1630480                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                64500                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           5099454                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             8484031                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        4466883                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups         4017143                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps             3711341                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                1388113                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              181                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          167                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3328307                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            1112203                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores            438869                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads          359712                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores         156625                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  5753865                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               190                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                 5511030                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            5665                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       1750238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       713490                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      7876941                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.699641                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.152192                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           4518023     57.36%     57.36% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           2224276     28.24%     85.60% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            693663      8.81%     94.40% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            196638      2.50%     96.90% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            100008      1.27%     98.17% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5             53020      0.67%     98.84% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             33123      0.42%     99.26% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             19876      0.25%     99.51% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             38314      0.49%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       7876941                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  3121      8.52%      8.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      8.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      8.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      8.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      8.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      8.52% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult               8236     22.47%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     30.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                24639     67.23%     98.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 653      1.78%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1485189     26.95%     26.95% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  6      0.00%     26.95% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     26.95% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           1713220     31.09%     58.04% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     58.04% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     58.04% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult           852365     15.47%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.50% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            1130101     20.51%     94.01% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite            330145      5.99%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total              5511030                       # Type of FU issued
system.cpu14.iq.rate                         0.699482                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                     36649                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.006650                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         13211578                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         4641644                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2449810                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads           5729737                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes          2862718                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses      2860698                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2678688                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               2868987                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           2743                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads       565110                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       298871                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked       119738                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                18168                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles               1032322                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              752085                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           5754941                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              99                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             1112203                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts             438869                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              164                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                44559                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents              601551                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           63                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          298                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                361                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts             5508207                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             1128322                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            2823                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                         886                       # number of nop insts executed
system.cpu14.iew.exec_refs                    1457780                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 221614                       # Number of branches executed
system.cpu14.iew.exec_stores                   329458                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.699124                       # Inst execution rate
system.cpu14.iew.wb_sent                      5375515                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     5310508                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 4333236                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 5626602                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.674031                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.770134                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts       1747800                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           133                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             299                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      7577470                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.528443                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.227255                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      5447071     71.89%     71.89% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      1312361     17.32%     89.20% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       479990      6.33%     95.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       131570      1.74%     97.28% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4        11027      0.15%     97.42% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        77922      1.03%     98.45% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         8596      0.11%     98.56% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        19549      0.26%     98.82% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        89384      1.18%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      7577470                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            4004260                       # Number of instructions committed
system.cpu14.commit.committedOps              4004260                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                       687091                       # Number of memory references committed
system.cpu14.commit.loads                      547093                       # Number of loads committed
system.cpu14.commit.membars                        20                       # Number of memory barriers committed
system.cpu14.commit.branches                   185440                       # Number of branches committed
system.cpu14.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 1446831                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              65818                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          447      0.01%      0.01% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         751678     18.77%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      1712765     42.77%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult       852257     21.28%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        547113     13.66%     96.50% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite       139998      3.50%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         4004260                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               89384                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   13008694                       # The number of ROB reads
system.cpu14.rob.rob_writes                  11732796                       # The number of ROB writes
system.cpu14.timesIdled                            67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1785                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     893087                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   4003817                       # Number of Instructions Simulated
system.cpu14.committedOps                     4003817                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.967804                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.967804                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.508181                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.508181                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                3992281                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1979811                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                 4016099                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                2835914                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   293                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           55151                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          58.877801                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1031535                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           55213                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           18.682828                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle       797272632                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    58.877801                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.919966                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.919966                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         2350109                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        2350109                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       936037                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        936037                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data        95434                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        95434                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           24                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           19                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1031471                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1031471                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1031471                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1031471                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data        71333                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        71333                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        44540                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        44540                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            5                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       115873                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       115873                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       115873                       # number of overall misses
system.cpu14.dcache.overall_misses::total       115873                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   7152284772                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   7152284772                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   6670026157                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   6670026157                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        24381                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        24381                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        29025                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        29025                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  13822310929                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  13822310929                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  13822310929                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  13822310929                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      1007370                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1007370                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       139974                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       139974                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      1147344                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1147344                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      1147344                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1147344                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.070811                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.070811                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.318202                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.318202                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.100992                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.100992                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.100992                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.100992                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 100266.142907                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 100266.142907                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 149753.618253                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 149753.618253                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         8127                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 119288.453125                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 119288.453125                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 119288.453125                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 119288.453125                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       220347                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          147                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs            8252                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             9                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    26.702254                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    16.333333                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        51264                       # number of writebacks
system.cpu14.dcache.writebacks::total           51264                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        48192                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        48192                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        12341                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        12341                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data        60533                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total        60533                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data        60533                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total        60533                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        23141                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        23141                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        32199                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        32199                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data        55340                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total        55340                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data        55340                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total        55340                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   2500948413                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   2500948413                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data   3926285044                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   3926285044                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   6427233457                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   6427233457                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   6427233457                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   6427233457                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.022972                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.022972                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.230036                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.230036                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.048233                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.048233                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.048233                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.048233                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 108074.344799                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 108074.344799                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 121938.105034                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 121938.105034                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 116140.828641                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 116140.828641                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 116140.828641                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 116140.828641                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              84                       # number of replacements
system.cpu14.icache.tags.tagsinuse         323.816478                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            681118                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             460                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1480.691304                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   323.816478                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.632454                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.632454                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1363714                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1363714                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       681118                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        681118                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       681118                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         681118                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       681118                       # number of overall hits
system.cpu14.icache.overall_hits::total        681118                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          509                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          509                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          509                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          509                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          509                       # number of overall misses
system.cpu14.icache.overall_misses::total          509                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     10985382                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     10985382                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     10985382                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     10985382                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     10985382                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     10985382                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       681627                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       681627                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       681627                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       681627                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       681627                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       681627                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000747                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000747                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000747                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000747                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000747                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000747                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 21582.282908                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 21582.282908                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 21582.282908                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 21582.282908                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 21582.282908                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 21582.282908                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu14.icache.writebacks::total              84                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           49                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           49                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           49                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          460                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          460                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          460                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      8734203                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      8734203                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      8734203                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      8734203                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      8734203                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      8734203                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000675                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000675                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000675                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000675                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000675                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000675                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 18987.397826                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 18987.397826                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 18987.397826                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 18987.397826                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 18987.397826                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 18987.397826                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                252455                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          118964                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             551                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             179378                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                170191                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           94.878413                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 66488                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            93                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             92                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    1108449                       # DTB read hits
system.cpu15.dtb.read_misses                     6717                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                1115166                       # DTB read accesses
system.cpu15.dtb.write_hits                    276176                       # DTB write hits
system.cpu15.dtb.write_misses                   58209                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                334385                       # DTB write accesses
system.cpu15.dtb.data_hits                    1384625                       # DTB hits
system.cpu15.dtb.data_misses                    64926                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                1449551                       # DTB accesses
system.cpu15.itb.fetch_hits                    689326                       # ITB hits
system.cpu15.itb.fetch_misses                      70                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                689396                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        7867762                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            12285                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      6801332                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    252455                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           236680                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     7759728                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                 36995                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        73051                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2114                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                  689326                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 242                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          7865710                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.864681                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.223834                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                6624928     84.23%     84.23% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  24819      0.32%     84.54% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                 245357      3.12%     87.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  21223      0.27%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 250666      3.19%     91.12% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  41627      0.53%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  79422      1.01%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  86545      1.10%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 491123      6.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            7865710                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.032087                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.864456                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 185073                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             6829563                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  263523                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              496243                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                18257                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              66425                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 251                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              5990183                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 942                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                18257                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 301013                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles               3039967                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        14881                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  566374                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             3852167                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              5844117                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              2084150                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              1646158                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                87619                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           5151378                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             8580778                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        4563611                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups         4017162                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps             3757054                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                1394324                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              255                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          243                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3340464                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            1131133                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores            444260                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads          364115                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores         179535                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  5830695                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               259                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 5554775                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            5739                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       1758743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       717175                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           83                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      7865710                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.706201                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.166954                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           4499087     57.20%     57.20% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           2224186     28.28%     85.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            697548      8.87%     94.34% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            199377      2.53%     96.88% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4             94015      1.20%     98.07% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5             52652      0.67%     98.74% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6             34774      0.44%     99.19% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             23170      0.29%     99.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             40901      0.52%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       7865710                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  3226     11.36%     11.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     11.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     11.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     11.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     11.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     11.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult               8238     29.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     40.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                16314     57.43%     97.79% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 627      2.21%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1532944     27.60%     27.60% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  6      0.00%     27.60% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     27.60% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           1717471     30.92%     58.52% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     58.52% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     58.52% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult           852377     15.34%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.86% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            1116880     20.11%     93.97% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite            335093      6.03%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              5554775                       # Type of FU issued
system.cpu15.iq.rate                         0.706017                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                     28405                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.005114                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         13271184                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         4722711                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2520292                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads           5738220                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes          2867055                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses      2864949                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2709946                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               2873230                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           2916                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads       567580                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       300123                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked        87328                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                18257                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                993921                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              729839                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           5831896                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             130                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             1131133                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts             444260                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              232                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                44027                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents              580088                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           74                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          296                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                370                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             5551987                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             1115166                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2788                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                         942                       # number of nop insts executed
system.cpu15.iew.exec_refs                    1449551                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 228205                       # Number of branches executed
system.cpu15.iew.exec_stores                   334385                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.705663                       # Inst execution rate
system.cpu15.iew.wb_sent                      5450788                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     5385241                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 4378888                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 5681182                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.684469                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.770771                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts       1755692                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           176                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             311                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      7562961                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.538505                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.247546                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      5418577     71.65%     71.65% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      1314988     17.39%     89.03% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       480883      6.36%     95.39% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       133469      1.76%     97.16% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4        11145      0.15%     97.30% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        79681      1.05%     98.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        10937      0.14%     98.50% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        19325      0.26%     98.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        93956      1.24%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      7562961                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            4072691                       # Number of instructions committed
system.cpu15.commit.committedOps              4072691                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                       707690                       # Number of memory references committed
system.cpu15.commit.loads                      563553                       # Number of loads committed
system.cpu15.commit.membars                        20                       # Number of memory barriers committed
system.cpu15.commit.branches                   191709                       # Number of branches committed
system.cpu15.commit.fp_insts                  2864173                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 1515156                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              65876                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          484      0.01%      0.01% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         795342     19.53%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             2      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      1716884     42.16%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult       852269     20.93%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        563573     13.84%     96.46% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite       144137      3.54%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         4072691                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               93956                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   13064870                       # The number of ROB reads
system.cpu15.rob.rob_writes                  11886449                       # The number of ROB writes
system.cpu15.timesIdled                            59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          2052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     904051                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   4072211                       # Number of Instructions Simulated
system.cpu15.committedOps                     4072211                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.932061                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.932061                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.517582                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.517582                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                4055493                       # number of integer regfile reads
system.cpu15.int_regfile_writes               2031013                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                 4016137                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                2835954                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   361                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           54386                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          58.853424                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1052574                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           54448                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           19.331729                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle       815839344                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    58.853424                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.919585                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.919585                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         2394778                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        2394778                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       956977                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        956977                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data        95537                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        95537                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           24                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           18                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1052514                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1052514                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1052514                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1052514                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data        68952                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        68952                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        48576                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        48576                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            6                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       117528                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       117528                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       117528                       # number of overall misses
system.cpu15.dcache.overall_misses::total       117528                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   6652282707                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   6652282707                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data   7432961449                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   7432961449                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        16254                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  14085244156                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  14085244156                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  14085244156                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  14085244156                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      1025929                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1025929                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       144113                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       144113                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      1170042                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1170042                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      1170042                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1170042                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.067209                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.067209                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.337069                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.337069                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.100448                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.100448                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.100448                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.100448                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 96477.008745                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 96477.008745                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 153017.157629                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 153017.157629                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         5418                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         5418                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 119845.859336                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 119845.859336                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 119845.859336                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 119845.859336                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       198157                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          103                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs            7119                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    27.834949                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     9.363636                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        51208                       # number of writebacks
system.cpu15.dcache.writebacks::total           51208                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        46678                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        46678                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        16240                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        16240                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        62918                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        62918                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        62918                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        62918                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        22274                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        22274                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        32336                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        32336                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data        54610                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total        54610                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data        54610                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total        54610                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   2367051444                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   2367051444                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data   3957216301                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   3957216301                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   6324267745                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   6324267745                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   6324267745                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   6324267745                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.021711                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.021711                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.224379                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.224379                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.046674                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.046674                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.046674                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.046674                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 106269.706564                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 106269.706564                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 122378.039986                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 122378.039986                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 115807.869346                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 115807.869346                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 115807.869346                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 115807.869346                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              85                       # number of replacements
system.cpu15.icache.tags.tagsinuse         320.066249                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            688814                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             457                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1507.251641                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   320.066249                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.625129                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.625129                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1379109                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1379109                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       688814                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        688814                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       688814                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         688814                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       688814                       # number of overall hits
system.cpu15.icache.overall_hits::total        688814                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          512                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          512                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          512                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          512                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          512                       # number of overall misses
system.cpu15.icache.overall_misses::total          512                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     15466842                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     15466842                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     15466842                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     15466842                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     15466842                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     15466842                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       689326                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       689326                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       689326                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       689326                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       689326                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       689326                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000743                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000743                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000743                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000743                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000743                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000743                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 30208.675781                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 30208.675781                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 30208.675781                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 30208.675781                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 30208.675781                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 30208.675781                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu15.icache.writebacks::total              85                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           55                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           55                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           55                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          457                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          457                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          457                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     11369673                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     11369673                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     11369673                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     11369673                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     11369673                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     11369673                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000663                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000663                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000663                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000663                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000663                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000663                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 24878.934354                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 24878.934354                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 24878.934354                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 24878.934354                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 24878.934354                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 24878.934354                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    139145                       # number of replacements
system.l2.tags.tagsinuse                 13836.177392                       # Cycle average of tags in use
system.l2.tags.total_refs                     1106660                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    155521                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.115824                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                6024328000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11138.263209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      726.899173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      297.329160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       90.224382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      119.862976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        5.422821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      118.413750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.015743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      120.933845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.135043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data      112.420141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.017776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data      117.219011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.065279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data      118.367675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.466254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      115.117418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.028752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data      115.950735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       89.835885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.019709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data      116.818546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       86.662443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.641034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       86.549984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.146771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       82.466332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.044188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       88.829999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.382813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       85.626543                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.679826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.044366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.018148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.005507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.007316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.007227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.007381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.006862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.007154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.007225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.007026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.007077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.005483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.007130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.005289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.005283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.005033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.005422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.005226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.844493                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16376                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2237                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13598                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 229064074                       # Number of tag accesses
system.l2.tags.data_accesses                229064074                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       817829                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           817829                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6573                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6573                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            28444                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data            25986                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data            26007                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data            25949                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data            26211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data            25903                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data            26010                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data            25874                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data            26381                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data            26006                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data            25886                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data            25869                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data            26302                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data            26006                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data            25890                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data            25860                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                418584                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5666                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           376                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           375                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           437                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           427                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11709                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data        26646                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data        16367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data        18025                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data        16509                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data        21584                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data        16619                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data        18544                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data        17072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data        25542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data        17828                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data        18157                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data        17754                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data        22657                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data        17734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data        19906                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data        19587                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            310531                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5666                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               55090                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 278                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               42353                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 376                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               44032                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 438                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               42458                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 375                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               47795                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 434                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               42522                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 377                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               44554                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 441                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               42946                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 381                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               51923                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 438                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               43834                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 377                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               44043                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 437                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               43623                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 441                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               48959                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 381                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               43740                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 442                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               45796                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 427                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               45447                       # number of demand (read+write) hits
system.l2.demand_hits::total                   740824                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5666                       # number of overall hits
system.l2.overall_hits::cpu00.data              55090                       # number of overall hits
system.l2.overall_hits::cpu01.inst                278                       # number of overall hits
system.l2.overall_hits::cpu01.data              42353                       # number of overall hits
system.l2.overall_hits::cpu02.inst                376                       # number of overall hits
system.l2.overall_hits::cpu02.data              44032                       # number of overall hits
system.l2.overall_hits::cpu03.inst                438                       # number of overall hits
system.l2.overall_hits::cpu03.data              42458                       # number of overall hits
system.l2.overall_hits::cpu04.inst                375                       # number of overall hits
system.l2.overall_hits::cpu04.data              47795                       # number of overall hits
system.l2.overall_hits::cpu05.inst                434                       # number of overall hits
system.l2.overall_hits::cpu05.data              42522                       # number of overall hits
system.l2.overall_hits::cpu06.inst                377                       # number of overall hits
system.l2.overall_hits::cpu06.data              44554                       # number of overall hits
system.l2.overall_hits::cpu07.inst                441                       # number of overall hits
system.l2.overall_hits::cpu07.data              42946                       # number of overall hits
system.l2.overall_hits::cpu08.inst                381                       # number of overall hits
system.l2.overall_hits::cpu08.data              51923                       # number of overall hits
system.l2.overall_hits::cpu09.inst                438                       # number of overall hits
system.l2.overall_hits::cpu09.data              43834                       # number of overall hits
system.l2.overall_hits::cpu10.inst                377                       # number of overall hits
system.l2.overall_hits::cpu10.data              44043                       # number of overall hits
system.l2.overall_hits::cpu11.inst                437                       # number of overall hits
system.l2.overall_hits::cpu11.data              43623                       # number of overall hits
system.l2.overall_hits::cpu12.inst                441                       # number of overall hits
system.l2.overall_hits::cpu12.data              48959                       # number of overall hits
system.l2.overall_hits::cpu13.inst                381                       # number of overall hits
system.l2.overall_hits::cpu13.data              43740                       # number of overall hits
system.l2.overall_hits::cpu14.inst                442                       # number of overall hits
system.l2.overall_hits::cpu14.data              45796                       # number of overall hits
system.l2.overall_hits::cpu15.inst                427                       # number of overall hits
system.l2.overall_hits::cpu15.data              45447                       # number of overall hits
system.l2.overall_hits::total                  740824                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 28                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          10568                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data           5889                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data           6028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data           5846                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data           6418                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data           5870                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data           6034                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data           5909                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data           6603                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data           5855                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data           6156                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data           5899                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data           6434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data           5800                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data           6178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data           6351                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              101838                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         2026                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          203                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           22                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2513                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data         3401                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data         3577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data         3665                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data         3669                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data         3524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data         3615                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data         3659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data         3553                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data         3580                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data         2750                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data         3598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data         2638                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data         2626                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data         2593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data         2714                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data         2614                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51776                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              2026                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             13969                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               203                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data              9466                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                38                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data              9693                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data              9515                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data              9942                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data              9485                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data              9693                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data              9462                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                16                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data             10183                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data              8605                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data              9754                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                16                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data              8537                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data              9060                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data              8393                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data              8892                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data              8965                       # number of demand (read+write) misses
system.l2.demand_misses::total                 156127                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             2026                       # number of overall misses
system.l2.overall_misses::cpu00.data            13969                       # number of overall misses
system.l2.overall_misses::cpu01.inst              203                       # number of overall misses
system.l2.overall_misses::cpu01.data             9466                       # number of overall misses
system.l2.overall_misses::cpu02.inst               38                       # number of overall misses
system.l2.overall_misses::cpu02.data             9693                       # number of overall misses
system.l2.overall_misses::cpu03.inst               17                       # number of overall misses
system.l2.overall_misses::cpu03.data             9515                       # number of overall misses
system.l2.overall_misses::cpu04.inst               22                       # number of overall misses
system.l2.overall_misses::cpu04.data             9942                       # number of overall misses
system.l2.overall_misses::cpu05.inst               19                       # number of overall misses
system.l2.overall_misses::cpu05.data             9485                       # number of overall misses
system.l2.overall_misses::cpu06.inst               21                       # number of overall misses
system.l2.overall_misses::cpu06.data             9693                       # number of overall misses
system.l2.overall_misses::cpu07.inst               17                       # number of overall misses
system.l2.overall_misses::cpu07.data             9462                       # number of overall misses
system.l2.overall_misses::cpu08.inst               16                       # number of overall misses
system.l2.overall_misses::cpu08.data            10183                       # number of overall misses
system.l2.overall_misses::cpu09.inst               15                       # number of overall misses
system.l2.overall_misses::cpu09.data             8605                       # number of overall misses
system.l2.overall_misses::cpu10.inst               20                       # number of overall misses
system.l2.overall_misses::cpu10.data             9754                       # number of overall misses
system.l2.overall_misses::cpu11.inst               16                       # number of overall misses
system.l2.overall_misses::cpu11.data             8537                       # number of overall misses
system.l2.overall_misses::cpu12.inst               18                       # number of overall misses
system.l2.overall_misses::cpu12.data             9060                       # number of overall misses
system.l2.overall_misses::cpu13.inst               17                       # number of overall misses
system.l2.overall_misses::cpu13.data             8393                       # number of overall misses
system.l2.overall_misses::cpu14.inst               18                       # number of overall misses
system.l2.overall_misses::cpu14.data             8892                       # number of overall misses
system.l2.overall_misses::cpu15.inst               30                       # number of overall misses
system.l2.overall_misses::cpu15.data             8965                       # number of overall misses
system.l2.overall_misses::total                156127                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        17415                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        17415                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        16254                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        32508                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        32508                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        32508                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        34830                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        34830                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        16254                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       436536                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   2314290176                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data   1289750678                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data   1320240502                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data   1280415827                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data   1406634109                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data   1285733956                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data   1321711131                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data   1293856786                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data   1445948653                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data   1282271776                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data   1348645353                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data   1291914801                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data   1409898547                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data   1266986829                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data   1353565444                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data   1391277212                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22303141780                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    442396728                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     43938980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst      7580169                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      2793980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      3654828                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      3174174                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      3404052                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      2680749                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      2391660                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      2077029                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      2692359                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      2203578                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      3294918                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      2919915                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      2895534                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      6037515                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    534136168                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    744634760                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data    783040397                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data    802025212                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data    803062867                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data    771223536                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data    791001515                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data    800390747                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data    777589232                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data    783095321                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data    601956549                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data    787209000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data    577142164                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data    574902441                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data    567559444                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data    593915203                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data    572370213                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11331118601                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    442396728                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   3058924936                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     43938980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   2072791075                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      7580169                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   2122265714                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      2793980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   2083478694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      3654828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   2177857645                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      3174174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   2076735471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      3404052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   2122101878                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      2680749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   2071446018                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      2391660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   2229043974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      2077029                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   1884228325                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      2692359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   2135854353                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      2203578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   1869056965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      3294918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   1984800988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      2919915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   1834546273                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      2895534                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   1947480647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      6037515                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   1963647425                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34168396549                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    442396728                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   3058924936                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     43938980                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   2072791075                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      7580169                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   2122265714                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      2793980                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   2083478694                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      3654828                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   2177857645                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      3174174                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   2076735471                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      3404052                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   2122101878                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      2680749                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   2071446018                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      2391660                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   2229043974                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      2077029                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   1884228325                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      2692359                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   2135854353                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      2203578                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   1869056965                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      3294918                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   1984800988                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      2919915                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   1834546273                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      2895534                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   1947480647                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      6037515                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   1963647425                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34168396549                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       817829                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       817829                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6573                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6573                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               33                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        39012                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data        31875                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data        32035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data        31795                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data        32629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data        31773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data        32044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data        31783                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data        32984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data        31861                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data        32042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data        31768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data        32736                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data        31806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data        32068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data        32211                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            520422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7692                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14222                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data        30047                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data        19944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data        21690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data        20178                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data        25108                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data        20234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data        22203                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data        20625                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data        29122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data        20578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data        21755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data        20392                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data        25283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data        20327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data        22620                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data        22201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        362307                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7692                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           69059                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             481                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           51819                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             414                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           53725                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             455                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           51973                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           57737                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           52007                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             398                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           54247                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             458                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           52408                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           62106                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           52439                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           53797                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           52160                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             459                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           58019                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             398                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           52133                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             460                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           54688                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             457                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           54412                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               896951                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7692                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          69059                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            481                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          51819                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            414                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          53725                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            455                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          51973                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          57737                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          52007                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            398                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          54247                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            458                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          52408                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          62106                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          52439                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          53797                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          52160                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            459                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          58019                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            398                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          52133                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            460                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          54688                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            457                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          54412                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              896951                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.848485                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.270891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.184753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.188169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.183865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.196696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.184748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.188304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.185917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.200188                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.183767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.192123                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.185690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.196542                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.182356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.192653                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.197169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.195684                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.263391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.422037                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.091787                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.037363                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.055416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.041943                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.052764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.037118                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.040302                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.033113                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.050378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.035320                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.039216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.042714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.039130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.065646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.176698                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.113189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.179352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.168972                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.181832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.140354                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.178660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.164798                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.172267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.122931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.133638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.165387                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.129364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.103864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.127564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.119982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.117742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142906                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.263391                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.202276                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.422037                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.182674                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.091787                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.180419                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.037363                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.183076                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.055416                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.172195                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.041943                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.182379                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.052764                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.178683                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.037118                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.180545                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.040302                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.163962                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.033113                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.164095                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.050378                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.181311                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.035320                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.163669                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.039216                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.156156                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.042714                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.160992                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.039130                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.162595                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.065646                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.164761                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.174064                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.263391                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.202276                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.422037                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.182674                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.091787                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.180419                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.037363                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.183076                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.055416                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.172195                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.041943                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.182379                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.052764                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.178683                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.037118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.180545                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.040302                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.163962                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.033113                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.164095                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.050378                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.181311                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.035320                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.163669                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.039216                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.156156                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.042714                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.160992                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.039130                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.162595                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.065646                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.164761                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.174064                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  8707.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data        17415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data 16834.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data        17415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data        17415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15590.571429                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 218990.364875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 219010.133809                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 219017.999668                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 219024.260520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 219170.163447                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 219034.745486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 219043.939509                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 218963.747842                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 218983.591246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 219004.573185                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 219078.192495                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 219005.729954                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 219132.506528                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 218446.005000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 219094.438977                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 219064.275232                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 219006.085940                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 218359.688055                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 216448.177340                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 199478.131579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 164351.764706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 166128.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 167061.789474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 162097.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 157691.117647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 149478.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 138468.600000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 134617.950000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 137723.625000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst       183051                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 171759.705882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst       160863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 201250.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 212549.211301                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 218945.827698                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 218909.811854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 218833.618554                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 218877.859635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 218848.903519                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 218810.930844                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 218745.763050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 218854.273009                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 218741.709777                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 218893.290545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 218790.717065                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 218780.198635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 218927.052932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 218881.389896                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 218833.899410                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 218963.356159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 218848.860495                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 218359.688055                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 218979.521512                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 216448.177340                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 218972.224276                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 199478.131579                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 218948.283710                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 164351.764706                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 218967.808092                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 166128.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 219056.290988                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 167061.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 218949.443437                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 162097.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 218931.381203                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 157691.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 218922.639822                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 149478.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 218898.553864                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 138468.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 218969.009297                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 134617.950000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 218972.150195                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 137723.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 218936.039007                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst       183051                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 219072.956733                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 171759.705882                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 218580.516264                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst       160863                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 219014.917566                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 201250.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 219034.849414                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 218850.016647                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 218359.688055                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 218979.521512                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 216448.177340                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 218972.224276                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 199478.131579                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 218948.283710                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 164351.764706                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 218967.808092                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 166128.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 219056.290988                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 167061.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 218949.443437                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 162097.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 218931.381203                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 157691.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 218922.639822                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 149478.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 218898.553864                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 138468.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 218969.009297                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 134617.950000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 218972.150195                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 137723.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 218936.039007                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst       183051                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 219072.956733                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 171759.705882                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 218580.516264                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst       160863                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 219014.917566                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 201250.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 219034.849414                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 218850.016647                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              65895                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1007                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7453                       # number of cycles access was blocked
system.l2.blocked::no_targets                      11                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.841406                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets    91.545455                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                91692                       # number of writebacks
system.l2.writebacks::total                     91692                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           239                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           89                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 328                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                328                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            28                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        10568                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data         5889                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data         6028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data         5846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data         6418                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data         5870                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data         6034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data         5909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data         6603                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data         5855                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data         6156                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data         5899                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data         6434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data         5800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data         6178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data         6351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         101838                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2019                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          192                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           23                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2274                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data         3397                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data         3573                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data         3657                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data         3663                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data         3517                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data         3607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data         3651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data         3549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data         3571                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data         2747                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data         3592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data         2633                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data         2620                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data         2589                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data         2709                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data         2612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51687                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        13965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data         9462                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data         9685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data         9509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data         9935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data         9477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data         9685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data         9458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data        10174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data         8602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data         9748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data         8532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data         9054                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data         8389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data         8887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data         8963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            155799                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        13965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data         9462                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data         9685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data         9509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data         9935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data         9477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data         9685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data         9458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data        10174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data         8602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data         9748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data         8532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data         9054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data         8389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data         8887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data         8963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           155799                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        13867                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data        27333                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        13506                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        25144                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        26156                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        25282                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data        12512                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data        24608                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        24270                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        24814                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        23620                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        25810                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        24814                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        26512                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        26442                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        12060                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       356750                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        13047                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        13435                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        26482                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   2270994653                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data   1265546279                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data   1295520515                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data   1256430569                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data   1380298455                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data   1261618054                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data   1296943628                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data   1269600308                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data   1418824338                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data   1258263535                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data   1323358931                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data   1267701799                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data   1383484065                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data   1243190643                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data   1328184988                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data   1365197861                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21885158621                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    432876049                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     41191259                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4937361                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst       644851                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      1084284                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       214435                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst       429465                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst       214282                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst       215483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst       213811                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst       860595                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst       858490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst       431303                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      3450430                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    487622098                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    730111203                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data    767863751                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data    785783367                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data    787193324                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data    755597576                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data    775037685                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data    784427979                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data    762586489                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data    767344074                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data    590290401                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data    771848414                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data    565606681                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data    563207039                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data    556311971                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data    582112062                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data    561403888                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11106725904                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    432876049                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   3001105856                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     41191259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   2033410030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4937361                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   2081303882                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       644851                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   2043623893                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      1084284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   2135896031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       214435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   2036655739                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst       429465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   2081371607                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       214282                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   2032186797                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       215483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   2186168412                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   1848553936                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       213811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   2095207345                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   1833308480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       860595                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   1946691104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       858490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   1799502614                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       431303                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   1910297050                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      3450430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   1926601749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33479506623                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    432876049                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   3001105856                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     41191259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   2033410030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4937361                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   2081303882                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       644851                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   2043623893                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      1084284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   2135896031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       214435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   2036655739                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst       429465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   2081371607                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       214282                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   2032186797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       215483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   2186168412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   1848553936                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       213811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   2095207345                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   1833308480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       860595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   1946691104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       858490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   1799502614                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       431303                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   1910297050                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      3450430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   1926601749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33479506623                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.848485                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.270891                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.184753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.188169                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.183865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.196696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.184748                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.188304                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.185917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.200188                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.183767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.192123                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.185690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.196542                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.182356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.192653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.197169                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.195684                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.262480                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.399168                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.055556                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.006593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.012594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.002208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.005025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.002183                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.002519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.002519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.008715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.010050                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.004348                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.035011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.159893                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.113056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.179152                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.168603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.181534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.140075                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.178264                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.164437                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.172073                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.122622                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.133492                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.165111                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.129119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.103627                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.127368                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.119761                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.117652                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.142661                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.262480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.202218                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.399168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.182597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.055556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.180270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.006593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.182960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.012594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.172073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.002208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.182225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.005025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.178535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.002183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.180469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.002519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.163817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.164038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.002519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.181200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.163574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.008715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.156052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.010050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.160915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.004348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.162504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.035011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.164725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173698                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.262480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.202218                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.399168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.182597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.055556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.180270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.006593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.182960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.012594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.172073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.002208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.182225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.005025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.178535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.002183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.180469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.002519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.163817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.164038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.002519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.181200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.163574                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.008715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.156052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.010050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.160915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.004348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.162504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.035011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.164725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173698                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        13867                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 13666.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        13506                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        12572                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        13078                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        12641                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data        12512                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data        12304                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        12135                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        12407                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data        11810                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data        12905                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        12407                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        13256                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        13221                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        12060                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12741.071429                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        13047                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        13435                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        13241                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 214893.513721                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 214900.030396                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 214917.139184                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 214921.411050                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 215066.758336                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 214926.414651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 214939.282068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 214858.742258                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 214875.713766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 214904.105038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 214970.586582                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 214901.135616                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 215027.053932                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 214343.214310                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 214986.239560                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 214957.937490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 214901.693091                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 214401.212977                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 214537.807292                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 214667.869565                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 214950.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 216856.800000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst       214435                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 214732.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst       214282                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst       215483                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst       213811                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 215148.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 214622.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 215651.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 215651.875000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 214433.640281                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 214928.231675                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 214907.291072                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 214871.032814                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 214903.992356                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 214841.505829                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 214870.442196                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 214852.911257                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 214873.623274                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 214882.126575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 214885.475428                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 214879.847996                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 214814.538929                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 214964.518702                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 214875.230205                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 214880.790698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 214932.575804                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 214884.321087                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 214401.212977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 214901.958897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 214537.807292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 214902.772141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 214667.869565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 214899.729685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 214950.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 214914.701125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 216856.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 214987.018722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst       214435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 214905.111217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 214732.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 214906.722457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst       214282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 214864.326179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst       215483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 214877.964616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 214898.155778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst       213811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 214937.150698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 214874.411627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 215148.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 215008.957809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 214622.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 214507.404220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 215651.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 214954.095870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 215651.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 214950.546580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 214889.098280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 214401.212977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 214901.958897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 214537.807292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 214902.772141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 214667.869565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 214899.729685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 214950.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 214914.701125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 216856.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 214987.018722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst       214435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 214905.111217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 214732.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 214906.722457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst       214282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 214864.326179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst       215483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 214877.964616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 214898.155778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst       213811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 214937.150698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 214874.411627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 215148.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 215008.957809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 214622.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 214507.404220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 215651.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 214954.095870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 215651.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 214950.546580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 214889.098280                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              53960                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        91692                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46542                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              437                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             75                       # Transaction distribution
system.membus.trans_dist::ReadExReq            101778                       # Transaction distribution
system.membus.trans_dist::ReadExResp           101771                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53961                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       450216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 450216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15835072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15835072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              422                       # Total snoops (count)
system.membus.snoop_fanout::samples            340280                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  340280    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              340280                       # Request fanout histogram
system.membus.reqLayer0.occupancy           841639393                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          778655000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1803722                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       894646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        17758                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            912                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          467                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          445                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            380715                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       909521                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8232                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          115066                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             375                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            79                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            454                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           522120                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          522120                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14222                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       366494                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        22562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       207885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       155674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       161676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       156185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       174059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       156278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       163572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       157718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       187239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       157551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       162154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       157004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       174832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       156869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       165174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       163408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2693953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       951680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      8325760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        37312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      6373376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        29568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      6606464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        34496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      6387840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        28352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      7127424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        34304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      6394688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      6672320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      6447616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        28352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      7674688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        34368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      6504384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        28352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      6618688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        34368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      6476096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        34688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      7210432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      6476864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      6780032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        34688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      6759040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              110272704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          145445                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1046132                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076507                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.839022                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1029584     98.42%     98.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6560      0.63%     99.05% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1626      0.16%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1114      0.11%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    834      0.08%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    763      0.07%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    683      0.07%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    572      0.05%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    580      0.06%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    550      0.05%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   485      0.05%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   472      0.05%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   476      0.05%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   458      0.04%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   471      0.05%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   727      0.07%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   177      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1046132                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4016030742                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             39.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27133308                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         244256147                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1709505                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         182976613                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1463953                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         190180459                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1611562                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         183588570                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1410540                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         204912169                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1606739                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        183715406                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1411677                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        192688737                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1617180                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        185466329                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1405138                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        220253688                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1599760                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        185056746                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1410476                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        190912106                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1602529                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy        184510046                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1620412                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        205589858                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            2.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1405904                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        184202517                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1628797                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        194400238                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1616041                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        191936026                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
