

================================================================
== Vivado HLS Report for 'ReadMiss'
================================================================
* Date:           Wed Apr 17 12:02:48 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LRUCache
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   17|   10|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     202|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     466|      98|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     328|
|Register         |        -|      -|    1213|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    1679|     628|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------------+---------+-------+-----+----+
    |           Instance           |          Module          | BRAM_18K| DSP48E|  FF | LUT|
    +------------------------------+--------------------------+---------+-------+-----+----+
    |PLRUCache_mux_83_24_2_1_U42   |PLRUCache_mux_83_24_2_1   |        0|      0|  233|  49|
    |PLRUCache_mux_83_512_2_1_U43  |PLRUCache_mux_83_512_2_1  |        0|      0|  233|  49|
    +------------------------------+--------------------------+---------+-------+-----+----+
    |Total                         |                          |        0|      0|  466|  98|
    +------------------------------+--------------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |sum3_fu_984_p2           |     +    |      0|  0|  40|          33|          33|
    |sum_fu_914_p2            |     +    |      0|  0|  40|          33|          33|
    |ap_block_state18         |    and   |      0|  0|   2|           1|           1|
    |tmp_3_fu_1021_p2         |   icmp   |      0|  0|  11|           8|           2|
    |tmp_s_fu_765_p2          |   icmp   |      0|  0|  11|           8|           2|
    |val_assign_1_fu_1032_p2  |   icmp   |      0|  0|  11|           8|           1|
    |val_assign_2_fu_1037_p2  |   icmp   |      0|  0|  11|           8|           2|
    |val_assign_3_fu_1042_p2  |   icmp   |      0|  0|  11|           8|           2|
    |val_assign_4_fu_1047_p2  |   icmp   |      0|  0|  11|           8|           3|
    |val_assign_5_fu_1052_p2  |   icmp   |      0|  0|  11|           8|           3|
    |val_assign_6_fu_1057_p2  |   icmp   |      0|  0|  11|           8|           3|
    |val_assign_7_fu_1062_p2  |   icmp   |      0|  0|  11|           8|           3|
    |val_assign_fu_1027_p2    |   icmp   |      0|  0|  11|           8|           1|
    |p_4_fu_831_p3            |  select  |      0|  0|   5|           1|           5|
    |p_s_fu_899_p3            |  select  |      0|  0|   5|           1|           5|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 202|         149|          99|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |Hi_assign_reg_578                    |  37|          9|    4|         36|
    |ap_NS_fsm                            |  93|         19|    1|         19|
    |ap_sig_ioackin_m_axi_dram_V_ARREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_dram_V_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_dram_V_WREADY   |   9|          2|    1|          2|
    |dataArray_0_V_address0               |  13|          3|    8|         24|
    |dataArray_1_V_address0               |  13|          3|    8|         24|
    |dataArray_2_V_address0               |  13|          3|    8|         24|
    |dataArray_3_V_address0               |  13|          3|    8|         24|
    |dataArray_4_V_address0               |  13|          3|    8|         24|
    |dataArray_5_V_address0               |  13|          3|    8|         24|
    |dataArray_6_V_address0               |  13|          3|    8|         24|
    |dataArray_7_V_address0               |  13|          3|    8|         24|
    |dram_V_blk_n_AR                      |   9|          2|    1|          2|
    |dram_V_blk_n_AW                      |   9|          2|    1|          2|
    |dram_V_blk_n_B                       |   9|          2|    1|          2|
    |dram_V_blk_n_R                       |   9|          2|    1|          2|
    |dram_V_blk_n_W                       |   9|          2|    1|          2|
    |mruArray_V_4_address0                |  13|          3|    8|         24|
    |tempValid_V_2_reg_637                |   9|          2|    8|         16|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 328|         73|   93|        303|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |Hi_assign_cast_reg_1280              |    4|   0|   32|         28|
    |Hi_assign_reg_578                    |    4|   0|    4|          0|
    |ap_CS_fsm                            |   18|   0|   18|          0|
    |ap_reg_ioackin_m_axi_dram_V_ARREADY  |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_dram_V_AWREADY  |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_dram_V_WREADY   |    1|   0|    1|          0|
    |i_dramBlockR_V_reg_1286              |  512|   0|  512|          0|
    |indexReg_V_reg_1093                  |    8|   0|    8|          0|
    |isEvict_2_reg_684                    |    1|   0|    1|          0|
    |mruArray_V_3_addr_reg_1147           |    8|   0|    8|          0|
    |sext_cast_reg_1264                   |   26|   0|   33|          7|
    |sum3_reg_1384                        |   33|   0|   33|          0|
    |sum_reg_1269                         |   33|   0|   33|          0|
    |tagReg_V_reg_1106                    |   24|   0|   24|          0|
    |tempMru_V_reg_1204                   |    8|   0|    8|          0|
    |tempValid_V_2_reg_637                |    8|   0|    8|          0|
    |tmp_4_reg_1389                       |  512|   0|  512|          0|
    |tmp_50_reg_1298                      |    3|   0|    3|          0|
    |tmp_reg_1118                         |    8|   0|   64|         56|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 1213|   0| 1304|         91|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    ReadMiss    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    ReadMiss    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    ReadMiss    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    ReadMiss    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    ReadMiss    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    ReadMiss    | return value |
|ap_return                | out |  512| ap_ctrl_hs |    ReadMiss    | return value |
|i_addr_V                 |  in |   32|   ap_none  |    i_addr_V    |    scalar    |
|m_axi_dram_V_AWVALID     | out |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_AWREADY     |  in |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_AWADDR      | out |   32|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_AWID        | out |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_AWLEN       | out |   32|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_AWSIZE      | out |    3|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_AWBURST     | out |    2|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_AWLOCK      | out |    2|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_AWCACHE     | out |    4|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_AWPROT      | out |    3|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_AWQOS       | out |    4|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_AWREGION    | out |    4|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_AWUSER      | out |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_WVALID      | out |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_WREADY      |  in |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_WDATA       | out |  512|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_WSTRB       | out |   64|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_WLAST       | out |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_WID         | out |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_WUSER       | out |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_ARVALID     | out |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_ARREADY     |  in |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_ARADDR      | out |   32|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_ARID        | out |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_ARLEN       | out |   32|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_ARSIZE      | out |    3|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_ARBURST     | out |    2|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_ARLOCK      | out |    2|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_ARCACHE     | out |    4|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_ARPROT      | out |    3|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_ARQOS       | out |    4|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_ARREGION    | out |    4|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_ARUSER      | out |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_RVALID      |  in |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_RREADY      | out |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_RDATA       |  in |  512|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_RLAST       |  in |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_RID         |  in |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_RUSER       |  in |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_RRESP       |  in |    2|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_BVALID      |  in |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_BREADY      | out |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_BRESP       |  in |    2|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_BID         |  in |    1|    m_axi   |     dram_V     |    pointer   |
|m_axi_dram_V_BUSER       |  in |    1|    m_axi   |     dram_V     |    pointer   |
|dram_V_offset            |  in |   26|   ap_none  |  dram_V_offset |    scalar    |
|valid_V                  |  in |    8|   ap_none  |     valid_V    |    scalar    |
|tag_0_V_read             |  in |   24|   ap_none  |  tag_0_V_read  |    scalar    |
|tag_1_V_read             |  in |   24|   ap_none  |  tag_1_V_read  |    scalar    |
|tag_2_V_read             |  in |   24|   ap_none  |  tag_2_V_read  |    scalar    |
|tag_3_V_read             |  in |   24|   ap_none  |  tag_3_V_read  |    scalar    |
|tag_4_V_read             |  in |   24|   ap_none  |  tag_4_V_read  |    scalar    |
|tag_5_V_read             |  in |   24|   ap_none  |  tag_5_V_read  |    scalar    |
|tag_6_V_read             |  in |   24|   ap_none  |  tag_6_V_read  |    scalar    |
|tag_7_V_read             |  in |   24|   ap_none  |  tag_7_V_read  |    scalar    |
|validArray_V_4_address0  | out |    8|  ap_memory | validArray_V_4 |     array    |
|validArray_V_4_ce0       | out |    1|  ap_memory | validArray_V_4 |     array    |
|validArray_V_4_we0       | out |    1|  ap_memory | validArray_V_4 |     array    |
|validArray_V_4_d0        | out |    8|  ap_memory | validArray_V_4 |     array    |
|tagArray_0_V_address0    | out |    8|  ap_memory |  tagArray_0_V  |     array    |
|tagArray_0_V_ce0         | out |    1|  ap_memory |  tagArray_0_V  |     array    |
|tagArray_0_V_we0         | out |    1|  ap_memory |  tagArray_0_V  |     array    |
|tagArray_0_V_d0          | out |   24|  ap_memory |  tagArray_0_V  |     array    |
|tagArray_1_V_address0    | out |    8|  ap_memory |  tagArray_1_V  |     array    |
|tagArray_1_V_ce0         | out |    1|  ap_memory |  tagArray_1_V  |     array    |
|tagArray_1_V_we0         | out |    1|  ap_memory |  tagArray_1_V  |     array    |
|tagArray_1_V_d0          | out |   24|  ap_memory |  tagArray_1_V  |     array    |
|tagArray_2_V_address0    | out |    8|  ap_memory |  tagArray_2_V  |     array    |
|tagArray_2_V_ce0         | out |    1|  ap_memory |  tagArray_2_V  |     array    |
|tagArray_2_V_we0         | out |    1|  ap_memory |  tagArray_2_V  |     array    |
|tagArray_2_V_d0          | out |   24|  ap_memory |  tagArray_2_V  |     array    |
|tagArray_3_V_address0    | out |    8|  ap_memory |  tagArray_3_V  |     array    |
|tagArray_3_V_ce0         | out |    1|  ap_memory |  tagArray_3_V  |     array    |
|tagArray_3_V_we0         | out |    1|  ap_memory |  tagArray_3_V  |     array    |
|tagArray_3_V_d0          | out |   24|  ap_memory |  tagArray_3_V  |     array    |
|tagArray_4_V_address0    | out |    8|  ap_memory |  tagArray_4_V  |     array    |
|tagArray_4_V_ce0         | out |    1|  ap_memory |  tagArray_4_V  |     array    |
|tagArray_4_V_we0         | out |    1|  ap_memory |  tagArray_4_V  |     array    |
|tagArray_4_V_d0          | out |   24|  ap_memory |  tagArray_4_V  |     array    |
|tagArray_5_V_address0    | out |    8|  ap_memory |  tagArray_5_V  |     array    |
|tagArray_5_V_ce0         | out |    1|  ap_memory |  tagArray_5_V  |     array    |
|tagArray_5_V_we0         | out |    1|  ap_memory |  tagArray_5_V  |     array    |
|tagArray_5_V_d0          | out |   24|  ap_memory |  tagArray_5_V  |     array    |
|tagArray_6_V_address0    | out |    8|  ap_memory |  tagArray_6_V  |     array    |
|tagArray_6_V_ce0         | out |    1|  ap_memory |  tagArray_6_V  |     array    |
|tagArray_6_V_we0         | out |    1|  ap_memory |  tagArray_6_V  |     array    |
|tagArray_6_V_d0          | out |   24|  ap_memory |  tagArray_6_V  |     array    |
|tagArray_7_V_address0    | out |    8|  ap_memory |  tagArray_7_V  |     array    |
|tagArray_7_V_ce0         | out |    1|  ap_memory |  tagArray_7_V  |     array    |
|tagArray_7_V_we0         | out |    1|  ap_memory |  tagArray_7_V  |     array    |
|tagArray_7_V_d0          | out |   24|  ap_memory |  tagArray_7_V  |     array    |
|dataArray_0_V_address0   | out |    8|  ap_memory |  dataArray_0_V |     array    |
|dataArray_0_V_ce0        | out |    1|  ap_memory |  dataArray_0_V |     array    |
|dataArray_0_V_we0        | out |    1|  ap_memory |  dataArray_0_V |     array    |
|dataArray_0_V_d0         | out |  512|  ap_memory |  dataArray_0_V |     array    |
|dataArray_0_V_q0         |  in |  512|  ap_memory |  dataArray_0_V |     array    |
|dataArray_1_V_address0   | out |    8|  ap_memory |  dataArray_1_V |     array    |
|dataArray_1_V_ce0        | out |    1|  ap_memory |  dataArray_1_V |     array    |
|dataArray_1_V_we0        | out |    1|  ap_memory |  dataArray_1_V |     array    |
|dataArray_1_V_d0         | out |  512|  ap_memory |  dataArray_1_V |     array    |
|dataArray_1_V_q0         |  in |  512|  ap_memory |  dataArray_1_V |     array    |
|dataArray_2_V_address0   | out |    8|  ap_memory |  dataArray_2_V |     array    |
|dataArray_2_V_ce0        | out |    1|  ap_memory |  dataArray_2_V |     array    |
|dataArray_2_V_we0        | out |    1|  ap_memory |  dataArray_2_V |     array    |
|dataArray_2_V_d0         | out |  512|  ap_memory |  dataArray_2_V |     array    |
|dataArray_2_V_q0         |  in |  512|  ap_memory |  dataArray_2_V |     array    |
|dataArray_3_V_address0   | out |    8|  ap_memory |  dataArray_3_V |     array    |
|dataArray_3_V_ce0        | out |    1|  ap_memory |  dataArray_3_V |     array    |
|dataArray_3_V_we0        | out |    1|  ap_memory |  dataArray_3_V |     array    |
|dataArray_3_V_d0         | out |  512|  ap_memory |  dataArray_3_V |     array    |
|dataArray_3_V_q0         |  in |  512|  ap_memory |  dataArray_3_V |     array    |
|dataArray_4_V_address0   | out |    8|  ap_memory |  dataArray_4_V |     array    |
|dataArray_4_V_ce0        | out |    1|  ap_memory |  dataArray_4_V |     array    |
|dataArray_4_V_we0        | out |    1|  ap_memory |  dataArray_4_V |     array    |
|dataArray_4_V_d0         | out |  512|  ap_memory |  dataArray_4_V |     array    |
|dataArray_4_V_q0         |  in |  512|  ap_memory |  dataArray_4_V |     array    |
|dataArray_5_V_address0   | out |    8|  ap_memory |  dataArray_5_V |     array    |
|dataArray_5_V_ce0        | out |    1|  ap_memory |  dataArray_5_V |     array    |
|dataArray_5_V_we0        | out |    1|  ap_memory |  dataArray_5_V |     array    |
|dataArray_5_V_d0         | out |  512|  ap_memory |  dataArray_5_V |     array    |
|dataArray_5_V_q0         |  in |  512|  ap_memory |  dataArray_5_V |     array    |
|dataArray_6_V_address0   | out |    8|  ap_memory |  dataArray_6_V |     array    |
|dataArray_6_V_ce0        | out |    1|  ap_memory |  dataArray_6_V |     array    |
|dataArray_6_V_we0        | out |    1|  ap_memory |  dataArray_6_V |     array    |
|dataArray_6_V_d0         | out |  512|  ap_memory |  dataArray_6_V |     array    |
|dataArray_6_V_q0         |  in |  512|  ap_memory |  dataArray_6_V |     array    |
|dataArray_7_V_address0   | out |    8|  ap_memory |  dataArray_7_V |     array    |
|dataArray_7_V_ce0        | out |    1|  ap_memory |  dataArray_7_V |     array    |
|dataArray_7_V_we0        | out |    1|  ap_memory |  dataArray_7_V |     array    |
|dataArray_7_V_d0         | out |  512|  ap_memory |  dataArray_7_V |     array    |
|dataArray_7_V_q0         |  in |  512|  ap_memory |  dataArray_7_V |     array    |
|mruArray_V_4_address0    | out |    8|  ap_memory |  mruArray_V_4  |     array    |
|mruArray_V_4_ce0         | out |    1|  ap_memory |  mruArray_V_4  |     array    |
|mruArray_V_4_we0         | out |    1|  ap_memory |  mruArray_V_4  |     array    |
|mruArray_V_4_d0          | out |    8|  ap_memory |  mruArray_V_4  |     array    |
|mruArray_V_4_q0          |  in |    8|  ap_memory |  mruArray_V_4  |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

