Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Sep 22 17:59:13 2020
| Host         : y-Blade-Stealth running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 3545 |     0 |     70560 |  5.02 |
|   LUT as Logic             | 3083 |     0 |     70560 |  4.37 |
|   LUT as Memory            |  462 |     0 |     28800 |  1.60 |
|     LUT as Distributed RAM |  304 |     0 |           |       |
|     LUT as Shift Register  |  158 |     0 |           |       |
| CLB Registers              | 4223 |     0 |    141120 |  2.99 |
|   Register as Flip Flop    | 4223 |     0 |    141120 |  2.99 |
|   Register as Latch        |    0 |     0 |    141120 |  0.00 |
| CARRY8                     |   30 |     0 |      8820 |  0.34 |
| F7 Muxes                   |    7 |     0 |     35280 |  0.02 |
| F8 Muxes                   |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 66    |          Yes |           - |          Set |
| 138   |          Yes |           - |        Reset |
| 135   |          Yes |         Set |            - |
| 3884  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  787 |     0 |      8820 |  8.92 |
|   CLBL                                     |  492 |     0 |           |       |
|   CLBM                                     |  295 |     0 |           |       |
| LUT as Logic                               | 3083 |     0 |     70560 |  4.37 |
|   using O5 output only                     |  144 |       |           |       |
|   using O6 output only                     | 2134 |       |           |       |
|   using O5 and O6                          |  805 |       |           |       |
| LUT as Memory                              |  462 |     0 |     28800 |  1.60 |
|   LUT as Distributed RAM                   |  304 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |  304 |       |           |       |
|   LUT as Shift Register                    |  158 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  158 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| CLB Registers                              | 4223 |     0 |    141120 |  2.99 |
|   Register driven from within the CLB      | 2339 |       |           |       |
|   Register driven from outside the CLB     | 1884 |       |           |       |
|     LUT in front of the register is unused | 1216 |       |           |       |
|     LUT in front of the register is used   |  668 |       |           |       |
| Unique Control Sets                        |  281 |       |     17640 |  1.59 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       216 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       216 |  0.00 |
|   RAMB18       |    0 |     0 |       432 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       196 |  1.02 |
|   BUFGCE             |    1 |     0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3884 |            Register |
| LUT6     | 1253 |                 CLB |
| LUT5     |  837 |                 CLB |
| LUT3     |  767 |                 CLB |
| RAMD32   |  532 |                 CLB |
| LUT4     |  484 |                 CLB |
| LUT2     |  386 |                 CLB |
| LUT1     |  161 |                 CLB |
| FDCE     |  138 |            Register |
| FDSE     |  135 |            Register |
| SRLC32E  |  106 |                 CLB |
| RAMS32   |   76 |                 CLB |
| FDPE     |   66 |            Register |
| SRL16E   |   52 |                 CLB |
| CARRY8   |   30 |                 CLB |
| MUXF7    |    7 |                 CLB |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_xbar_0              |    1 |
| design_1_rst_ps8_0_100M_0    |    1 |
| design_1_myip_v1_0_0_0       |    1 |
| design_1_axi_smc_0           |    1 |
| design_1_auto_pc_1           |    1 |
| design_1_auto_pc_0           |    1 |
| design_1_auto_ds_1           |    1 |
| design_1_auto_ds_0           |    1 |
+------------------------------+------+


