
Sabry_Applications.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c104  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  0800c294  0800c294  0000d294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c37c  0800c37c  0000e0a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c37c  0800c37c  0000d37c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c384  0800c384  0000e0a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c384  0800c384  0000d384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c388  0800c388  0000d388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a0  20000000  0800c38c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e0a0  2**0
                  CONTENTS
 10 .bss          00013914  200000a0  200000a0  0000e0a0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200139b4  200139b4  0000e0a0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e0a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d50e  00000000  00000000  0000e0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004d4d  00000000  00000000  0002b5de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018e8  00000000  00000000  00030330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000130b  00000000  00000000  00031c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025d3a  00000000  00000000  00032f23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020b29  00000000  00000000  00058c5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dc5aa  00000000  00000000  00079786  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00155d30  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006a24  00000000  00000000  00155d74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  0015c798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a0 	.word	0x200000a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c27c 	.word	0x0800c27c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a4 	.word	0x200000a4
 80001cc:	0800c27c 	.word	0x0800c27c

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <main>:
#include "task.h"



int main(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af02      	add	r7, sp, #8
	Sys_Init();
 8000502:	f005 feaf 	bl	8006264 <Sys_Init>
	TASKS_Init();
 8000506:	f008 fca5 	bl	8008e54 <TASKS_Init>

	BaseType_t ret_st;

	ret_st = xTaskCreate(TASKS_Send_Data, "Tx data", 200, NULL, 2, NULL);
 800050a:	2300      	movs	r3, #0
 800050c:	9301      	str	r3, [sp, #4]
 800050e:	2302      	movs	r3, #2
 8000510:	9300      	str	r3, [sp, #0]
 8000512:	2300      	movs	r3, #0
 8000514:	22c8      	movs	r2, #200	@ 0xc8
 8000516:	490c      	ldr	r1, [pc, #48]	@ (8000548 <main+0x4c>)
 8000518:	480c      	ldr	r0, [pc, #48]	@ (800054c <main+0x50>)
 800051a:	f009 fb1d 	bl	8009b58 <xTaskCreate>
 800051e:	6078      	str	r0, [r7, #4]
	configASSERT(ret_st == pdPASS);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	2b01      	cmp	r3, #1
 8000524:	d00b      	beq.n	800053e <main+0x42>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000526:	f04f 0320 	mov.w	r3, #32
 800052a:	f383 8811 	msr	BASEPRI, r3
 800052e:	f3bf 8f6f 	isb	sy
 8000532:	f3bf 8f4f 	dsb	sy
 8000536:	603b      	str	r3, [r7, #0]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000538:	bf00      	nop
 800053a:	bf00      	nop
 800053c:	e7fd      	b.n	800053a <main+0x3e>

/*	ret_st = xTaskCreate(TASKS_USART_Tx_Cyclic, "Tx cyclic", 200, NULL, 1, NULL);
	configASSERT(ret_st == pdPASS);*/


	vTaskStartScheduler();
 800053e:	f009 fd21 	bl	8009f84 <vTaskStartScheduler>

  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000542:	f00b fa6f 	bl	800ba24 <MX_USB_HOST_Process>
 8000546:	e7fc      	b.n	8000542 <main+0x46>
 8000548:	0800c294 	.word	0x0800c294
 800054c:	08008e65 	.word	0x08008e65

08000550 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000556:	2300      	movs	r3, #0
 8000558:	607b      	str	r3, [r7, #4]
 800055a:	4b10      	ldr	r3, [pc, #64]	@ (800059c <HAL_MspInit+0x4c>)
 800055c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800055e:	4a0f      	ldr	r2, [pc, #60]	@ (800059c <HAL_MspInit+0x4c>)
 8000560:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000564:	6453      	str	r3, [r2, #68]	@ 0x44
 8000566:	4b0d      	ldr	r3, [pc, #52]	@ (800059c <HAL_MspInit+0x4c>)
 8000568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800056a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000572:	2300      	movs	r3, #0
 8000574:	603b      	str	r3, [r7, #0]
 8000576:	4b09      	ldr	r3, [pc, #36]	@ (800059c <HAL_MspInit+0x4c>)
 8000578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800057a:	4a08      	ldr	r2, [pc, #32]	@ (800059c <HAL_MspInit+0x4c>)
 800057c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000580:	6413      	str	r3, [r2, #64]	@ 0x40
 8000582:	4b06      	ldr	r3, [pc, #24]	@ (800059c <HAL_MspInit+0x4c>)
 8000584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800058a:	603b      	str	r3, [r7, #0]
 800058c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800058e:	2003      	movs	r0, #3
 8000590:	f000 fa39 	bl	8000a06 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000594:	bf00      	nop
 8000596:	3708      	adds	r7, #8
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	40023800 	.word	0x40023800

080005a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b08e      	sub	sp, #56	@ 0x38
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80005a8:	2300      	movs	r3, #0
 80005aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80005ac:	2300      	movs	r3, #0
 80005ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80005b0:	2300      	movs	r3, #0
 80005b2:	60fb      	str	r3, [r7, #12]
 80005b4:	4b33      	ldr	r3, [pc, #204]	@ (8000684 <HAL_InitTick+0xe4>)
 80005b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005b8:	4a32      	ldr	r2, [pc, #200]	@ (8000684 <HAL_InitTick+0xe4>)
 80005ba:	f043 0310 	orr.w	r3, r3, #16
 80005be:	6413      	str	r3, [r2, #64]	@ 0x40
 80005c0:	4b30      	ldr	r3, [pc, #192]	@ (8000684 <HAL_InitTick+0xe4>)
 80005c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005c4:	f003 0310 	and.w	r3, r3, #16
 80005c8:	60fb      	str	r3, [r7, #12]
 80005ca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80005cc:	f107 0210 	add.w	r2, r7, #16
 80005d0:	f107 0314 	add.w	r3, r7, #20
 80005d4:	4611      	mov	r1, r2
 80005d6:	4618      	mov	r0, r3
 80005d8:	f003 fa3a 	bl	8003a50 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80005dc:	6a3b      	ldr	r3, [r7, #32]
 80005de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80005e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d103      	bne.n	80005ee <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80005e6:	f003 fa0b 	bl	8003a00 <HAL_RCC_GetPCLK1Freq>
 80005ea:	6378      	str	r0, [r7, #52]	@ 0x34
 80005ec:	e004      	b.n	80005f8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80005ee:	f003 fa07 	bl	8003a00 <HAL_RCC_GetPCLK1Freq>
 80005f2:	4603      	mov	r3, r0
 80005f4:	005b      	lsls	r3, r3, #1
 80005f6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80005f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80005fa:	4a23      	ldr	r2, [pc, #140]	@ (8000688 <HAL_InitTick+0xe8>)
 80005fc:	fba2 2303 	umull	r2, r3, r2, r3
 8000600:	0c9b      	lsrs	r3, r3, #18
 8000602:	3b01      	subs	r3, #1
 8000604:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000606:	4b21      	ldr	r3, [pc, #132]	@ (800068c <HAL_InitTick+0xec>)
 8000608:	4a21      	ldr	r2, [pc, #132]	@ (8000690 <HAL_InitTick+0xf0>)
 800060a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800060c:	4b1f      	ldr	r3, [pc, #124]	@ (800068c <HAL_InitTick+0xec>)
 800060e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000612:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000614:	4a1d      	ldr	r2, [pc, #116]	@ (800068c <HAL_InitTick+0xec>)
 8000616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000618:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800061a:	4b1c      	ldr	r3, [pc, #112]	@ (800068c <HAL_InitTick+0xec>)
 800061c:	2200      	movs	r2, #0
 800061e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000620:	4b1a      	ldr	r3, [pc, #104]	@ (800068c <HAL_InitTick+0xec>)
 8000622:	2200      	movs	r2, #0
 8000624:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000626:	4b19      	ldr	r3, [pc, #100]	@ (800068c <HAL_InitTick+0xec>)
 8000628:	2200      	movs	r2, #0
 800062a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800062c:	4817      	ldr	r0, [pc, #92]	@ (800068c <HAL_InitTick+0xec>)
 800062e:	f003 fa41 	bl	8003ab4 <HAL_TIM_Base_Init>
 8000632:	4603      	mov	r3, r0
 8000634:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000638:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800063c:	2b00      	cmp	r3, #0
 800063e:	d11b      	bne.n	8000678 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000640:	4812      	ldr	r0, [pc, #72]	@ (800068c <HAL_InitTick+0xec>)
 8000642:	f003 fa91 	bl	8003b68 <HAL_TIM_Base_Start_IT>
 8000646:	4603      	mov	r3, r0
 8000648:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800064c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000650:	2b00      	cmp	r3, #0
 8000652:	d111      	bne.n	8000678 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000654:	2036      	movs	r0, #54	@ 0x36
 8000656:	f000 f9fd 	bl	8000a54 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	2b0f      	cmp	r3, #15
 800065e:	d808      	bhi.n	8000672 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000660:	2200      	movs	r2, #0
 8000662:	6879      	ldr	r1, [r7, #4]
 8000664:	2036      	movs	r0, #54	@ 0x36
 8000666:	f000 f9d9 	bl	8000a1c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800066a:	4a0a      	ldr	r2, [pc, #40]	@ (8000694 <HAL_InitTick+0xf4>)
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	6013      	str	r3, [r2, #0]
 8000670:	e002      	b.n	8000678 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000672:	2301      	movs	r3, #1
 8000674:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000678:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800067c:	4618      	mov	r0, r3
 800067e:	3738      	adds	r7, #56	@ 0x38
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	40023800 	.word	0x40023800
 8000688:	431bde83 	.word	0x431bde83
 800068c:	200000bc 	.word	0x200000bc
 8000690:	40001000 	.word	0x40001000
 8000694:	20000004 	.word	0x20000004

08000698 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800069c:	bf00      	nop
 800069e:	e7fd      	b.n	800069c <NMI_Handler+0x4>

080006a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006a4:	bf00      	nop
 80006a6:	e7fd      	b.n	80006a4 <HardFault_Handler+0x4>

080006a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006ac:	bf00      	nop
 80006ae:	e7fd      	b.n	80006ac <MemManage_Handler+0x4>

080006b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006b4:	bf00      	nop
 80006b6:	e7fd      	b.n	80006b4 <BusFault_Handler+0x4>

080006b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006bc:	bf00      	nop
 80006be:	e7fd      	b.n	80006bc <UsageFault_Handler+0x4>

080006c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006c4:	bf00      	nop
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
	...

080006d0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80006d4:	4803      	ldr	r0, [pc, #12]	@ (80006e4 <TIM6_DAC_IRQHandler+0x14>)
 80006d6:	f003 fab7 	bl	8003c48 <HAL_TIM_IRQHandler>
  HAL_IncTick();
 80006da:	f000 f8a3 	bl	8000824 <HAL_IncTick>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80006de:	bf00      	nop
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	200000bc 	.word	0x200000bc

080006e8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80006ec:	4802      	ldr	r0, [pc, #8]	@ (80006f8 <OTG_FS_IRQHandler+0x10>)
 80006ee:	f000 fec3 	bl	8001478 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	2001348c 	.word	0x2001348c

080006fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b086      	sub	sp, #24
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000704:	4a14      	ldr	r2, [pc, #80]	@ (8000758 <_sbrk+0x5c>)
 8000706:	4b15      	ldr	r3, [pc, #84]	@ (800075c <_sbrk+0x60>)
 8000708:	1ad3      	subs	r3, r2, r3
 800070a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000710:	4b13      	ldr	r3, [pc, #76]	@ (8000760 <_sbrk+0x64>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d102      	bne.n	800071e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000718:	4b11      	ldr	r3, [pc, #68]	@ (8000760 <_sbrk+0x64>)
 800071a:	4a12      	ldr	r2, [pc, #72]	@ (8000764 <_sbrk+0x68>)
 800071c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800071e:	4b10      	ldr	r3, [pc, #64]	@ (8000760 <_sbrk+0x64>)
 8000720:	681a      	ldr	r2, [r3, #0]
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	4413      	add	r3, r2
 8000726:	693a      	ldr	r2, [r7, #16]
 8000728:	429a      	cmp	r2, r3
 800072a:	d207      	bcs.n	800073c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800072c:	f00b fd22 	bl	800c174 <__errno>
 8000730:	4603      	mov	r3, r0
 8000732:	220c      	movs	r2, #12
 8000734:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000736:	f04f 33ff 	mov.w	r3, #4294967295
 800073a:	e009      	b.n	8000750 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800073c:	4b08      	ldr	r3, [pc, #32]	@ (8000760 <_sbrk+0x64>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000742:	4b07      	ldr	r3, [pc, #28]	@ (8000760 <_sbrk+0x64>)
 8000744:	681a      	ldr	r2, [r3, #0]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	4413      	add	r3, r2
 800074a:	4a05      	ldr	r2, [pc, #20]	@ (8000760 <_sbrk+0x64>)
 800074c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800074e:	68fb      	ldr	r3, [r7, #12]
}
 8000750:	4618      	mov	r0, r3
 8000752:	3718      	adds	r7, #24
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	20020000 	.word	0x20020000
 800075c:	00000400 	.word	0x00000400
 8000760:	20000104 	.word	0x20000104
 8000764:	200139b8 	.word	0x200139b8

08000768 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800076c:	4b06      	ldr	r3, [pc, #24]	@ (8000788 <SystemInit+0x20>)
 800076e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000772:	4a05      	ldr	r2, [pc, #20]	@ (8000788 <SystemInit+0x20>)
 8000774:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000778:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800077c:	bf00      	nop
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	e000ed00 	.word	0xe000ed00

0800078c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800078c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80007c4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000790:	f7ff ffea 	bl	8000768 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000794:	480c      	ldr	r0, [pc, #48]	@ (80007c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000796:	490d      	ldr	r1, [pc, #52]	@ (80007cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000798:	4a0d      	ldr	r2, [pc, #52]	@ (80007d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800079a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800079c:	e002      	b.n	80007a4 <LoopCopyDataInit>

0800079e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800079e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007a2:	3304      	adds	r3, #4

080007a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007a8:	d3f9      	bcc.n	800079e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007aa:	4a0a      	ldr	r2, [pc, #40]	@ (80007d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80007ac:	4c0a      	ldr	r4, [pc, #40]	@ (80007d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80007ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007b0:	e001      	b.n	80007b6 <LoopFillZerobss>

080007b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007b4:	3204      	adds	r2, #4

080007b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007b8:	d3fb      	bcc.n	80007b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007ba:	f00b fce1 	bl	800c180 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007be:	f7ff fe9d 	bl	80004fc <main>
  bx  lr    
 80007c2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80007c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80007c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007cc:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 80007d0:	0800c38c 	.word	0x0800c38c
  ldr r2, =_sbss
 80007d4:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 80007d8:	200139b4 	.word	0x200139b4

080007dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80007dc:	e7fe      	b.n	80007dc <ADC_IRQHandler>
	...

080007e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80007e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000820 <HAL_Init+0x40>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a0d      	ldr	r2, [pc, #52]	@ (8000820 <HAL_Init+0x40>)
 80007ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80007ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80007f0:	4b0b      	ldr	r3, [pc, #44]	@ (8000820 <HAL_Init+0x40>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a0a      	ldr	r2, [pc, #40]	@ (8000820 <HAL_Init+0x40>)
 80007f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80007fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007fc:	4b08      	ldr	r3, [pc, #32]	@ (8000820 <HAL_Init+0x40>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a07      	ldr	r2, [pc, #28]	@ (8000820 <HAL_Init+0x40>)
 8000802:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000806:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000808:	2003      	movs	r0, #3
 800080a:	f000 f8fc 	bl	8000a06 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800080e:	2000      	movs	r0, #0
 8000810:	f7ff fec6 	bl	80005a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000814:	f7ff fe9c 	bl	8000550 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000818:	2300      	movs	r3, #0
}
 800081a:	4618      	mov	r0, r3
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40023c00 	.word	0x40023c00

08000824 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000828:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <HAL_IncTick+0x20>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	461a      	mov	r2, r3
 800082e:	4b06      	ldr	r3, [pc, #24]	@ (8000848 <HAL_IncTick+0x24>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4413      	add	r3, r2
 8000834:	4a04      	ldr	r2, [pc, #16]	@ (8000848 <HAL_IncTick+0x24>)
 8000836:	6013      	str	r3, [r2, #0]
}
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	20000008 	.word	0x20000008
 8000848:	20000108 	.word	0x20000108

0800084c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  return uwTick;
 8000850:	4b03      	ldr	r3, [pc, #12]	@ (8000860 <HAL_GetTick+0x14>)
 8000852:	681b      	ldr	r3, [r3, #0]
}
 8000854:	4618      	mov	r0, r3
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	20000108 	.word	0x20000108

08000864 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b084      	sub	sp, #16
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800086c:	f7ff ffee 	bl	800084c <HAL_GetTick>
 8000870:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800087c:	d005      	beq.n	800088a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800087e:	4b0a      	ldr	r3, [pc, #40]	@ (80008a8 <HAL_Delay+0x44>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	461a      	mov	r2, r3
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	4413      	add	r3, r2
 8000888:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800088a:	bf00      	nop
 800088c:	f7ff ffde 	bl	800084c <HAL_GetTick>
 8000890:	4602      	mov	r2, r0
 8000892:	68bb      	ldr	r3, [r7, #8]
 8000894:	1ad3      	subs	r3, r2, r3
 8000896:	68fa      	ldr	r2, [r7, #12]
 8000898:	429a      	cmp	r2, r3
 800089a:	d8f7      	bhi.n	800088c <HAL_Delay+0x28>
  {
  }
}
 800089c:	bf00      	nop
 800089e:	bf00      	nop
 80008a0:	3710      	adds	r7, #16
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	20000008 	.word	0x20000008

080008ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b085      	sub	sp, #20
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	f003 0307 	and.w	r3, r3, #7
 80008ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008bc:	4b0c      	ldr	r3, [pc, #48]	@ (80008f0 <__NVIC_SetPriorityGrouping+0x44>)
 80008be:	68db      	ldr	r3, [r3, #12]
 80008c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008c2:	68ba      	ldr	r2, [r7, #8]
 80008c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80008c8:	4013      	ands	r3, r2
 80008ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80008d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008de:	4a04      	ldr	r2, [pc, #16]	@ (80008f0 <__NVIC_SetPriorityGrouping+0x44>)
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	60d3      	str	r3, [r2, #12]
}
 80008e4:	bf00      	nop
 80008e6:	3714      	adds	r7, #20
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr
 80008f0:	e000ed00 	.word	0xe000ed00

080008f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008f8:	4b04      	ldr	r3, [pc, #16]	@ (800090c <__NVIC_GetPriorityGrouping+0x18>)
 80008fa:	68db      	ldr	r3, [r3, #12]
 80008fc:	0a1b      	lsrs	r3, r3, #8
 80008fe:	f003 0307 	and.w	r3, r3, #7
}
 8000902:	4618      	mov	r0, r3
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr
 800090c:	e000ed00 	.word	0xe000ed00

08000910 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000910:	b480      	push	{r7}
 8000912:	b083      	sub	sp, #12
 8000914:	af00      	add	r7, sp, #0
 8000916:	4603      	mov	r3, r0
 8000918:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800091a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800091e:	2b00      	cmp	r3, #0
 8000920:	db0b      	blt.n	800093a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000922:	79fb      	ldrb	r3, [r7, #7]
 8000924:	f003 021f 	and.w	r2, r3, #31
 8000928:	4907      	ldr	r1, [pc, #28]	@ (8000948 <__NVIC_EnableIRQ+0x38>)
 800092a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092e:	095b      	lsrs	r3, r3, #5
 8000930:	2001      	movs	r0, #1
 8000932:	fa00 f202 	lsl.w	r2, r0, r2
 8000936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800093a:	bf00      	nop
 800093c:	370c      	adds	r7, #12
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	e000e100 	.word	0xe000e100

0800094c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	6039      	str	r1, [r7, #0]
 8000956:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800095c:	2b00      	cmp	r3, #0
 800095e:	db0a      	blt.n	8000976 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	b2da      	uxtb	r2, r3
 8000964:	490c      	ldr	r1, [pc, #48]	@ (8000998 <__NVIC_SetPriority+0x4c>)
 8000966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096a:	0112      	lsls	r2, r2, #4
 800096c:	b2d2      	uxtb	r2, r2
 800096e:	440b      	add	r3, r1
 8000970:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000974:	e00a      	b.n	800098c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	b2da      	uxtb	r2, r3
 800097a:	4908      	ldr	r1, [pc, #32]	@ (800099c <__NVIC_SetPriority+0x50>)
 800097c:	79fb      	ldrb	r3, [r7, #7]
 800097e:	f003 030f 	and.w	r3, r3, #15
 8000982:	3b04      	subs	r3, #4
 8000984:	0112      	lsls	r2, r2, #4
 8000986:	b2d2      	uxtb	r2, r2
 8000988:	440b      	add	r3, r1
 800098a:	761a      	strb	r2, [r3, #24]
}
 800098c:	bf00      	nop
 800098e:	370c      	adds	r7, #12
 8000990:	46bd      	mov	sp, r7
 8000992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000996:	4770      	bx	lr
 8000998:	e000e100 	.word	0xe000e100
 800099c:	e000ed00 	.word	0xe000ed00

080009a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b089      	sub	sp, #36	@ 0x24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	60f8      	str	r0, [r7, #12]
 80009a8:	60b9      	str	r1, [r7, #8]
 80009aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	f003 0307 	and.w	r3, r3, #7
 80009b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009b4:	69fb      	ldr	r3, [r7, #28]
 80009b6:	f1c3 0307 	rsb	r3, r3, #7
 80009ba:	2b04      	cmp	r3, #4
 80009bc:	bf28      	it	cs
 80009be:	2304      	movcs	r3, #4
 80009c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009c2:	69fb      	ldr	r3, [r7, #28]
 80009c4:	3304      	adds	r3, #4
 80009c6:	2b06      	cmp	r3, #6
 80009c8:	d902      	bls.n	80009d0 <NVIC_EncodePriority+0x30>
 80009ca:	69fb      	ldr	r3, [r7, #28]
 80009cc:	3b03      	subs	r3, #3
 80009ce:	e000      	b.n	80009d2 <NVIC_EncodePriority+0x32>
 80009d0:	2300      	movs	r3, #0
 80009d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009d4:	f04f 32ff 	mov.w	r2, #4294967295
 80009d8:	69bb      	ldr	r3, [r7, #24]
 80009da:	fa02 f303 	lsl.w	r3, r2, r3
 80009de:	43da      	mvns	r2, r3
 80009e0:	68bb      	ldr	r3, [r7, #8]
 80009e2:	401a      	ands	r2, r3
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009e8:	f04f 31ff 	mov.w	r1, #4294967295
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	fa01 f303 	lsl.w	r3, r1, r3
 80009f2:	43d9      	mvns	r1, r3
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009f8:	4313      	orrs	r3, r2
         );
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	3724      	adds	r7, #36	@ 0x24
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr

08000a06 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a06:	b580      	push	{r7, lr}
 8000a08:	b082      	sub	sp, #8
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a0e:	6878      	ldr	r0, [r7, #4]
 8000a10:	f7ff ff4c 	bl	80008ac <__NVIC_SetPriorityGrouping>
}
 8000a14:	bf00      	nop
 8000a16:	3708      	adds	r7, #8
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}

08000a1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b086      	sub	sp, #24
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	4603      	mov	r3, r0
 8000a24:	60b9      	str	r1, [r7, #8]
 8000a26:	607a      	str	r2, [r7, #4]
 8000a28:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a2e:	f7ff ff61 	bl	80008f4 <__NVIC_GetPriorityGrouping>
 8000a32:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a34:	687a      	ldr	r2, [r7, #4]
 8000a36:	68b9      	ldr	r1, [r7, #8]
 8000a38:	6978      	ldr	r0, [r7, #20]
 8000a3a:	f7ff ffb1 	bl	80009a0 <NVIC_EncodePriority>
 8000a3e:	4602      	mov	r2, r0
 8000a40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a44:	4611      	mov	r1, r2
 8000a46:	4618      	mov	r0, r3
 8000a48:	f7ff ff80 	bl	800094c <__NVIC_SetPriority>
}
 8000a4c:	bf00      	nop
 8000a4e:	3718      	adds	r7, #24
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}

08000a54 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a62:	4618      	mov	r0, r3
 8000a64:	f7ff ff54 	bl	8000910 <__NVIC_EnableIRQ>
}
 8000a68:	bf00      	nop
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a7c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000a7e:	f7ff fee5 	bl	800084c <HAL_GetTick>
 8000a82:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	2b02      	cmp	r3, #2
 8000a8e:	d008      	beq.n	8000aa2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	2280      	movs	r2, #128	@ 0x80
 8000a94:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	2200      	movs	r2, #0
 8000a9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	e052      	b.n	8000b48 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f022 0216 	bic.w	r2, r2, #22
 8000ab0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	695a      	ldr	r2, [r3, #20]
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000ac0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d103      	bne.n	8000ad2 <HAL_DMA_Abort+0x62>
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d007      	beq.n	8000ae2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	f022 0208 	bic.w	r2, r2, #8
 8000ae0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	681a      	ldr	r2, [r3, #0]
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f022 0201 	bic.w	r2, r2, #1
 8000af0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000af2:	e013      	b.n	8000b1c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000af4:	f7ff feaa 	bl	800084c <HAL_GetTick>
 8000af8:	4602      	mov	r2, r0
 8000afa:	68bb      	ldr	r3, [r7, #8]
 8000afc:	1ad3      	subs	r3, r2, r3
 8000afe:	2b05      	cmp	r3, #5
 8000b00:	d90c      	bls.n	8000b1c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	2220      	movs	r2, #32
 8000b06:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2203      	movs	r2, #3
 8000b0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2200      	movs	r2, #0
 8000b14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8000b18:	2303      	movs	r3, #3
 8000b1a:	e015      	b.n	8000b48 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f003 0301 	and.w	r3, r3, #1
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d1e4      	bne.n	8000af4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000b2e:	223f      	movs	r2, #63	@ 0x3f
 8000b30:	409a      	lsls	r2, r3
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2201      	movs	r2, #1
 8000b3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	2200      	movs	r2, #0
 8000b42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8000b46:	2300      	movs	r3, #0
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3710      	adds	r7, #16
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	2b02      	cmp	r3, #2
 8000b62:	d004      	beq.n	8000b6e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	2280      	movs	r2, #128	@ 0x80
 8000b68:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	e00c      	b.n	8000b88 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	2205      	movs	r2, #5
 8000b72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f022 0201 	bic.w	r2, r2, #1
 8000b84:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000b86:	2300      	movs	r3, #0
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	370c      	adds	r7, #12
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr

08000b94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b089      	sub	sp, #36	@ 0x24
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
 8000b9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000baa:	2300      	movs	r3, #0
 8000bac:	61fb      	str	r3, [r7, #28]
 8000bae:	e16b      	b.n	8000e88 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	69fb      	ldr	r3, [r7, #28]
 8000bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	697a      	ldr	r2, [r7, #20]
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000bc4:	693a      	ldr	r2, [r7, #16]
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	f040 815a 	bne.w	8000e82 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	f003 0303 	and.w	r3, r3, #3
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d005      	beq.n	8000be6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000be2:	2b02      	cmp	r3, #2
 8000be4:	d130      	bne.n	8000c48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	689b      	ldr	r3, [r3, #8]
 8000bea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000bec:	69fb      	ldr	r3, [r7, #28]
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	2203      	movs	r2, #3
 8000bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf6:	43db      	mvns	r3, r3
 8000bf8:	69ba      	ldr	r2, [r7, #24]
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	68da      	ldr	r2, [r3, #12]
 8000c02:	69fb      	ldr	r3, [r7, #28]
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	fa02 f303 	lsl.w	r3, r2, r3
 8000c0a:	69ba      	ldr	r2, [r7, #24]
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	69ba      	ldr	r2, [r7, #24]
 8000c14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	69fb      	ldr	r3, [r7, #28]
 8000c20:	fa02 f303 	lsl.w	r3, r2, r3
 8000c24:	43db      	mvns	r3, r3
 8000c26:	69ba      	ldr	r2, [r7, #24]
 8000c28:	4013      	ands	r3, r2
 8000c2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	091b      	lsrs	r3, r3, #4
 8000c32:	f003 0201 	and.w	r2, r3, #1
 8000c36:	69fb      	ldr	r3, [r7, #28]
 8000c38:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3c:	69ba      	ldr	r2, [r7, #24]
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	69ba      	ldr	r2, [r7, #24]
 8000c46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	f003 0303 	and.w	r3, r3, #3
 8000c50:	2b03      	cmp	r3, #3
 8000c52:	d017      	beq.n	8000c84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c5a:	69fb      	ldr	r3, [r7, #28]
 8000c5c:	005b      	lsls	r3, r3, #1
 8000c5e:	2203      	movs	r2, #3
 8000c60:	fa02 f303 	lsl.w	r3, r2, r3
 8000c64:	43db      	mvns	r3, r3
 8000c66:	69ba      	ldr	r2, [r7, #24]
 8000c68:	4013      	ands	r3, r2
 8000c6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	689a      	ldr	r2, [r3, #8]
 8000c70:	69fb      	ldr	r3, [r7, #28]
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	fa02 f303 	lsl.w	r3, r2, r3
 8000c78:	69ba      	ldr	r2, [r7, #24]
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	69ba      	ldr	r2, [r7, #24]
 8000c82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	f003 0303 	and.w	r3, r3, #3
 8000c8c:	2b02      	cmp	r3, #2
 8000c8e:	d123      	bne.n	8000cd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000c90:	69fb      	ldr	r3, [r7, #28]
 8000c92:	08da      	lsrs	r2, r3, #3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	3208      	adds	r2, #8
 8000c98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000c9e:	69fb      	ldr	r3, [r7, #28]
 8000ca0:	f003 0307 	and.w	r3, r3, #7
 8000ca4:	009b      	lsls	r3, r3, #2
 8000ca6:	220f      	movs	r2, #15
 8000ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cac:	43db      	mvns	r3, r3
 8000cae:	69ba      	ldr	r2, [r7, #24]
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	691a      	ldr	r2, [r3, #16]
 8000cb8:	69fb      	ldr	r3, [r7, #28]
 8000cba:	f003 0307 	and.w	r3, r3, #7
 8000cbe:	009b      	lsls	r3, r3, #2
 8000cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc4:	69ba      	ldr	r2, [r7, #24]
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	08da      	lsrs	r2, r3, #3
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	3208      	adds	r2, #8
 8000cd2:	69b9      	ldr	r1, [r7, #24]
 8000cd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000cde:	69fb      	ldr	r3, [r7, #28]
 8000ce0:	005b      	lsls	r3, r3, #1
 8000ce2:	2203      	movs	r2, #3
 8000ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce8:	43db      	mvns	r3, r3
 8000cea:	69ba      	ldr	r2, [r7, #24]
 8000cec:	4013      	ands	r3, r2
 8000cee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	f003 0203 	and.w	r2, r3, #3
 8000cf8:	69fb      	ldr	r3, [r7, #28]
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000d00:	69ba      	ldr	r2, [r7, #24]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	69ba      	ldr	r2, [r7, #24]
 8000d0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	f000 80b4 	beq.w	8000e82 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	4b60      	ldr	r3, [pc, #384]	@ (8000ea0 <HAL_GPIO_Init+0x30c>)
 8000d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d22:	4a5f      	ldr	r2, [pc, #380]	@ (8000ea0 <HAL_GPIO_Init+0x30c>)
 8000d24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d28:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d2a:	4b5d      	ldr	r3, [pc, #372]	@ (8000ea0 <HAL_GPIO_Init+0x30c>)
 8000d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d32:	60fb      	str	r3, [r7, #12]
 8000d34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d36:	4a5b      	ldr	r2, [pc, #364]	@ (8000ea4 <HAL_GPIO_Init+0x310>)
 8000d38:	69fb      	ldr	r3, [r7, #28]
 8000d3a:	089b      	lsrs	r3, r3, #2
 8000d3c:	3302      	adds	r3, #2
 8000d3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d44:	69fb      	ldr	r3, [r7, #28]
 8000d46:	f003 0303 	and.w	r3, r3, #3
 8000d4a:	009b      	lsls	r3, r3, #2
 8000d4c:	220f      	movs	r2, #15
 8000d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d52:	43db      	mvns	r3, r3
 8000d54:	69ba      	ldr	r2, [r7, #24]
 8000d56:	4013      	ands	r3, r2
 8000d58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	4a52      	ldr	r2, [pc, #328]	@ (8000ea8 <HAL_GPIO_Init+0x314>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d02b      	beq.n	8000dba <HAL_GPIO_Init+0x226>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	4a51      	ldr	r2, [pc, #324]	@ (8000eac <HAL_GPIO_Init+0x318>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d025      	beq.n	8000db6 <HAL_GPIO_Init+0x222>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4a50      	ldr	r2, [pc, #320]	@ (8000eb0 <HAL_GPIO_Init+0x31c>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d01f      	beq.n	8000db2 <HAL_GPIO_Init+0x21e>
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4a4f      	ldr	r2, [pc, #316]	@ (8000eb4 <HAL_GPIO_Init+0x320>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d019      	beq.n	8000dae <HAL_GPIO_Init+0x21a>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	4a4e      	ldr	r2, [pc, #312]	@ (8000eb8 <HAL_GPIO_Init+0x324>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d013      	beq.n	8000daa <HAL_GPIO_Init+0x216>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4a4d      	ldr	r2, [pc, #308]	@ (8000ebc <HAL_GPIO_Init+0x328>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d00d      	beq.n	8000da6 <HAL_GPIO_Init+0x212>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4a4c      	ldr	r2, [pc, #304]	@ (8000ec0 <HAL_GPIO_Init+0x32c>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d007      	beq.n	8000da2 <HAL_GPIO_Init+0x20e>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4a4b      	ldr	r2, [pc, #300]	@ (8000ec4 <HAL_GPIO_Init+0x330>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d101      	bne.n	8000d9e <HAL_GPIO_Init+0x20a>
 8000d9a:	2307      	movs	r3, #7
 8000d9c:	e00e      	b.n	8000dbc <HAL_GPIO_Init+0x228>
 8000d9e:	2308      	movs	r3, #8
 8000da0:	e00c      	b.n	8000dbc <HAL_GPIO_Init+0x228>
 8000da2:	2306      	movs	r3, #6
 8000da4:	e00a      	b.n	8000dbc <HAL_GPIO_Init+0x228>
 8000da6:	2305      	movs	r3, #5
 8000da8:	e008      	b.n	8000dbc <HAL_GPIO_Init+0x228>
 8000daa:	2304      	movs	r3, #4
 8000dac:	e006      	b.n	8000dbc <HAL_GPIO_Init+0x228>
 8000dae:	2303      	movs	r3, #3
 8000db0:	e004      	b.n	8000dbc <HAL_GPIO_Init+0x228>
 8000db2:	2302      	movs	r3, #2
 8000db4:	e002      	b.n	8000dbc <HAL_GPIO_Init+0x228>
 8000db6:	2301      	movs	r3, #1
 8000db8:	e000      	b.n	8000dbc <HAL_GPIO_Init+0x228>
 8000dba:	2300      	movs	r3, #0
 8000dbc:	69fa      	ldr	r2, [r7, #28]
 8000dbe:	f002 0203 	and.w	r2, r2, #3
 8000dc2:	0092      	lsls	r2, r2, #2
 8000dc4:	4093      	lsls	r3, r2
 8000dc6:	69ba      	ldr	r2, [r7, #24]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000dcc:	4935      	ldr	r1, [pc, #212]	@ (8000ea4 <HAL_GPIO_Init+0x310>)
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	089b      	lsrs	r3, r3, #2
 8000dd2:	3302      	adds	r3, #2
 8000dd4:	69ba      	ldr	r2, [r7, #24]
 8000dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000dda:	4b3b      	ldr	r3, [pc, #236]	@ (8000ec8 <HAL_GPIO_Init+0x334>)
 8000ddc:	689b      	ldr	r3, [r3, #8]
 8000dde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000de0:	693b      	ldr	r3, [r7, #16]
 8000de2:	43db      	mvns	r3, r3
 8000de4:	69ba      	ldr	r2, [r7, #24]
 8000de6:	4013      	ands	r3, r2
 8000de8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d003      	beq.n	8000dfe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000df6:	69ba      	ldr	r2, [r7, #24]
 8000df8:	693b      	ldr	r3, [r7, #16]
 8000dfa:	4313      	orrs	r3, r2
 8000dfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000dfe:	4a32      	ldr	r2, [pc, #200]	@ (8000ec8 <HAL_GPIO_Init+0x334>)
 8000e00:	69bb      	ldr	r3, [r7, #24]
 8000e02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e04:	4b30      	ldr	r3, [pc, #192]	@ (8000ec8 <HAL_GPIO_Init+0x334>)
 8000e06:	68db      	ldr	r3, [r3, #12]
 8000e08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e0a:	693b      	ldr	r3, [r7, #16]
 8000e0c:	43db      	mvns	r3, r3
 8000e0e:	69ba      	ldr	r2, [r7, #24]
 8000e10:	4013      	ands	r3, r2
 8000e12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d003      	beq.n	8000e28 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000e20:	69ba      	ldr	r2, [r7, #24]
 8000e22:	693b      	ldr	r3, [r7, #16]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000e28:	4a27      	ldr	r2, [pc, #156]	@ (8000ec8 <HAL_GPIO_Init+0x334>)
 8000e2a:	69bb      	ldr	r3, [r7, #24]
 8000e2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000e2e:	4b26      	ldr	r3, [pc, #152]	@ (8000ec8 <HAL_GPIO_Init+0x334>)
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e34:	693b      	ldr	r3, [r7, #16]
 8000e36:	43db      	mvns	r3, r3
 8000e38:	69ba      	ldr	r2, [r7, #24]
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d003      	beq.n	8000e52 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000e4a:	69ba      	ldr	r2, [r7, #24]
 8000e4c:	693b      	ldr	r3, [r7, #16]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000e52:	4a1d      	ldr	r2, [pc, #116]	@ (8000ec8 <HAL_GPIO_Init+0x334>)
 8000e54:	69bb      	ldr	r3, [r7, #24]
 8000e56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e58:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec8 <HAL_GPIO_Init+0x334>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e5e:	693b      	ldr	r3, [r7, #16]
 8000e60:	43db      	mvns	r3, r3
 8000e62:	69ba      	ldr	r2, [r7, #24]
 8000e64:	4013      	ands	r3, r2
 8000e66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d003      	beq.n	8000e7c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000e74:	69ba      	ldr	r2, [r7, #24]
 8000e76:	693b      	ldr	r3, [r7, #16]
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000e7c:	4a12      	ldr	r2, [pc, #72]	@ (8000ec8 <HAL_GPIO_Init+0x334>)
 8000e7e:	69bb      	ldr	r3, [r7, #24]
 8000e80:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	3301      	adds	r3, #1
 8000e86:	61fb      	str	r3, [r7, #28]
 8000e88:	69fb      	ldr	r3, [r7, #28]
 8000e8a:	2b0f      	cmp	r3, #15
 8000e8c:	f67f ae90 	bls.w	8000bb0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000e90:	bf00      	nop
 8000e92:	bf00      	nop
 8000e94:	3724      	adds	r7, #36	@ 0x24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	40023800 	.word	0x40023800
 8000ea4:	40013800 	.word	0x40013800
 8000ea8:	40020000 	.word	0x40020000
 8000eac:	40020400 	.word	0x40020400
 8000eb0:	40020800 	.word	0x40020800
 8000eb4:	40020c00 	.word	0x40020c00
 8000eb8:	40021000 	.word	0x40021000
 8000ebc:	40021400 	.word	0x40021400
 8000ec0:	40021800 	.word	0x40021800
 8000ec4:	40021c00 	.word	0x40021c00
 8000ec8:	40013c00 	.word	0x40013c00

08000ecc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	807b      	strh	r3, [r7, #2]
 8000ed8:	4613      	mov	r3, r2
 8000eda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000edc:	787b      	ldrb	r3, [r7, #1]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d003      	beq.n	8000eea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ee2:	887a      	ldrh	r2, [r7, #2]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000ee8:	e003      	b.n	8000ef2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000eea:	887b      	ldrh	r3, [r7, #2]
 8000eec:	041a      	lsls	r2, r3, #16
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	619a      	str	r2, [r3, #24]
}
 8000ef2:	bf00      	nop
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr

08000efe <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8000efe:	b580      	push	{r7, lr}
 8000f00:	b086      	sub	sp, #24
 8000f02:	af02      	add	r7, sp, #8
 8000f04:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d101      	bne.n	8000f10 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	e059      	b.n	8000fc4 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d106      	bne.n	8000f30 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2200      	movs	r2, #0
 8000f26:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8000f2a:	6878      	ldr	r0, [r7, #4]
 8000f2c:	f00a fdb2 	bl	800ba94 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2203      	movs	r2, #3
 8000f34:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f3e:	d102      	bne.n	8000f46 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2200      	movs	r2, #0
 8000f44:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f004 f88b 	bl	8005066 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6818      	ldr	r0, [r3, #0]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	7c1a      	ldrb	r2, [r3, #16]
 8000f58:	f88d 2000 	strb.w	r2, [sp]
 8000f5c:	3304      	adds	r3, #4
 8000f5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f60:	f004 f80c 	bl	8004f7c <USB_CoreInit>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d005      	beq.n	8000f76 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8000f72:	2301      	movs	r3, #1
 8000f74:	e026      	b.n	8000fc4 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	2101      	movs	r1, #1
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f004 f883 	bl	8005088 <USB_SetCurrentMode>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d005      	beq.n	8000f94 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8000f90:	2301      	movs	r3, #1
 8000f92:	e017      	b.n	8000fc4 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6818      	ldr	r0, [r3, #0]
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	7c1a      	ldrb	r2, [r3, #16]
 8000f9c:	f88d 2000 	strb.w	r2, [sp]
 8000fa0:	3304      	adds	r3, #4
 8000fa2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fa4:	f004 fa2c 	bl	8005400 <USB_HostInit>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d005      	beq.n	8000fba <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2202      	movs	r2, #2
 8000fb2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e004      	b.n	8000fc4 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8000fc2:	2300      	movs	r3, #0
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3710      	adds	r7, #16
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8000fcc:	b590      	push	{r4, r7, lr}
 8000fce:	b08b      	sub	sp, #44	@ 0x2c
 8000fd0:	af04      	add	r7, sp, #16
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	4611      	mov	r1, r2
 8000fd8:	461a      	mov	r2, r3
 8000fda:	4603      	mov	r3, r0
 8000fdc:	70fb      	strb	r3, [r7, #3]
 8000fde:	460b      	mov	r3, r1
 8000fe0:	70bb      	strb	r3, [r7, #2]
 8000fe2:	4613      	mov	r3, r2
 8000fe4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8000fe6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000fe8:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d101      	bne.n	8000ff8 <HAL_HCD_HC_Init+0x2c>
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	e09d      	b.n	8001134 <HAL_HCD_HC_Init+0x168>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001000:	78fa      	ldrb	r2, [r7, #3]
 8001002:	6879      	ldr	r1, [r7, #4]
 8001004:	4613      	mov	r3, r2
 8001006:	011b      	lsls	r3, r3, #4
 8001008:	1a9b      	subs	r3, r3, r2
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	440b      	add	r3, r1
 800100e:	3319      	adds	r3, #25
 8001010:	2200      	movs	r2, #0
 8001012:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001014:	78fa      	ldrb	r2, [r7, #3]
 8001016:	6879      	ldr	r1, [r7, #4]
 8001018:	4613      	mov	r3, r2
 800101a:	011b      	lsls	r3, r3, #4
 800101c:	1a9b      	subs	r3, r3, r2
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	440b      	add	r3, r1
 8001022:	3314      	adds	r3, #20
 8001024:	787a      	ldrb	r2, [r7, #1]
 8001026:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001028:	78fa      	ldrb	r2, [r7, #3]
 800102a:	6879      	ldr	r1, [r7, #4]
 800102c:	4613      	mov	r3, r2
 800102e:	011b      	lsls	r3, r3, #4
 8001030:	1a9b      	subs	r3, r3, r2
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	440b      	add	r3, r1
 8001036:	3315      	adds	r3, #21
 8001038:	78fa      	ldrb	r2, [r7, #3]
 800103a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800103c:	78fa      	ldrb	r2, [r7, #3]
 800103e:	6879      	ldr	r1, [r7, #4]
 8001040:	4613      	mov	r3, r2
 8001042:	011b      	lsls	r3, r3, #4
 8001044:	1a9b      	subs	r3, r3, r2
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	440b      	add	r3, r1
 800104a:	3326      	adds	r3, #38	@ 0x26
 800104c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001050:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001052:	78fa      	ldrb	r2, [r7, #3]
 8001054:	78bb      	ldrb	r3, [r7, #2]
 8001056:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800105a:	b2d8      	uxtb	r0, r3
 800105c:	6879      	ldr	r1, [r7, #4]
 800105e:	4613      	mov	r3, r2
 8001060:	011b      	lsls	r3, r3, #4
 8001062:	1a9b      	subs	r3, r3, r2
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	440b      	add	r3, r1
 8001068:	3316      	adds	r3, #22
 800106a:	4602      	mov	r2, r0
 800106c:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800106e:	78fb      	ldrb	r3, [r7, #3]
 8001070:	4619      	mov	r1, r3
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f000 fba4 	bl	80017c0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8001078:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800107c:	2b00      	cmp	r3, #0
 800107e:	da0a      	bge.n	8001096 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001080:	78fa      	ldrb	r2, [r7, #3]
 8001082:	6879      	ldr	r1, [r7, #4]
 8001084:	4613      	mov	r3, r2
 8001086:	011b      	lsls	r3, r3, #4
 8001088:	1a9b      	subs	r3, r3, r2
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	440b      	add	r3, r1
 800108e:	3317      	adds	r3, #23
 8001090:	2201      	movs	r2, #1
 8001092:	701a      	strb	r2, [r3, #0]
 8001094:	e009      	b.n	80010aa <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001096:	78fa      	ldrb	r2, [r7, #3]
 8001098:	6879      	ldr	r1, [r7, #4]
 800109a:	4613      	mov	r3, r2
 800109c:	011b      	lsls	r3, r3, #4
 800109e:	1a9b      	subs	r3, r3, r2
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	440b      	add	r3, r1
 80010a4:	3317      	adds	r3, #23
 80010a6:	2200      	movs	r2, #0
 80010a8:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f004 fb0a 	bl	80056c8 <USB_GetHostSpeed>
 80010b4:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80010b6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d10b      	bne.n	80010d6 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80010be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80010c2:	2b01      	cmp	r3, #1
 80010c4:	d107      	bne.n	80010d6 <HAL_HCD_HC_Init+0x10a>
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d104      	bne.n	80010d6 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	2bbc      	cmp	r3, #188	@ 0xbc
 80010d0:	d901      	bls.n	80010d6 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80010d2:	23bc      	movs	r3, #188	@ 0xbc
 80010d4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80010d6:	78fa      	ldrb	r2, [r7, #3]
 80010d8:	6879      	ldr	r1, [r7, #4]
 80010da:	4613      	mov	r3, r2
 80010dc:	011b      	lsls	r3, r3, #4
 80010de:	1a9b      	subs	r3, r3, r2
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	440b      	add	r3, r1
 80010e4:	3318      	adds	r3, #24
 80010e6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80010ea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80010ec:	78fa      	ldrb	r2, [r7, #3]
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	b298      	uxth	r0, r3
 80010f2:	6879      	ldr	r1, [r7, #4]
 80010f4:	4613      	mov	r3, r2
 80010f6:	011b      	lsls	r3, r3, #4
 80010f8:	1a9b      	subs	r3, r3, r2
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	440b      	add	r3, r1
 80010fe:	3328      	adds	r3, #40	@ 0x28
 8001100:	4602      	mov	r2, r0
 8001102:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6818      	ldr	r0, [r3, #0]
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	b29b      	uxth	r3, r3
 800110c:	787c      	ldrb	r4, [r7, #1]
 800110e:	78ba      	ldrb	r2, [r7, #2]
 8001110:	78f9      	ldrb	r1, [r7, #3]
 8001112:	9302      	str	r3, [sp, #8]
 8001114:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001118:	9301      	str	r3, [sp, #4]
 800111a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	4623      	mov	r3, r4
 8001122:	f004 faf9 	bl	8005718 <USB_HC_Init>
 8001126:	4603      	mov	r3, r0
 8001128:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2200      	movs	r2, #0
 800112e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001132:	7bfb      	ldrb	r3, [r7, #15]
}
 8001134:	4618      	mov	r0, r3
 8001136:	371c      	adds	r7, #28
 8001138:	46bd      	mov	sp, r7
 800113a:	bd90      	pop	{r4, r7, pc}

0800113c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	4608      	mov	r0, r1
 8001146:	4611      	mov	r1, r2
 8001148:	461a      	mov	r2, r3
 800114a:	4603      	mov	r3, r0
 800114c:	70fb      	strb	r3, [r7, #3]
 800114e:	460b      	mov	r3, r1
 8001150:	70bb      	strb	r3, [r7, #2]
 8001152:	4613      	mov	r3, r2
 8001154:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001156:	78fa      	ldrb	r2, [r7, #3]
 8001158:	6879      	ldr	r1, [r7, #4]
 800115a:	4613      	mov	r3, r2
 800115c:	011b      	lsls	r3, r3, #4
 800115e:	1a9b      	subs	r3, r3, r2
 8001160:	009b      	lsls	r3, r3, #2
 8001162:	440b      	add	r3, r1
 8001164:	3317      	adds	r3, #23
 8001166:	78ba      	ldrb	r2, [r7, #2]
 8001168:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800116a:	78fa      	ldrb	r2, [r7, #3]
 800116c:	6879      	ldr	r1, [r7, #4]
 800116e:	4613      	mov	r3, r2
 8001170:	011b      	lsls	r3, r3, #4
 8001172:	1a9b      	subs	r3, r3, r2
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	440b      	add	r3, r1
 8001178:	3326      	adds	r3, #38	@ 0x26
 800117a:	787a      	ldrb	r2, [r7, #1]
 800117c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800117e:	7c3b      	ldrb	r3, [r7, #16]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d114      	bne.n	80011ae <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001184:	78fa      	ldrb	r2, [r7, #3]
 8001186:	6879      	ldr	r1, [r7, #4]
 8001188:	4613      	mov	r3, r2
 800118a:	011b      	lsls	r3, r3, #4
 800118c:	1a9b      	subs	r3, r3, r2
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	440b      	add	r3, r1
 8001192:	332a      	adds	r3, #42	@ 0x2a
 8001194:	2203      	movs	r2, #3
 8001196:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001198:	78fa      	ldrb	r2, [r7, #3]
 800119a:	6879      	ldr	r1, [r7, #4]
 800119c:	4613      	mov	r3, r2
 800119e:	011b      	lsls	r3, r3, #4
 80011a0:	1a9b      	subs	r3, r3, r2
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	440b      	add	r3, r1
 80011a6:	3319      	adds	r3, #25
 80011a8:	7f3a      	ldrb	r2, [r7, #28]
 80011aa:	701a      	strb	r2, [r3, #0]
 80011ac:	e009      	b.n	80011c2 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80011ae:	78fa      	ldrb	r2, [r7, #3]
 80011b0:	6879      	ldr	r1, [r7, #4]
 80011b2:	4613      	mov	r3, r2
 80011b4:	011b      	lsls	r3, r3, #4
 80011b6:	1a9b      	subs	r3, r3, r2
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	440b      	add	r3, r1
 80011bc:	332a      	adds	r3, #42	@ 0x2a
 80011be:	2202      	movs	r2, #2
 80011c0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80011c2:	787b      	ldrb	r3, [r7, #1]
 80011c4:	2b03      	cmp	r3, #3
 80011c6:	f200 8102 	bhi.w	80013ce <HAL_HCD_HC_SubmitRequest+0x292>
 80011ca:	a201      	add	r2, pc, #4	@ (adr r2, 80011d0 <HAL_HCD_HC_SubmitRequest+0x94>)
 80011cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011d0:	080011e1 	.word	0x080011e1
 80011d4:	080013b9 	.word	0x080013b9
 80011d8:	080012a5 	.word	0x080012a5
 80011dc:	0800132f 	.word	0x0800132f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80011e0:	7c3b      	ldrb	r3, [r7, #16]
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	f040 80f5 	bne.w	80013d2 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80011e8:	78bb      	ldrb	r3, [r7, #2]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d12d      	bne.n	800124a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80011ee:	8b3b      	ldrh	r3, [r7, #24]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d109      	bne.n	8001208 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80011f4:	78fa      	ldrb	r2, [r7, #3]
 80011f6:	6879      	ldr	r1, [r7, #4]
 80011f8:	4613      	mov	r3, r2
 80011fa:	011b      	lsls	r3, r3, #4
 80011fc:	1a9b      	subs	r3, r3, r2
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	440b      	add	r3, r1
 8001202:	333d      	adds	r3, #61	@ 0x3d
 8001204:	2201      	movs	r2, #1
 8001206:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001208:	78fa      	ldrb	r2, [r7, #3]
 800120a:	6879      	ldr	r1, [r7, #4]
 800120c:	4613      	mov	r3, r2
 800120e:	011b      	lsls	r3, r3, #4
 8001210:	1a9b      	subs	r3, r3, r2
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	440b      	add	r3, r1
 8001216:	333d      	adds	r3, #61	@ 0x3d
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d10a      	bne.n	8001234 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800121e:	78fa      	ldrb	r2, [r7, #3]
 8001220:	6879      	ldr	r1, [r7, #4]
 8001222:	4613      	mov	r3, r2
 8001224:	011b      	lsls	r3, r3, #4
 8001226:	1a9b      	subs	r3, r3, r2
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	440b      	add	r3, r1
 800122c:	332a      	adds	r3, #42	@ 0x2a
 800122e:	2200      	movs	r2, #0
 8001230:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8001232:	e0ce      	b.n	80013d2 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001234:	78fa      	ldrb	r2, [r7, #3]
 8001236:	6879      	ldr	r1, [r7, #4]
 8001238:	4613      	mov	r3, r2
 800123a:	011b      	lsls	r3, r3, #4
 800123c:	1a9b      	subs	r3, r3, r2
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	440b      	add	r3, r1
 8001242:	332a      	adds	r3, #42	@ 0x2a
 8001244:	2202      	movs	r2, #2
 8001246:	701a      	strb	r2, [r3, #0]
      break;
 8001248:	e0c3      	b.n	80013d2 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800124a:	78fa      	ldrb	r2, [r7, #3]
 800124c:	6879      	ldr	r1, [r7, #4]
 800124e:	4613      	mov	r3, r2
 8001250:	011b      	lsls	r3, r3, #4
 8001252:	1a9b      	subs	r3, r3, r2
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	440b      	add	r3, r1
 8001258:	331a      	adds	r3, #26
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	2b01      	cmp	r3, #1
 800125e:	f040 80b8 	bne.w	80013d2 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8001262:	78fa      	ldrb	r2, [r7, #3]
 8001264:	6879      	ldr	r1, [r7, #4]
 8001266:	4613      	mov	r3, r2
 8001268:	011b      	lsls	r3, r3, #4
 800126a:	1a9b      	subs	r3, r3, r2
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	440b      	add	r3, r1
 8001270:	333c      	adds	r3, #60	@ 0x3c
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d10a      	bne.n	800128e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001278:	78fa      	ldrb	r2, [r7, #3]
 800127a:	6879      	ldr	r1, [r7, #4]
 800127c:	4613      	mov	r3, r2
 800127e:	011b      	lsls	r3, r3, #4
 8001280:	1a9b      	subs	r3, r3, r2
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	440b      	add	r3, r1
 8001286:	332a      	adds	r3, #42	@ 0x2a
 8001288:	2200      	movs	r2, #0
 800128a:	701a      	strb	r2, [r3, #0]
      break;
 800128c:	e0a1      	b.n	80013d2 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800128e:	78fa      	ldrb	r2, [r7, #3]
 8001290:	6879      	ldr	r1, [r7, #4]
 8001292:	4613      	mov	r3, r2
 8001294:	011b      	lsls	r3, r3, #4
 8001296:	1a9b      	subs	r3, r3, r2
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	440b      	add	r3, r1
 800129c:	332a      	adds	r3, #42	@ 0x2a
 800129e:	2202      	movs	r2, #2
 80012a0:	701a      	strb	r2, [r3, #0]
      break;
 80012a2:	e096      	b.n	80013d2 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80012a4:	78bb      	ldrb	r3, [r7, #2]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d120      	bne.n	80012ec <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80012aa:	78fa      	ldrb	r2, [r7, #3]
 80012ac:	6879      	ldr	r1, [r7, #4]
 80012ae:	4613      	mov	r3, r2
 80012b0:	011b      	lsls	r3, r3, #4
 80012b2:	1a9b      	subs	r3, r3, r2
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	440b      	add	r3, r1
 80012b8:	333d      	adds	r3, #61	@ 0x3d
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d10a      	bne.n	80012d6 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80012c0:	78fa      	ldrb	r2, [r7, #3]
 80012c2:	6879      	ldr	r1, [r7, #4]
 80012c4:	4613      	mov	r3, r2
 80012c6:	011b      	lsls	r3, r3, #4
 80012c8:	1a9b      	subs	r3, r3, r2
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	440b      	add	r3, r1
 80012ce:	332a      	adds	r3, #42	@ 0x2a
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80012d4:	e07e      	b.n	80013d4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80012d6:	78fa      	ldrb	r2, [r7, #3]
 80012d8:	6879      	ldr	r1, [r7, #4]
 80012da:	4613      	mov	r3, r2
 80012dc:	011b      	lsls	r3, r3, #4
 80012de:	1a9b      	subs	r3, r3, r2
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	440b      	add	r3, r1
 80012e4:	332a      	adds	r3, #42	@ 0x2a
 80012e6:	2202      	movs	r2, #2
 80012e8:	701a      	strb	r2, [r3, #0]
      break;
 80012ea:	e073      	b.n	80013d4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80012ec:	78fa      	ldrb	r2, [r7, #3]
 80012ee:	6879      	ldr	r1, [r7, #4]
 80012f0:	4613      	mov	r3, r2
 80012f2:	011b      	lsls	r3, r3, #4
 80012f4:	1a9b      	subs	r3, r3, r2
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	440b      	add	r3, r1
 80012fa:	333c      	adds	r3, #60	@ 0x3c
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d10a      	bne.n	8001318 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001302:	78fa      	ldrb	r2, [r7, #3]
 8001304:	6879      	ldr	r1, [r7, #4]
 8001306:	4613      	mov	r3, r2
 8001308:	011b      	lsls	r3, r3, #4
 800130a:	1a9b      	subs	r3, r3, r2
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	440b      	add	r3, r1
 8001310:	332a      	adds	r3, #42	@ 0x2a
 8001312:	2200      	movs	r2, #0
 8001314:	701a      	strb	r2, [r3, #0]
      break;
 8001316:	e05d      	b.n	80013d4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001318:	78fa      	ldrb	r2, [r7, #3]
 800131a:	6879      	ldr	r1, [r7, #4]
 800131c:	4613      	mov	r3, r2
 800131e:	011b      	lsls	r3, r3, #4
 8001320:	1a9b      	subs	r3, r3, r2
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	440b      	add	r3, r1
 8001326:	332a      	adds	r3, #42	@ 0x2a
 8001328:	2202      	movs	r2, #2
 800132a:	701a      	strb	r2, [r3, #0]
      break;
 800132c:	e052      	b.n	80013d4 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800132e:	78bb      	ldrb	r3, [r7, #2]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d120      	bne.n	8001376 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001334:	78fa      	ldrb	r2, [r7, #3]
 8001336:	6879      	ldr	r1, [r7, #4]
 8001338:	4613      	mov	r3, r2
 800133a:	011b      	lsls	r3, r3, #4
 800133c:	1a9b      	subs	r3, r3, r2
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	440b      	add	r3, r1
 8001342:	333d      	adds	r3, #61	@ 0x3d
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d10a      	bne.n	8001360 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800134a:	78fa      	ldrb	r2, [r7, #3]
 800134c:	6879      	ldr	r1, [r7, #4]
 800134e:	4613      	mov	r3, r2
 8001350:	011b      	lsls	r3, r3, #4
 8001352:	1a9b      	subs	r3, r3, r2
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	440b      	add	r3, r1
 8001358:	332a      	adds	r3, #42	@ 0x2a
 800135a:	2200      	movs	r2, #0
 800135c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800135e:	e039      	b.n	80013d4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001360:	78fa      	ldrb	r2, [r7, #3]
 8001362:	6879      	ldr	r1, [r7, #4]
 8001364:	4613      	mov	r3, r2
 8001366:	011b      	lsls	r3, r3, #4
 8001368:	1a9b      	subs	r3, r3, r2
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	440b      	add	r3, r1
 800136e:	332a      	adds	r3, #42	@ 0x2a
 8001370:	2202      	movs	r2, #2
 8001372:	701a      	strb	r2, [r3, #0]
      break;
 8001374:	e02e      	b.n	80013d4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001376:	78fa      	ldrb	r2, [r7, #3]
 8001378:	6879      	ldr	r1, [r7, #4]
 800137a:	4613      	mov	r3, r2
 800137c:	011b      	lsls	r3, r3, #4
 800137e:	1a9b      	subs	r3, r3, r2
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	440b      	add	r3, r1
 8001384:	333c      	adds	r3, #60	@ 0x3c
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d10a      	bne.n	80013a2 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800138c:	78fa      	ldrb	r2, [r7, #3]
 800138e:	6879      	ldr	r1, [r7, #4]
 8001390:	4613      	mov	r3, r2
 8001392:	011b      	lsls	r3, r3, #4
 8001394:	1a9b      	subs	r3, r3, r2
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	440b      	add	r3, r1
 800139a:	332a      	adds	r3, #42	@ 0x2a
 800139c:	2200      	movs	r2, #0
 800139e:	701a      	strb	r2, [r3, #0]
      break;
 80013a0:	e018      	b.n	80013d4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80013a2:	78fa      	ldrb	r2, [r7, #3]
 80013a4:	6879      	ldr	r1, [r7, #4]
 80013a6:	4613      	mov	r3, r2
 80013a8:	011b      	lsls	r3, r3, #4
 80013aa:	1a9b      	subs	r3, r3, r2
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	440b      	add	r3, r1
 80013b0:	332a      	adds	r3, #42	@ 0x2a
 80013b2:	2202      	movs	r2, #2
 80013b4:	701a      	strb	r2, [r3, #0]
      break;
 80013b6:	e00d      	b.n	80013d4 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80013b8:	78fa      	ldrb	r2, [r7, #3]
 80013ba:	6879      	ldr	r1, [r7, #4]
 80013bc:	4613      	mov	r3, r2
 80013be:	011b      	lsls	r3, r3, #4
 80013c0:	1a9b      	subs	r3, r3, r2
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	440b      	add	r3, r1
 80013c6:	332a      	adds	r3, #42	@ 0x2a
 80013c8:	2200      	movs	r2, #0
 80013ca:	701a      	strb	r2, [r3, #0]
      break;
 80013cc:	e002      	b.n	80013d4 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80013ce:	bf00      	nop
 80013d0:	e000      	b.n	80013d4 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80013d2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80013d4:	78fa      	ldrb	r2, [r7, #3]
 80013d6:	6879      	ldr	r1, [r7, #4]
 80013d8:	4613      	mov	r3, r2
 80013da:	011b      	lsls	r3, r3, #4
 80013dc:	1a9b      	subs	r3, r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	440b      	add	r3, r1
 80013e2:	332c      	adds	r3, #44	@ 0x2c
 80013e4:	697a      	ldr	r2, [r7, #20]
 80013e6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80013e8:	78fa      	ldrb	r2, [r7, #3]
 80013ea:	8b39      	ldrh	r1, [r7, #24]
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	4613      	mov	r3, r2
 80013f0:	011b      	lsls	r3, r3, #4
 80013f2:	1a9b      	subs	r3, r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	4403      	add	r3, r0
 80013f8:	3334      	adds	r3, #52	@ 0x34
 80013fa:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80013fc:	78fa      	ldrb	r2, [r7, #3]
 80013fe:	6879      	ldr	r1, [r7, #4]
 8001400:	4613      	mov	r3, r2
 8001402:	011b      	lsls	r3, r3, #4
 8001404:	1a9b      	subs	r3, r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	440b      	add	r3, r1
 800140a:	334c      	adds	r3, #76	@ 0x4c
 800140c:	2200      	movs	r2, #0
 800140e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001410:	78fa      	ldrb	r2, [r7, #3]
 8001412:	6879      	ldr	r1, [r7, #4]
 8001414:	4613      	mov	r3, r2
 8001416:	011b      	lsls	r3, r3, #4
 8001418:	1a9b      	subs	r3, r3, r2
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	440b      	add	r3, r1
 800141e:	3338      	adds	r3, #56	@ 0x38
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001424:	78fa      	ldrb	r2, [r7, #3]
 8001426:	6879      	ldr	r1, [r7, #4]
 8001428:	4613      	mov	r3, r2
 800142a:	011b      	lsls	r3, r3, #4
 800142c:	1a9b      	subs	r3, r3, r2
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	440b      	add	r3, r1
 8001432:	3315      	adds	r3, #21
 8001434:	78fa      	ldrb	r2, [r7, #3]
 8001436:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001438:	78fa      	ldrb	r2, [r7, #3]
 800143a:	6879      	ldr	r1, [r7, #4]
 800143c:	4613      	mov	r3, r2
 800143e:	011b      	lsls	r3, r3, #4
 8001440:	1a9b      	subs	r3, r3, r2
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	440b      	add	r3, r1
 8001446:	334d      	adds	r3, #77	@ 0x4d
 8001448:	2200      	movs	r2, #0
 800144a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6818      	ldr	r0, [r3, #0]
 8001450:	78fa      	ldrb	r2, [r7, #3]
 8001452:	4613      	mov	r3, r2
 8001454:	011b      	lsls	r3, r3, #4
 8001456:	1a9b      	subs	r3, r3, r2
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	3310      	adds	r3, #16
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	4413      	add	r3, r2
 8001460:	1d19      	adds	r1, r3, #4
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	799b      	ldrb	r3, [r3, #6]
 8001466:	461a      	mov	r2, r3
 8001468:	f004 fa82 	bl	8005970 <USB_HC_StartXfer>
 800146c:	4603      	mov	r3, r0
}
 800146e:	4618      	mov	r0, r3
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop

08001478 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4618      	mov	r0, r3
 8001490:	f003 ff70 	bl	8005374 <USB_GetMode>
 8001494:	4603      	mov	r3, r0
 8001496:	2b01      	cmp	r3, #1
 8001498:	f040 80fb 	bne.w	8001692 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4618      	mov	r0, r3
 80014a2:	f003 ff33 	bl	800530c <USB_ReadInterrupts>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	f000 80f1 	beq.w	8001690 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f003 ff2a 	bl	800530c <USB_ReadInterrupts>
 80014b8:	4603      	mov	r3, r0
 80014ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80014c2:	d104      	bne.n	80014ce <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80014cc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4618      	mov	r0, r3
 80014d4:	f003 ff1a 	bl	800530c <USB_ReadInterrupts>
 80014d8:	4603      	mov	r3, r0
 80014da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80014e2:	d104      	bne.n	80014ee <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80014ec:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f003 ff0a 	bl	800530c <USB_ReadInterrupts>
 80014f8:	4603      	mov	r3, r0
 80014fa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80014fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001502:	d104      	bne.n	800150e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800150c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4618      	mov	r0, r3
 8001514:	f003 fefa 	bl	800530c <USB_ReadInterrupts>
 8001518:	4603      	mov	r3, r0
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b02      	cmp	r3, #2
 8001520:	d103      	bne.n	800152a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2202      	movs	r2, #2
 8001528:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4618      	mov	r0, r3
 8001530:	f003 feec 	bl	800530c <USB_ReadInterrupts>
 8001534:	4603      	mov	r3, r0
 8001536:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800153a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800153e:	d120      	bne.n	8001582 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001548:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	2b00      	cmp	r3, #0
 8001558:	d113      	bne.n	8001582 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800155a:	2110      	movs	r1, #16
 800155c:	6938      	ldr	r0, [r7, #16]
 800155e:	f003 fddf 	bl	8005120 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001562:	6938      	ldr	r0, [r7, #16]
 8001564:	f003 fe0e 	bl	8005184 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	7a5b      	ldrb	r3, [r3, #9]
 800156c:	2b02      	cmp	r3, #2
 800156e:	d105      	bne.n	800157c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2101      	movs	r1, #1
 8001576:	4618      	mov	r0, r3
 8001578:	f004 f806 	bl	8005588 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f00a fb07 	bl	800bb90 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4618      	mov	r0, r3
 8001588:	f003 fec0 	bl	800530c <USB_ReadInterrupts>
 800158c:	4603      	mov	r3, r0
 800158e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001592:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001596:	d102      	bne.n	800159e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001598:	6878      	ldr	r0, [r7, #4]
 800159a:	f001 fd4d 	bl	8003038 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4618      	mov	r0, r3
 80015a4:	f003 feb2 	bl	800530c <USB_ReadInterrupts>
 80015a8:	4603      	mov	r3, r0
 80015aa:	f003 0308 	and.w	r3, r3, #8
 80015ae:	2b08      	cmp	r3, #8
 80015b0:	d106      	bne.n	80015c0 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f00a fad0 	bl	800bb58 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2208      	movs	r2, #8
 80015be:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f003 fea1 	bl	800530c <USB_ReadInterrupts>
 80015ca:	4603      	mov	r3, r0
 80015cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80015d4:	d139      	bne.n	800164a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4618      	mov	r0, r3
 80015dc:	f004 fc42 	bl	8005e64 <USB_HC_ReadInterrupt>
 80015e0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80015e2:	2300      	movs	r3, #0
 80015e4:	617b      	str	r3, [r7, #20]
 80015e6:	e025      	b.n	8001634 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	f003 030f 	and.w	r3, r3, #15
 80015ee:	68ba      	ldr	r2, [r7, #8]
 80015f0:	fa22 f303 	lsr.w	r3, r2, r3
 80015f4:	f003 0301 	and.w	r3, r3, #1
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d018      	beq.n	800162e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	015a      	lsls	r2, r3, #5
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	4413      	add	r3, r2
 8001604:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800160e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001612:	d106      	bne.n	8001622 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	b2db      	uxtb	r3, r3
 8001618:	4619      	mov	r1, r3
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f000 f905 	bl	800182a <HCD_HC_IN_IRQHandler>
 8001620:	e005      	b.n	800162e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	b2db      	uxtb	r3, r3
 8001626:	4619      	mov	r1, r3
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f000 ff67 	bl	80024fc <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	3301      	adds	r3, #1
 8001632:	617b      	str	r3, [r7, #20]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	795b      	ldrb	r3, [r3, #5]
 8001638:	461a      	mov	r2, r3
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	4293      	cmp	r3, r2
 800163e:	d3d3      	bcc.n	80015e8 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001648:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4618      	mov	r0, r3
 8001650:	f003 fe5c 	bl	800530c <USB_ReadInterrupts>
 8001654:	4603      	mov	r3, r0
 8001656:	f003 0310 	and.w	r3, r3, #16
 800165a:	2b10      	cmp	r3, #16
 800165c:	d101      	bne.n	8001662 <HAL_HCD_IRQHandler+0x1ea>
 800165e:	2301      	movs	r3, #1
 8001660:	e000      	b.n	8001664 <HAL_HCD_IRQHandler+0x1ec>
 8001662:	2300      	movs	r3, #0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d014      	beq.n	8001692 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	699a      	ldr	r2, [r3, #24]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f022 0210 	bic.w	r2, r2, #16
 8001676:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f001 fbfe 	bl	8002e7a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	699a      	ldr	r2, [r3, #24]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f042 0210 	orr.w	r2, r2, #16
 800168c:	619a      	str	r2, [r3, #24]
 800168e:	e000      	b.n	8001692 <HAL_HCD_IRQHandler+0x21a>
      return;
 8001690:	bf00      	nop
    }
  }
}
 8001692:	3718      	adds	r7, #24
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}

08001698 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d101      	bne.n	80016ae <HAL_HCD_Start+0x16>
 80016aa:	2302      	movs	r3, #2
 80016ac:	e013      	b.n	80016d6 <HAL_HCD_Start+0x3e>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2201      	movs	r2, #1
 80016b2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2101      	movs	r1, #1
 80016bc:	4618      	mov	r0, r3
 80016be:	f003 ffca 	bl	8005656 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f003 fcbc 	bl	8005044 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}

080016de <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b082      	sub	sp, #8
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80016ec:	2b01      	cmp	r3, #1
 80016ee:	d101      	bne.n	80016f4 <HAL_HCD_Stop+0x16>
 80016f0:	2302      	movs	r3, #2
 80016f2:	e00d      	b.n	8001710 <HAL_HCD_Stop+0x32>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2201      	movs	r2, #1
 80016f8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4618      	mov	r0, r3
 8001702:	f004 fd1d 	bl	8006140 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800170e:	2300      	movs	r3, #0
}
 8001710:	4618      	mov	r0, r3
 8001712:	3708      	adds	r7, #8
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4618      	mov	r0, r3
 8001726:	f003 ff6c 	bl	8005602 <USB_ResetPort>
 800172a:	4603      	mov	r3, r0
}
 800172c:	4618      	mov	r0, r3
 800172e:	3708      	adds	r7, #8
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}

08001734 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	460b      	mov	r3, r1
 800173e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001740:	78fa      	ldrb	r2, [r7, #3]
 8001742:	6879      	ldr	r1, [r7, #4]
 8001744:	4613      	mov	r3, r2
 8001746:	011b      	lsls	r3, r3, #4
 8001748:	1a9b      	subs	r3, r3, r2
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	440b      	add	r3, r1
 800174e:	334c      	adds	r3, #76	@ 0x4c
 8001750:	781b      	ldrb	r3, [r3, #0]
}
 8001752:	4618      	mov	r0, r3
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr

0800175e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800175e:	b480      	push	{r7}
 8001760:	b083      	sub	sp, #12
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
 8001766:	460b      	mov	r3, r1
 8001768:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800176a:	78fa      	ldrb	r2, [r7, #3]
 800176c:	6879      	ldr	r1, [r7, #4]
 800176e:	4613      	mov	r3, r2
 8001770:	011b      	lsls	r3, r3, #4
 8001772:	1a9b      	subs	r3, r3, r2
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	440b      	add	r3, r1
 8001778:	3338      	adds	r3, #56	@ 0x38
 800177a:	681b      	ldr	r3, [r3, #0]
}
 800177c:	4618      	mov	r0, r3
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4618      	mov	r0, r3
 8001796:	f003 ffae 	bl	80056f6 <USB_GetCurrentFrame>
 800179a:	4603      	mov	r3, r0
}
 800179c:	4618      	mov	r0, r3
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f003 ff89 	bl	80056c8 <USB_GetHostSpeed>
 80017b6:	4603      	mov	r3, r0
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	460b      	mov	r3, r1
 80017ca:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80017cc:	78fa      	ldrb	r2, [r7, #3]
 80017ce:	6879      	ldr	r1, [r7, #4]
 80017d0:	4613      	mov	r3, r2
 80017d2:	011b      	lsls	r3, r3, #4
 80017d4:	1a9b      	subs	r3, r3, r2
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	440b      	add	r3, r1
 80017da:	331a      	adds	r3, #26
 80017dc:	2200      	movs	r2, #0
 80017de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80017e0:	78fa      	ldrb	r2, [r7, #3]
 80017e2:	6879      	ldr	r1, [r7, #4]
 80017e4:	4613      	mov	r3, r2
 80017e6:	011b      	lsls	r3, r3, #4
 80017e8:	1a9b      	subs	r3, r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	440b      	add	r3, r1
 80017ee:	331b      	adds	r3, #27
 80017f0:	2200      	movs	r2, #0
 80017f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80017f4:	78fa      	ldrb	r2, [r7, #3]
 80017f6:	6879      	ldr	r1, [r7, #4]
 80017f8:	4613      	mov	r3, r2
 80017fa:	011b      	lsls	r3, r3, #4
 80017fc:	1a9b      	subs	r3, r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	440b      	add	r3, r1
 8001802:	3325      	adds	r3, #37	@ 0x25
 8001804:	2200      	movs	r2, #0
 8001806:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001808:	78fa      	ldrb	r2, [r7, #3]
 800180a:	6879      	ldr	r1, [r7, #4]
 800180c:	4613      	mov	r3, r2
 800180e:	011b      	lsls	r3, r3, #4
 8001810:	1a9b      	subs	r3, r3, r2
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	440b      	add	r3, r1
 8001816:	3324      	adds	r3, #36	@ 0x24
 8001818:	2200      	movs	r2, #0
 800181a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800181c:	2300      	movs	r3, #0
}
 800181e:	4618      	mov	r0, r3
 8001820:	370c      	adds	r7, #12
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr

0800182a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800182a:	b580      	push	{r7, lr}
 800182c:	b086      	sub	sp, #24
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
 8001832:	460b      	mov	r3, r1
 8001834:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	78fa      	ldrb	r2, [r7, #3]
 8001846:	4611      	mov	r1, r2
 8001848:	4618      	mov	r0, r3
 800184a:	f003 fd72 	bl	8005332 <USB_ReadChInterrupts>
 800184e:	4603      	mov	r3, r0
 8001850:	f003 0304 	and.w	r3, r3, #4
 8001854:	2b04      	cmp	r3, #4
 8001856:	d11a      	bne.n	800188e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001858:	78fb      	ldrb	r3, [r7, #3]
 800185a:	015a      	lsls	r2, r3, #5
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	4413      	add	r3, r2
 8001860:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001864:	461a      	mov	r2, r3
 8001866:	2304      	movs	r3, #4
 8001868:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800186a:	78fa      	ldrb	r2, [r7, #3]
 800186c:	6879      	ldr	r1, [r7, #4]
 800186e:	4613      	mov	r3, r2
 8001870:	011b      	lsls	r3, r3, #4
 8001872:	1a9b      	subs	r3, r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	440b      	add	r3, r1
 8001878:	334d      	adds	r3, #77	@ 0x4d
 800187a:	2207      	movs	r2, #7
 800187c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	78fa      	ldrb	r2, [r7, #3]
 8001884:	4611      	mov	r1, r2
 8001886:	4618      	mov	r0, r3
 8001888:	f004 fafd 	bl	8005e86 <USB_HC_Halt>
 800188c:	e09e      	b.n	80019cc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	78fa      	ldrb	r2, [r7, #3]
 8001894:	4611      	mov	r1, r2
 8001896:	4618      	mov	r0, r3
 8001898:	f003 fd4b 	bl	8005332 <USB_ReadChInterrupts>
 800189c:	4603      	mov	r3, r0
 800189e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80018a6:	d11b      	bne.n	80018e0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80018a8:	78fb      	ldrb	r3, [r7, #3]
 80018aa:	015a      	lsls	r2, r3, #5
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	4413      	add	r3, r2
 80018b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80018b4:	461a      	mov	r2, r3
 80018b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018ba:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80018bc:	78fa      	ldrb	r2, [r7, #3]
 80018be:	6879      	ldr	r1, [r7, #4]
 80018c0:	4613      	mov	r3, r2
 80018c2:	011b      	lsls	r3, r3, #4
 80018c4:	1a9b      	subs	r3, r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	440b      	add	r3, r1
 80018ca:	334d      	adds	r3, #77	@ 0x4d
 80018cc:	2208      	movs	r2, #8
 80018ce:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	78fa      	ldrb	r2, [r7, #3]
 80018d6:	4611      	mov	r1, r2
 80018d8:	4618      	mov	r0, r3
 80018da:	f004 fad4 	bl	8005e86 <USB_HC_Halt>
 80018de:	e075      	b.n	80019cc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	78fa      	ldrb	r2, [r7, #3]
 80018e6:	4611      	mov	r1, r2
 80018e8:	4618      	mov	r0, r3
 80018ea:	f003 fd22 	bl	8005332 <USB_ReadChInterrupts>
 80018ee:	4603      	mov	r3, r0
 80018f0:	f003 0308 	and.w	r3, r3, #8
 80018f4:	2b08      	cmp	r3, #8
 80018f6:	d11a      	bne.n	800192e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80018f8:	78fb      	ldrb	r3, [r7, #3]
 80018fa:	015a      	lsls	r2, r3, #5
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	4413      	add	r3, r2
 8001900:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001904:	461a      	mov	r2, r3
 8001906:	2308      	movs	r3, #8
 8001908:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800190a:	78fa      	ldrb	r2, [r7, #3]
 800190c:	6879      	ldr	r1, [r7, #4]
 800190e:	4613      	mov	r3, r2
 8001910:	011b      	lsls	r3, r3, #4
 8001912:	1a9b      	subs	r3, r3, r2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	440b      	add	r3, r1
 8001918:	334d      	adds	r3, #77	@ 0x4d
 800191a:	2206      	movs	r2, #6
 800191c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	78fa      	ldrb	r2, [r7, #3]
 8001924:	4611      	mov	r1, r2
 8001926:	4618      	mov	r0, r3
 8001928:	f004 faad 	bl	8005e86 <USB_HC_Halt>
 800192c:	e04e      	b.n	80019cc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	78fa      	ldrb	r2, [r7, #3]
 8001934:	4611      	mov	r1, r2
 8001936:	4618      	mov	r0, r3
 8001938:	f003 fcfb 	bl	8005332 <USB_ReadChInterrupts>
 800193c:	4603      	mov	r3, r0
 800193e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001942:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001946:	d11b      	bne.n	8001980 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001948:	78fb      	ldrb	r3, [r7, #3]
 800194a:	015a      	lsls	r2, r3, #5
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	4413      	add	r3, r2
 8001950:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001954:	461a      	mov	r2, r3
 8001956:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800195a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800195c:	78fa      	ldrb	r2, [r7, #3]
 800195e:	6879      	ldr	r1, [r7, #4]
 8001960:	4613      	mov	r3, r2
 8001962:	011b      	lsls	r3, r3, #4
 8001964:	1a9b      	subs	r3, r3, r2
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	440b      	add	r3, r1
 800196a:	334d      	adds	r3, #77	@ 0x4d
 800196c:	2209      	movs	r2, #9
 800196e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	78fa      	ldrb	r2, [r7, #3]
 8001976:	4611      	mov	r1, r2
 8001978:	4618      	mov	r0, r3
 800197a:	f004 fa84 	bl	8005e86 <USB_HC_Halt>
 800197e:	e025      	b.n	80019cc <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	78fa      	ldrb	r2, [r7, #3]
 8001986:	4611      	mov	r1, r2
 8001988:	4618      	mov	r0, r3
 800198a:	f003 fcd2 	bl	8005332 <USB_ReadChInterrupts>
 800198e:	4603      	mov	r3, r0
 8001990:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001994:	2b80      	cmp	r3, #128	@ 0x80
 8001996:	d119      	bne.n	80019cc <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001998:	78fb      	ldrb	r3, [r7, #3]
 800199a:	015a      	lsls	r2, r3, #5
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	4413      	add	r3, r2
 80019a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80019a4:	461a      	mov	r2, r3
 80019a6:	2380      	movs	r3, #128	@ 0x80
 80019a8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80019aa:	78fa      	ldrb	r2, [r7, #3]
 80019ac:	6879      	ldr	r1, [r7, #4]
 80019ae:	4613      	mov	r3, r2
 80019b0:	011b      	lsls	r3, r3, #4
 80019b2:	1a9b      	subs	r3, r3, r2
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	440b      	add	r3, r1
 80019b8:	334d      	adds	r3, #77	@ 0x4d
 80019ba:	2207      	movs	r2, #7
 80019bc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	78fa      	ldrb	r2, [r7, #3]
 80019c4:	4611      	mov	r1, r2
 80019c6:	4618      	mov	r0, r3
 80019c8:	f004 fa5d 	bl	8005e86 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	78fa      	ldrb	r2, [r7, #3]
 80019d2:	4611      	mov	r1, r2
 80019d4:	4618      	mov	r0, r3
 80019d6:	f003 fcac 	bl	8005332 <USB_ReadChInterrupts>
 80019da:	4603      	mov	r3, r0
 80019dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80019e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80019e4:	d112      	bne.n	8001a0c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	78fa      	ldrb	r2, [r7, #3]
 80019ec:	4611      	mov	r1, r2
 80019ee:	4618      	mov	r0, r3
 80019f0:	f004 fa49 	bl	8005e86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80019f4:	78fb      	ldrb	r3, [r7, #3]
 80019f6:	015a      	lsls	r2, r3, #5
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	4413      	add	r3, r2
 80019fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001a00:	461a      	mov	r2, r3
 8001a02:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a06:	6093      	str	r3, [r2, #8]
 8001a08:	f000 bd75 	b.w	80024f6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	78fa      	ldrb	r2, [r7, #3]
 8001a12:	4611      	mov	r1, r2
 8001a14:	4618      	mov	r0, r3
 8001a16:	f003 fc8c 	bl	8005332 <USB_ReadChInterrupts>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	f003 0301 	and.w	r3, r3, #1
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	f040 8128 	bne.w	8001c76 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001a26:	78fb      	ldrb	r3, [r7, #3]
 8001a28:	015a      	lsls	r2, r3, #5
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001a32:	461a      	mov	r2, r3
 8001a34:	2320      	movs	r3, #32
 8001a36:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8001a38:	78fa      	ldrb	r2, [r7, #3]
 8001a3a:	6879      	ldr	r1, [r7, #4]
 8001a3c:	4613      	mov	r3, r2
 8001a3e:	011b      	lsls	r3, r3, #4
 8001a40:	1a9b      	subs	r3, r3, r2
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	440b      	add	r3, r1
 8001a46:	331b      	adds	r3, #27
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d119      	bne.n	8001a82 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8001a4e:	78fa      	ldrb	r2, [r7, #3]
 8001a50:	6879      	ldr	r1, [r7, #4]
 8001a52:	4613      	mov	r3, r2
 8001a54:	011b      	lsls	r3, r3, #4
 8001a56:	1a9b      	subs	r3, r3, r2
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	440b      	add	r3, r1
 8001a5c:	331b      	adds	r3, #27
 8001a5e:	2200      	movs	r2, #0
 8001a60:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001a62:	78fb      	ldrb	r3, [r7, #3]
 8001a64:	015a      	lsls	r2, r3, #5
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	4413      	add	r3, r2
 8001a6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	78fa      	ldrb	r2, [r7, #3]
 8001a72:	0151      	lsls	r1, r2, #5
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	440a      	add	r2, r1
 8001a78:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001a7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a80:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	799b      	ldrb	r3, [r3, #6]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d01b      	beq.n	8001ac2 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001a8a:	78fa      	ldrb	r2, [r7, #3]
 8001a8c:	6879      	ldr	r1, [r7, #4]
 8001a8e:	4613      	mov	r3, r2
 8001a90:	011b      	lsls	r3, r3, #4
 8001a92:	1a9b      	subs	r3, r3, r2
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	440b      	add	r3, r1
 8001a98:	3330      	adds	r3, #48	@ 0x30
 8001a9a:	6819      	ldr	r1, [r3, #0]
 8001a9c:	78fb      	ldrb	r3, [r7, #3]
 8001a9e:	015a      	lsls	r2, r3, #5
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001aa8:	691b      	ldr	r3, [r3, #16]
 8001aaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aae:	78fa      	ldrb	r2, [r7, #3]
 8001ab0:	1ac9      	subs	r1, r1, r3
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	4613      	mov	r3, r2
 8001ab6:	011b      	lsls	r3, r3, #4
 8001ab8:	1a9b      	subs	r3, r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	4403      	add	r3, r0
 8001abe:	3338      	adds	r3, #56	@ 0x38
 8001ac0:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8001ac2:	78fa      	ldrb	r2, [r7, #3]
 8001ac4:	6879      	ldr	r1, [r7, #4]
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	011b      	lsls	r3, r3, #4
 8001aca:	1a9b      	subs	r3, r3, r2
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	440b      	add	r3, r1
 8001ad0:	334d      	adds	r3, #77	@ 0x4d
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8001ad6:	78fa      	ldrb	r2, [r7, #3]
 8001ad8:	6879      	ldr	r1, [r7, #4]
 8001ada:	4613      	mov	r3, r2
 8001adc:	011b      	lsls	r3, r3, #4
 8001ade:	1a9b      	subs	r3, r3, r2
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	440b      	add	r3, r1
 8001ae4:	3344      	adds	r3, #68	@ 0x44
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8001aea:	78fb      	ldrb	r3, [r7, #3]
 8001aec:	015a      	lsls	r2, r3, #5
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	4413      	add	r3, r2
 8001af2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001af6:	461a      	mov	r2, r3
 8001af8:	2301      	movs	r3, #1
 8001afa:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001afc:	78fa      	ldrb	r2, [r7, #3]
 8001afe:	6879      	ldr	r1, [r7, #4]
 8001b00:	4613      	mov	r3, r2
 8001b02:	011b      	lsls	r3, r3, #4
 8001b04:	1a9b      	subs	r3, r3, r2
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	440b      	add	r3, r1
 8001b0a:	3326      	adds	r3, #38	@ 0x26
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d00a      	beq.n	8001b28 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001b12:	78fa      	ldrb	r2, [r7, #3]
 8001b14:	6879      	ldr	r1, [r7, #4]
 8001b16:	4613      	mov	r3, r2
 8001b18:	011b      	lsls	r3, r3, #4
 8001b1a:	1a9b      	subs	r3, r3, r2
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	440b      	add	r3, r1
 8001b20:	3326      	adds	r3, #38	@ 0x26
 8001b22:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001b24:	2b02      	cmp	r3, #2
 8001b26:	d110      	bne.n	8001b4a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	78fa      	ldrb	r2, [r7, #3]
 8001b2e:	4611      	mov	r1, r2
 8001b30:	4618      	mov	r0, r3
 8001b32:	f004 f9a8 	bl	8005e86 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8001b36:	78fb      	ldrb	r3, [r7, #3]
 8001b38:	015a      	lsls	r2, r3, #5
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b42:	461a      	mov	r2, r3
 8001b44:	2310      	movs	r3, #16
 8001b46:	6093      	str	r3, [r2, #8]
 8001b48:	e03d      	b.n	8001bc6 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001b4a:	78fa      	ldrb	r2, [r7, #3]
 8001b4c:	6879      	ldr	r1, [r7, #4]
 8001b4e:	4613      	mov	r3, r2
 8001b50:	011b      	lsls	r3, r3, #4
 8001b52:	1a9b      	subs	r3, r3, r2
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	440b      	add	r3, r1
 8001b58:	3326      	adds	r3, #38	@ 0x26
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b03      	cmp	r3, #3
 8001b5e:	d00a      	beq.n	8001b76 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8001b60:	78fa      	ldrb	r2, [r7, #3]
 8001b62:	6879      	ldr	r1, [r7, #4]
 8001b64:	4613      	mov	r3, r2
 8001b66:	011b      	lsls	r3, r3, #4
 8001b68:	1a9b      	subs	r3, r3, r2
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	440b      	add	r3, r1
 8001b6e:	3326      	adds	r3, #38	@ 0x26
 8001b70:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d127      	bne.n	8001bc6 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001b76:	78fb      	ldrb	r3, [r7, #3]
 8001b78:	015a      	lsls	r2, r3, #5
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	78fa      	ldrb	r2, [r7, #3]
 8001b86:	0151      	lsls	r1, r2, #5
 8001b88:	693a      	ldr	r2, [r7, #16]
 8001b8a:	440a      	add	r2, r1
 8001b8c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001b90:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001b94:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8001b96:	78fa      	ldrb	r2, [r7, #3]
 8001b98:	6879      	ldr	r1, [r7, #4]
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	011b      	lsls	r3, r3, #4
 8001b9e:	1a9b      	subs	r3, r3, r2
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	440b      	add	r3, r1
 8001ba4:	334c      	adds	r3, #76	@ 0x4c
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8001baa:	78fa      	ldrb	r2, [r7, #3]
 8001bac:	6879      	ldr	r1, [r7, #4]
 8001bae:	4613      	mov	r3, r2
 8001bb0:	011b      	lsls	r3, r3, #4
 8001bb2:	1a9b      	subs	r3, r3, r2
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	440b      	add	r3, r1
 8001bb8:	334c      	adds	r3, #76	@ 0x4c
 8001bba:	781a      	ldrb	r2, [r3, #0]
 8001bbc:	78fb      	ldrb	r3, [r7, #3]
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f009 fff3 	bl	800bbac <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	799b      	ldrb	r3, [r3, #6]
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d13b      	bne.n	8001c46 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8001bce:	78fa      	ldrb	r2, [r7, #3]
 8001bd0:	6879      	ldr	r1, [r7, #4]
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	011b      	lsls	r3, r3, #4
 8001bd6:	1a9b      	subs	r3, r3, r2
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	440b      	add	r3, r1
 8001bdc:	3338      	adds	r3, #56	@ 0x38
 8001bde:	6819      	ldr	r1, [r3, #0]
 8001be0:	78fa      	ldrb	r2, [r7, #3]
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	4613      	mov	r3, r2
 8001be6:	011b      	lsls	r3, r3, #4
 8001be8:	1a9b      	subs	r3, r3, r2
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	4403      	add	r3, r0
 8001bee:	3328      	adds	r3, #40	@ 0x28
 8001bf0:	881b      	ldrh	r3, [r3, #0]
 8001bf2:	440b      	add	r3, r1
 8001bf4:	1e59      	subs	r1, r3, #1
 8001bf6:	78fa      	ldrb	r2, [r7, #3]
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	011b      	lsls	r3, r3, #4
 8001bfe:	1a9b      	subs	r3, r3, r2
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	4403      	add	r3, r0
 8001c04:	3328      	adds	r3, #40	@ 0x28
 8001c06:	881b      	ldrh	r3, [r3, #0]
 8001c08:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c0c:	f003 0301 	and.w	r3, r3, #1
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	f000 8470 	beq.w	80024f6 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8001c16:	78fa      	ldrb	r2, [r7, #3]
 8001c18:	6879      	ldr	r1, [r7, #4]
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	011b      	lsls	r3, r3, #4
 8001c1e:	1a9b      	subs	r3, r3, r2
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	440b      	add	r3, r1
 8001c24:	333c      	adds	r3, #60	@ 0x3c
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	78fa      	ldrb	r2, [r7, #3]
 8001c2a:	f083 0301 	eor.w	r3, r3, #1
 8001c2e:	b2d8      	uxtb	r0, r3
 8001c30:	6879      	ldr	r1, [r7, #4]
 8001c32:	4613      	mov	r3, r2
 8001c34:	011b      	lsls	r3, r3, #4
 8001c36:	1a9b      	subs	r3, r3, r2
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	440b      	add	r3, r1
 8001c3c:	333c      	adds	r3, #60	@ 0x3c
 8001c3e:	4602      	mov	r2, r0
 8001c40:	701a      	strb	r2, [r3, #0]
 8001c42:	f000 bc58 	b.w	80024f6 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8001c46:	78fa      	ldrb	r2, [r7, #3]
 8001c48:	6879      	ldr	r1, [r7, #4]
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	011b      	lsls	r3, r3, #4
 8001c4e:	1a9b      	subs	r3, r3, r2
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	440b      	add	r3, r1
 8001c54:	333c      	adds	r3, #60	@ 0x3c
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	78fa      	ldrb	r2, [r7, #3]
 8001c5a:	f083 0301 	eor.w	r3, r3, #1
 8001c5e:	b2d8      	uxtb	r0, r3
 8001c60:	6879      	ldr	r1, [r7, #4]
 8001c62:	4613      	mov	r3, r2
 8001c64:	011b      	lsls	r3, r3, #4
 8001c66:	1a9b      	subs	r3, r3, r2
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	440b      	add	r3, r1
 8001c6c:	333c      	adds	r3, #60	@ 0x3c
 8001c6e:	4602      	mov	r2, r0
 8001c70:	701a      	strb	r2, [r3, #0]
 8001c72:	f000 bc40 	b.w	80024f6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	78fa      	ldrb	r2, [r7, #3]
 8001c7c:	4611      	mov	r1, r2
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f003 fb57 	bl	8005332 <USB_ReadChInterrupts>
 8001c84:	4603      	mov	r3, r0
 8001c86:	f003 0320 	and.w	r3, r3, #32
 8001c8a:	2b20      	cmp	r3, #32
 8001c8c:	d131      	bne.n	8001cf2 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001c8e:	78fb      	ldrb	r3, [r7, #3]
 8001c90:	015a      	lsls	r2, r3, #5
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	4413      	add	r3, r2
 8001c96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	2320      	movs	r3, #32
 8001c9e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8001ca0:	78fa      	ldrb	r2, [r7, #3]
 8001ca2:	6879      	ldr	r1, [r7, #4]
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	011b      	lsls	r3, r3, #4
 8001ca8:	1a9b      	subs	r3, r3, r2
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	440b      	add	r3, r1
 8001cae:	331a      	adds	r3, #26
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	f040 841f 	bne.w	80024f6 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8001cb8:	78fa      	ldrb	r2, [r7, #3]
 8001cba:	6879      	ldr	r1, [r7, #4]
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	011b      	lsls	r3, r3, #4
 8001cc0:	1a9b      	subs	r3, r3, r2
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	440b      	add	r3, r1
 8001cc6:	331b      	adds	r3, #27
 8001cc8:	2201      	movs	r2, #1
 8001cca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8001ccc:	78fa      	ldrb	r2, [r7, #3]
 8001cce:	6879      	ldr	r1, [r7, #4]
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	011b      	lsls	r3, r3, #4
 8001cd4:	1a9b      	subs	r3, r3, r2
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	440b      	add	r3, r1
 8001cda:	334d      	adds	r3, #77	@ 0x4d
 8001cdc:	2203      	movs	r2, #3
 8001cde:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	78fa      	ldrb	r2, [r7, #3]
 8001ce6:	4611      	mov	r1, r2
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f004 f8cc 	bl	8005e86 <USB_HC_Halt>
 8001cee:	f000 bc02 	b.w	80024f6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	78fa      	ldrb	r2, [r7, #3]
 8001cf8:	4611      	mov	r1, r2
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f003 fb19 	bl	8005332 <USB_ReadChInterrupts>
 8001d00:	4603      	mov	r3, r0
 8001d02:	f003 0302 	and.w	r3, r3, #2
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	f040 8305 	bne.w	8002316 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8001d0c:	78fb      	ldrb	r3, [r7, #3]
 8001d0e:	015a      	lsls	r2, r3, #5
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	4413      	add	r3, r2
 8001d14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d18:	461a      	mov	r2, r3
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8001d1e:	78fa      	ldrb	r2, [r7, #3]
 8001d20:	6879      	ldr	r1, [r7, #4]
 8001d22:	4613      	mov	r3, r2
 8001d24:	011b      	lsls	r3, r3, #4
 8001d26:	1a9b      	subs	r3, r3, r2
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	440b      	add	r3, r1
 8001d2c:	334d      	adds	r3, #77	@ 0x4d
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d114      	bne.n	8001d5e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001d34:	78fa      	ldrb	r2, [r7, #3]
 8001d36:	6879      	ldr	r1, [r7, #4]
 8001d38:	4613      	mov	r3, r2
 8001d3a:	011b      	lsls	r3, r3, #4
 8001d3c:	1a9b      	subs	r3, r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	440b      	add	r3, r1
 8001d42:	334d      	adds	r3, #77	@ 0x4d
 8001d44:	2202      	movs	r2, #2
 8001d46:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8001d48:	78fa      	ldrb	r2, [r7, #3]
 8001d4a:	6879      	ldr	r1, [r7, #4]
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	011b      	lsls	r3, r3, #4
 8001d50:	1a9b      	subs	r3, r3, r2
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	440b      	add	r3, r1
 8001d56:	334c      	adds	r3, #76	@ 0x4c
 8001d58:	2201      	movs	r2, #1
 8001d5a:	701a      	strb	r2, [r3, #0]
 8001d5c:	e2cc      	b.n	80022f8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8001d5e:	78fa      	ldrb	r2, [r7, #3]
 8001d60:	6879      	ldr	r1, [r7, #4]
 8001d62:	4613      	mov	r3, r2
 8001d64:	011b      	lsls	r3, r3, #4
 8001d66:	1a9b      	subs	r3, r3, r2
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	440b      	add	r3, r1
 8001d6c:	334d      	adds	r3, #77	@ 0x4d
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	2b06      	cmp	r3, #6
 8001d72:	d114      	bne.n	8001d9e <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001d74:	78fa      	ldrb	r2, [r7, #3]
 8001d76:	6879      	ldr	r1, [r7, #4]
 8001d78:	4613      	mov	r3, r2
 8001d7a:	011b      	lsls	r3, r3, #4
 8001d7c:	1a9b      	subs	r3, r3, r2
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	440b      	add	r3, r1
 8001d82:	334d      	adds	r3, #77	@ 0x4d
 8001d84:	2202      	movs	r2, #2
 8001d86:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8001d88:	78fa      	ldrb	r2, [r7, #3]
 8001d8a:	6879      	ldr	r1, [r7, #4]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	011b      	lsls	r3, r3, #4
 8001d90:	1a9b      	subs	r3, r3, r2
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	440b      	add	r3, r1
 8001d96:	334c      	adds	r3, #76	@ 0x4c
 8001d98:	2205      	movs	r2, #5
 8001d9a:	701a      	strb	r2, [r3, #0]
 8001d9c:	e2ac      	b.n	80022f8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001d9e:	78fa      	ldrb	r2, [r7, #3]
 8001da0:	6879      	ldr	r1, [r7, #4]
 8001da2:	4613      	mov	r3, r2
 8001da4:	011b      	lsls	r3, r3, #4
 8001da6:	1a9b      	subs	r3, r3, r2
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	440b      	add	r3, r1
 8001dac:	334d      	adds	r3, #77	@ 0x4d
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b07      	cmp	r3, #7
 8001db2:	d00b      	beq.n	8001dcc <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8001db4:	78fa      	ldrb	r2, [r7, #3]
 8001db6:	6879      	ldr	r1, [r7, #4]
 8001db8:	4613      	mov	r3, r2
 8001dba:	011b      	lsls	r3, r3, #4
 8001dbc:	1a9b      	subs	r3, r3, r2
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	440b      	add	r3, r1
 8001dc2:	334d      	adds	r3, #77	@ 0x4d
 8001dc4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001dc6:	2b09      	cmp	r3, #9
 8001dc8:	f040 80a6 	bne.w	8001f18 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001dcc:	78fa      	ldrb	r2, [r7, #3]
 8001dce:	6879      	ldr	r1, [r7, #4]
 8001dd0:	4613      	mov	r3, r2
 8001dd2:	011b      	lsls	r3, r3, #4
 8001dd4:	1a9b      	subs	r3, r3, r2
 8001dd6:	009b      	lsls	r3, r3, #2
 8001dd8:	440b      	add	r3, r1
 8001dda:	334d      	adds	r3, #77	@ 0x4d
 8001ddc:	2202      	movs	r2, #2
 8001dde:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8001de0:	78fa      	ldrb	r2, [r7, #3]
 8001de2:	6879      	ldr	r1, [r7, #4]
 8001de4:	4613      	mov	r3, r2
 8001de6:	011b      	lsls	r3, r3, #4
 8001de8:	1a9b      	subs	r3, r3, r2
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	440b      	add	r3, r1
 8001dee:	3344      	adds	r3, #68	@ 0x44
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	1c59      	adds	r1, r3, #1
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	4613      	mov	r3, r2
 8001df8:	011b      	lsls	r3, r3, #4
 8001dfa:	1a9b      	subs	r3, r3, r2
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	4403      	add	r3, r0
 8001e00:	3344      	adds	r3, #68	@ 0x44
 8001e02:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001e04:	78fa      	ldrb	r2, [r7, #3]
 8001e06:	6879      	ldr	r1, [r7, #4]
 8001e08:	4613      	mov	r3, r2
 8001e0a:	011b      	lsls	r3, r3, #4
 8001e0c:	1a9b      	subs	r3, r3, r2
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	440b      	add	r3, r1
 8001e12:	3344      	adds	r3, #68	@ 0x44
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d943      	bls.n	8001ea2 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8001e1a:	78fa      	ldrb	r2, [r7, #3]
 8001e1c:	6879      	ldr	r1, [r7, #4]
 8001e1e:	4613      	mov	r3, r2
 8001e20:	011b      	lsls	r3, r3, #4
 8001e22:	1a9b      	subs	r3, r3, r2
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	440b      	add	r3, r1
 8001e28:	3344      	adds	r3, #68	@ 0x44
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8001e2e:	78fa      	ldrb	r2, [r7, #3]
 8001e30:	6879      	ldr	r1, [r7, #4]
 8001e32:	4613      	mov	r3, r2
 8001e34:	011b      	lsls	r3, r3, #4
 8001e36:	1a9b      	subs	r3, r3, r2
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	440b      	add	r3, r1
 8001e3c:	331a      	adds	r3, #26
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d123      	bne.n	8001e8c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8001e44:	78fa      	ldrb	r2, [r7, #3]
 8001e46:	6879      	ldr	r1, [r7, #4]
 8001e48:	4613      	mov	r3, r2
 8001e4a:	011b      	lsls	r3, r3, #4
 8001e4c:	1a9b      	subs	r3, r3, r2
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	440b      	add	r3, r1
 8001e52:	331b      	adds	r3, #27
 8001e54:	2200      	movs	r2, #0
 8001e56:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8001e58:	78fa      	ldrb	r2, [r7, #3]
 8001e5a:	6879      	ldr	r1, [r7, #4]
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	011b      	lsls	r3, r3, #4
 8001e60:	1a9b      	subs	r3, r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	440b      	add	r3, r1
 8001e66:	331c      	adds	r3, #28
 8001e68:	2200      	movs	r2, #0
 8001e6a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001e6c:	78fb      	ldrb	r3, [r7, #3]
 8001e6e:	015a      	lsls	r2, r3, #5
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	4413      	add	r3, r2
 8001e74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	78fa      	ldrb	r2, [r7, #3]
 8001e7c:	0151      	lsls	r1, r2, #5
 8001e7e:	693a      	ldr	r2, [r7, #16]
 8001e80:	440a      	add	r2, r1
 8001e82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001e86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e8a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8001e8c:	78fa      	ldrb	r2, [r7, #3]
 8001e8e:	6879      	ldr	r1, [r7, #4]
 8001e90:	4613      	mov	r3, r2
 8001e92:	011b      	lsls	r3, r3, #4
 8001e94:	1a9b      	subs	r3, r3, r2
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	440b      	add	r3, r1
 8001e9a:	334c      	adds	r3, #76	@ 0x4c
 8001e9c:	2204      	movs	r2, #4
 8001e9e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001ea0:	e229      	b.n	80022f6 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001ea2:	78fa      	ldrb	r2, [r7, #3]
 8001ea4:	6879      	ldr	r1, [r7, #4]
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	011b      	lsls	r3, r3, #4
 8001eaa:	1a9b      	subs	r3, r3, r2
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	440b      	add	r3, r1
 8001eb0:	334c      	adds	r3, #76	@ 0x4c
 8001eb2:	2202      	movs	r2, #2
 8001eb4:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001eb6:	78fa      	ldrb	r2, [r7, #3]
 8001eb8:	6879      	ldr	r1, [r7, #4]
 8001eba:	4613      	mov	r3, r2
 8001ebc:	011b      	lsls	r3, r3, #4
 8001ebe:	1a9b      	subs	r3, r3, r2
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	440b      	add	r3, r1
 8001ec4:	3326      	adds	r3, #38	@ 0x26
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d00b      	beq.n	8001ee4 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001ecc:	78fa      	ldrb	r2, [r7, #3]
 8001ece:	6879      	ldr	r1, [r7, #4]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	011b      	lsls	r3, r3, #4
 8001ed4:	1a9b      	subs	r3, r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	440b      	add	r3, r1
 8001eda:	3326      	adds	r3, #38	@ 0x26
 8001edc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	f040 8209 	bne.w	80022f6 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8001ee4:	78fb      	ldrb	r3, [r7, #3]
 8001ee6:	015a      	lsls	r2, r3, #5
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	4413      	add	r3, r2
 8001eec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001efa:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001f02:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8001f04:	78fb      	ldrb	r3, [r7, #3]
 8001f06:	015a      	lsls	r2, r3, #5
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f10:	461a      	mov	r2, r3
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001f16:	e1ee      	b.n	80022f6 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8001f18:	78fa      	ldrb	r2, [r7, #3]
 8001f1a:	6879      	ldr	r1, [r7, #4]
 8001f1c:	4613      	mov	r3, r2
 8001f1e:	011b      	lsls	r3, r3, #4
 8001f20:	1a9b      	subs	r3, r3, r2
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	440b      	add	r3, r1
 8001f26:	334d      	adds	r3, #77	@ 0x4d
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	2b05      	cmp	r3, #5
 8001f2c:	f040 80c8 	bne.w	80020c0 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001f30:	78fa      	ldrb	r2, [r7, #3]
 8001f32:	6879      	ldr	r1, [r7, #4]
 8001f34:	4613      	mov	r3, r2
 8001f36:	011b      	lsls	r3, r3, #4
 8001f38:	1a9b      	subs	r3, r3, r2
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	440b      	add	r3, r1
 8001f3e:	334d      	adds	r3, #77	@ 0x4d
 8001f40:	2202      	movs	r2, #2
 8001f42:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8001f44:	78fa      	ldrb	r2, [r7, #3]
 8001f46:	6879      	ldr	r1, [r7, #4]
 8001f48:	4613      	mov	r3, r2
 8001f4a:	011b      	lsls	r3, r3, #4
 8001f4c:	1a9b      	subs	r3, r3, r2
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	440b      	add	r3, r1
 8001f52:	331b      	adds	r3, #27
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	f040 81ce 	bne.w	80022f8 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8001f5c:	78fa      	ldrb	r2, [r7, #3]
 8001f5e:	6879      	ldr	r1, [r7, #4]
 8001f60:	4613      	mov	r3, r2
 8001f62:	011b      	lsls	r3, r3, #4
 8001f64:	1a9b      	subs	r3, r3, r2
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	440b      	add	r3, r1
 8001f6a:	3326      	adds	r3, #38	@ 0x26
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	2b03      	cmp	r3, #3
 8001f70:	d16b      	bne.n	800204a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8001f72:	78fa      	ldrb	r2, [r7, #3]
 8001f74:	6879      	ldr	r1, [r7, #4]
 8001f76:	4613      	mov	r3, r2
 8001f78:	011b      	lsls	r3, r3, #4
 8001f7a:	1a9b      	subs	r3, r3, r2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	440b      	add	r3, r1
 8001f80:	3348      	adds	r3, #72	@ 0x48
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	1c59      	adds	r1, r3, #1
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	4613      	mov	r3, r2
 8001f8a:	011b      	lsls	r3, r3, #4
 8001f8c:	1a9b      	subs	r3, r3, r2
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	4403      	add	r3, r0
 8001f92:	3348      	adds	r3, #72	@ 0x48
 8001f94:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8001f96:	78fa      	ldrb	r2, [r7, #3]
 8001f98:	6879      	ldr	r1, [r7, #4]
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	011b      	lsls	r3, r3, #4
 8001f9e:	1a9b      	subs	r3, r3, r2
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	440b      	add	r3, r1
 8001fa4:	3348      	adds	r3, #72	@ 0x48
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d943      	bls.n	8002034 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8001fac:	78fa      	ldrb	r2, [r7, #3]
 8001fae:	6879      	ldr	r1, [r7, #4]
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	011b      	lsls	r3, r3, #4
 8001fb4:	1a9b      	subs	r3, r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	440b      	add	r3, r1
 8001fba:	3348      	adds	r3, #72	@ 0x48
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8001fc0:	78fa      	ldrb	r2, [r7, #3]
 8001fc2:	6879      	ldr	r1, [r7, #4]
 8001fc4:	4613      	mov	r3, r2
 8001fc6:	011b      	lsls	r3, r3, #4
 8001fc8:	1a9b      	subs	r3, r3, r2
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	440b      	add	r3, r1
 8001fce:	331b      	adds	r3, #27
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8001fd4:	78fa      	ldrb	r2, [r7, #3]
 8001fd6:	6879      	ldr	r1, [r7, #4]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	011b      	lsls	r3, r3, #4
 8001fdc:	1a9b      	subs	r3, r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	440b      	add	r3, r1
 8001fe2:	3344      	adds	r3, #68	@ 0x44
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d809      	bhi.n	8001ffe <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8001fea:	78fa      	ldrb	r2, [r7, #3]
 8001fec:	6879      	ldr	r1, [r7, #4]
 8001fee:	4613      	mov	r3, r2
 8001ff0:	011b      	lsls	r3, r3, #4
 8001ff2:	1a9b      	subs	r3, r3, r2
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	440b      	add	r3, r1
 8001ff8:	331c      	adds	r3, #28
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001ffe:	78fb      	ldrb	r3, [r7, #3]
 8002000:	015a      	lsls	r2, r3, #5
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	4413      	add	r3, r2
 8002006:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	78fa      	ldrb	r2, [r7, #3]
 800200e:	0151      	lsls	r1, r2, #5
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	440a      	add	r2, r1
 8002014:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002018:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800201c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800201e:	78fa      	ldrb	r2, [r7, #3]
 8002020:	6879      	ldr	r1, [r7, #4]
 8002022:	4613      	mov	r3, r2
 8002024:	011b      	lsls	r3, r3, #4
 8002026:	1a9b      	subs	r3, r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	440b      	add	r3, r1
 800202c:	334c      	adds	r3, #76	@ 0x4c
 800202e:	2204      	movs	r2, #4
 8002030:	701a      	strb	r2, [r3, #0]
 8002032:	e014      	b.n	800205e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002034:	78fa      	ldrb	r2, [r7, #3]
 8002036:	6879      	ldr	r1, [r7, #4]
 8002038:	4613      	mov	r3, r2
 800203a:	011b      	lsls	r3, r3, #4
 800203c:	1a9b      	subs	r3, r3, r2
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	440b      	add	r3, r1
 8002042:	334c      	adds	r3, #76	@ 0x4c
 8002044:	2202      	movs	r2, #2
 8002046:	701a      	strb	r2, [r3, #0]
 8002048:	e009      	b.n	800205e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800204a:	78fa      	ldrb	r2, [r7, #3]
 800204c:	6879      	ldr	r1, [r7, #4]
 800204e:	4613      	mov	r3, r2
 8002050:	011b      	lsls	r3, r3, #4
 8002052:	1a9b      	subs	r3, r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	440b      	add	r3, r1
 8002058:	334c      	adds	r3, #76	@ 0x4c
 800205a:	2202      	movs	r2, #2
 800205c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800205e:	78fa      	ldrb	r2, [r7, #3]
 8002060:	6879      	ldr	r1, [r7, #4]
 8002062:	4613      	mov	r3, r2
 8002064:	011b      	lsls	r3, r3, #4
 8002066:	1a9b      	subs	r3, r3, r2
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	440b      	add	r3, r1
 800206c:	3326      	adds	r3, #38	@ 0x26
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d00b      	beq.n	800208c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002074:	78fa      	ldrb	r2, [r7, #3]
 8002076:	6879      	ldr	r1, [r7, #4]
 8002078:	4613      	mov	r3, r2
 800207a:	011b      	lsls	r3, r3, #4
 800207c:	1a9b      	subs	r3, r3, r2
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	440b      	add	r3, r1
 8002082:	3326      	adds	r3, #38	@ 0x26
 8002084:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002086:	2b02      	cmp	r3, #2
 8002088:	f040 8136 	bne.w	80022f8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800208c:	78fb      	ldrb	r3, [r7, #3]
 800208e:	015a      	lsls	r2, r3, #5
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	4413      	add	r3, r2
 8002094:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80020a2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80020aa:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80020ac:	78fb      	ldrb	r3, [r7, #3]
 80020ae:	015a      	lsls	r2, r3, #5
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	4413      	add	r3, r2
 80020b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020b8:	461a      	mov	r2, r3
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6013      	str	r3, [r2, #0]
 80020be:	e11b      	b.n	80022f8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80020c0:	78fa      	ldrb	r2, [r7, #3]
 80020c2:	6879      	ldr	r1, [r7, #4]
 80020c4:	4613      	mov	r3, r2
 80020c6:	011b      	lsls	r3, r3, #4
 80020c8:	1a9b      	subs	r3, r3, r2
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	440b      	add	r3, r1
 80020ce:	334d      	adds	r3, #77	@ 0x4d
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	2b03      	cmp	r3, #3
 80020d4:	f040 8081 	bne.w	80021da <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80020d8:	78fa      	ldrb	r2, [r7, #3]
 80020da:	6879      	ldr	r1, [r7, #4]
 80020dc:	4613      	mov	r3, r2
 80020de:	011b      	lsls	r3, r3, #4
 80020e0:	1a9b      	subs	r3, r3, r2
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	440b      	add	r3, r1
 80020e6:	334d      	adds	r3, #77	@ 0x4d
 80020e8:	2202      	movs	r2, #2
 80020ea:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80020ec:	78fa      	ldrb	r2, [r7, #3]
 80020ee:	6879      	ldr	r1, [r7, #4]
 80020f0:	4613      	mov	r3, r2
 80020f2:	011b      	lsls	r3, r3, #4
 80020f4:	1a9b      	subs	r3, r3, r2
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	440b      	add	r3, r1
 80020fa:	331b      	adds	r3, #27
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	f040 80fa 	bne.w	80022f8 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002104:	78fa      	ldrb	r2, [r7, #3]
 8002106:	6879      	ldr	r1, [r7, #4]
 8002108:	4613      	mov	r3, r2
 800210a:	011b      	lsls	r3, r3, #4
 800210c:	1a9b      	subs	r3, r3, r2
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	440b      	add	r3, r1
 8002112:	334c      	adds	r3, #76	@ 0x4c
 8002114:	2202      	movs	r2, #2
 8002116:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002118:	78fb      	ldrb	r3, [r7, #3]
 800211a:	015a      	lsls	r2, r3, #5
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	4413      	add	r3, r2
 8002120:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	78fa      	ldrb	r2, [r7, #3]
 8002128:	0151      	lsls	r1, r2, #5
 800212a:	693a      	ldr	r2, [r7, #16]
 800212c:	440a      	add	r2, r1
 800212e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002132:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002136:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002138:	78fb      	ldrb	r3, [r7, #3]
 800213a:	015a      	lsls	r2, r3, #5
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	4413      	add	r3, r2
 8002140:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002144:	68db      	ldr	r3, [r3, #12]
 8002146:	78fa      	ldrb	r2, [r7, #3]
 8002148:	0151      	lsls	r1, r2, #5
 800214a:	693a      	ldr	r2, [r7, #16]
 800214c:	440a      	add	r2, r1
 800214e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002152:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002156:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002158:	78fb      	ldrb	r3, [r7, #3]
 800215a:	015a      	lsls	r2, r3, #5
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	4413      	add	r3, r2
 8002160:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002164:	68db      	ldr	r3, [r3, #12]
 8002166:	78fa      	ldrb	r2, [r7, #3]
 8002168:	0151      	lsls	r1, r2, #5
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	440a      	add	r2, r1
 800216e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002172:	f023 0320 	bic.w	r3, r3, #32
 8002176:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002178:	78fa      	ldrb	r2, [r7, #3]
 800217a:	6879      	ldr	r1, [r7, #4]
 800217c:	4613      	mov	r3, r2
 800217e:	011b      	lsls	r3, r3, #4
 8002180:	1a9b      	subs	r3, r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	440b      	add	r3, r1
 8002186:	3326      	adds	r3, #38	@ 0x26
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00b      	beq.n	80021a6 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800218e:	78fa      	ldrb	r2, [r7, #3]
 8002190:	6879      	ldr	r1, [r7, #4]
 8002192:	4613      	mov	r3, r2
 8002194:	011b      	lsls	r3, r3, #4
 8002196:	1a9b      	subs	r3, r3, r2
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	440b      	add	r3, r1
 800219c:	3326      	adds	r3, #38	@ 0x26
 800219e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	f040 80a9 	bne.w	80022f8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80021a6:	78fb      	ldrb	r3, [r7, #3]
 80021a8:	015a      	lsls	r2, r3, #5
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	4413      	add	r3, r2
 80021ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80021bc:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80021c4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80021c6:	78fb      	ldrb	r3, [r7, #3]
 80021c8:	015a      	lsls	r2, r3, #5
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	4413      	add	r3, r2
 80021ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021d2:	461a      	mov	r2, r3
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	6013      	str	r3, [r2, #0]
 80021d8:	e08e      	b.n	80022f8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80021da:	78fa      	ldrb	r2, [r7, #3]
 80021dc:	6879      	ldr	r1, [r7, #4]
 80021de:	4613      	mov	r3, r2
 80021e0:	011b      	lsls	r3, r3, #4
 80021e2:	1a9b      	subs	r3, r3, r2
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	440b      	add	r3, r1
 80021e8:	334d      	adds	r3, #77	@ 0x4d
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	2b04      	cmp	r3, #4
 80021ee:	d143      	bne.n	8002278 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80021f0:	78fa      	ldrb	r2, [r7, #3]
 80021f2:	6879      	ldr	r1, [r7, #4]
 80021f4:	4613      	mov	r3, r2
 80021f6:	011b      	lsls	r3, r3, #4
 80021f8:	1a9b      	subs	r3, r3, r2
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	440b      	add	r3, r1
 80021fe:	334d      	adds	r3, #77	@ 0x4d
 8002200:	2202      	movs	r2, #2
 8002202:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002204:	78fa      	ldrb	r2, [r7, #3]
 8002206:	6879      	ldr	r1, [r7, #4]
 8002208:	4613      	mov	r3, r2
 800220a:	011b      	lsls	r3, r3, #4
 800220c:	1a9b      	subs	r3, r3, r2
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	440b      	add	r3, r1
 8002212:	334c      	adds	r3, #76	@ 0x4c
 8002214:	2202      	movs	r2, #2
 8002216:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002218:	78fa      	ldrb	r2, [r7, #3]
 800221a:	6879      	ldr	r1, [r7, #4]
 800221c:	4613      	mov	r3, r2
 800221e:	011b      	lsls	r3, r3, #4
 8002220:	1a9b      	subs	r3, r3, r2
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	440b      	add	r3, r1
 8002226:	3326      	adds	r3, #38	@ 0x26
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d00a      	beq.n	8002244 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800222e:	78fa      	ldrb	r2, [r7, #3]
 8002230:	6879      	ldr	r1, [r7, #4]
 8002232:	4613      	mov	r3, r2
 8002234:	011b      	lsls	r3, r3, #4
 8002236:	1a9b      	subs	r3, r3, r2
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	440b      	add	r3, r1
 800223c:	3326      	adds	r3, #38	@ 0x26
 800223e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002240:	2b02      	cmp	r3, #2
 8002242:	d159      	bne.n	80022f8 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002244:	78fb      	ldrb	r3, [r7, #3]
 8002246:	015a      	lsls	r2, r3, #5
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	4413      	add	r3, r2
 800224c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800225a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002262:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002264:	78fb      	ldrb	r3, [r7, #3]
 8002266:	015a      	lsls	r2, r3, #5
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	4413      	add	r3, r2
 800226c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002270:	461a      	mov	r2, r3
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	6013      	str	r3, [r2, #0]
 8002276:	e03f      	b.n	80022f8 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002278:	78fa      	ldrb	r2, [r7, #3]
 800227a:	6879      	ldr	r1, [r7, #4]
 800227c:	4613      	mov	r3, r2
 800227e:	011b      	lsls	r3, r3, #4
 8002280:	1a9b      	subs	r3, r3, r2
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	440b      	add	r3, r1
 8002286:	334d      	adds	r3, #77	@ 0x4d
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	2b08      	cmp	r3, #8
 800228c:	d126      	bne.n	80022dc <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800228e:	78fa      	ldrb	r2, [r7, #3]
 8002290:	6879      	ldr	r1, [r7, #4]
 8002292:	4613      	mov	r3, r2
 8002294:	011b      	lsls	r3, r3, #4
 8002296:	1a9b      	subs	r3, r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	440b      	add	r3, r1
 800229c:	334d      	adds	r3, #77	@ 0x4d
 800229e:	2202      	movs	r2, #2
 80022a0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80022a2:	78fa      	ldrb	r2, [r7, #3]
 80022a4:	6879      	ldr	r1, [r7, #4]
 80022a6:	4613      	mov	r3, r2
 80022a8:	011b      	lsls	r3, r3, #4
 80022aa:	1a9b      	subs	r3, r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	440b      	add	r3, r1
 80022b0:	3344      	adds	r3, #68	@ 0x44
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	1c59      	adds	r1, r3, #1
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	4613      	mov	r3, r2
 80022ba:	011b      	lsls	r3, r3, #4
 80022bc:	1a9b      	subs	r3, r3, r2
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	4403      	add	r3, r0
 80022c2:	3344      	adds	r3, #68	@ 0x44
 80022c4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80022c6:	78fa      	ldrb	r2, [r7, #3]
 80022c8:	6879      	ldr	r1, [r7, #4]
 80022ca:	4613      	mov	r3, r2
 80022cc:	011b      	lsls	r3, r3, #4
 80022ce:	1a9b      	subs	r3, r3, r2
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	440b      	add	r3, r1
 80022d4:	334c      	adds	r3, #76	@ 0x4c
 80022d6:	2204      	movs	r2, #4
 80022d8:	701a      	strb	r2, [r3, #0]
 80022da:	e00d      	b.n	80022f8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80022dc:	78fa      	ldrb	r2, [r7, #3]
 80022de:	6879      	ldr	r1, [r7, #4]
 80022e0:	4613      	mov	r3, r2
 80022e2:	011b      	lsls	r3, r3, #4
 80022e4:	1a9b      	subs	r3, r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	440b      	add	r3, r1
 80022ea:	334d      	adds	r3, #77	@ 0x4d
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	f000 8100 	beq.w	80024f4 <HCD_HC_IN_IRQHandler+0xcca>
 80022f4:	e000      	b.n	80022f8 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80022f6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80022f8:	78fa      	ldrb	r2, [r7, #3]
 80022fa:	6879      	ldr	r1, [r7, #4]
 80022fc:	4613      	mov	r3, r2
 80022fe:	011b      	lsls	r3, r3, #4
 8002300:	1a9b      	subs	r3, r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	440b      	add	r3, r1
 8002306:	334c      	adds	r3, #76	@ 0x4c
 8002308:	781a      	ldrb	r2, [r3, #0]
 800230a:	78fb      	ldrb	r3, [r7, #3]
 800230c:	4619      	mov	r1, r3
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f009 fc4c 	bl	800bbac <HAL_HCD_HC_NotifyURBChange_Callback>
 8002314:	e0ef      	b.n	80024f6 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	78fa      	ldrb	r2, [r7, #3]
 800231c:	4611      	mov	r1, r2
 800231e:	4618      	mov	r0, r3
 8002320:	f003 f807 	bl	8005332 <USB_ReadChInterrupts>
 8002324:	4603      	mov	r3, r0
 8002326:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800232a:	2b40      	cmp	r3, #64	@ 0x40
 800232c:	d12f      	bne.n	800238e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800232e:	78fb      	ldrb	r3, [r7, #3]
 8002330:	015a      	lsls	r2, r3, #5
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	4413      	add	r3, r2
 8002336:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800233a:	461a      	mov	r2, r3
 800233c:	2340      	movs	r3, #64	@ 0x40
 800233e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002340:	78fa      	ldrb	r2, [r7, #3]
 8002342:	6879      	ldr	r1, [r7, #4]
 8002344:	4613      	mov	r3, r2
 8002346:	011b      	lsls	r3, r3, #4
 8002348:	1a9b      	subs	r3, r3, r2
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	440b      	add	r3, r1
 800234e:	334d      	adds	r3, #77	@ 0x4d
 8002350:	2205      	movs	r2, #5
 8002352:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002354:	78fa      	ldrb	r2, [r7, #3]
 8002356:	6879      	ldr	r1, [r7, #4]
 8002358:	4613      	mov	r3, r2
 800235a:	011b      	lsls	r3, r3, #4
 800235c:	1a9b      	subs	r3, r3, r2
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	440b      	add	r3, r1
 8002362:	331a      	adds	r3, #26
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d109      	bne.n	800237e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800236a:	78fa      	ldrb	r2, [r7, #3]
 800236c:	6879      	ldr	r1, [r7, #4]
 800236e:	4613      	mov	r3, r2
 8002370:	011b      	lsls	r3, r3, #4
 8002372:	1a9b      	subs	r3, r3, r2
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	440b      	add	r3, r1
 8002378:	3344      	adds	r3, #68	@ 0x44
 800237a:	2200      	movs	r2, #0
 800237c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	78fa      	ldrb	r2, [r7, #3]
 8002384:	4611      	mov	r1, r2
 8002386:	4618      	mov	r0, r3
 8002388:	f003 fd7d 	bl	8005e86 <USB_HC_Halt>
 800238c:	e0b3      	b.n	80024f6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	78fa      	ldrb	r2, [r7, #3]
 8002394:	4611      	mov	r1, r2
 8002396:	4618      	mov	r0, r3
 8002398:	f002 ffcb 	bl	8005332 <USB_ReadChInterrupts>
 800239c:	4603      	mov	r3, r0
 800239e:	f003 0310 	and.w	r3, r3, #16
 80023a2:	2b10      	cmp	r3, #16
 80023a4:	f040 80a7 	bne.w	80024f6 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80023a8:	78fa      	ldrb	r2, [r7, #3]
 80023aa:	6879      	ldr	r1, [r7, #4]
 80023ac:	4613      	mov	r3, r2
 80023ae:	011b      	lsls	r3, r3, #4
 80023b0:	1a9b      	subs	r3, r3, r2
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	440b      	add	r3, r1
 80023b6:	3326      	adds	r3, #38	@ 0x26
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	2b03      	cmp	r3, #3
 80023bc:	d11b      	bne.n	80023f6 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80023be:	78fa      	ldrb	r2, [r7, #3]
 80023c0:	6879      	ldr	r1, [r7, #4]
 80023c2:	4613      	mov	r3, r2
 80023c4:	011b      	lsls	r3, r3, #4
 80023c6:	1a9b      	subs	r3, r3, r2
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	440b      	add	r3, r1
 80023cc:	3344      	adds	r3, #68	@ 0x44
 80023ce:	2200      	movs	r2, #0
 80023d0:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80023d2:	78fa      	ldrb	r2, [r7, #3]
 80023d4:	6879      	ldr	r1, [r7, #4]
 80023d6:	4613      	mov	r3, r2
 80023d8:	011b      	lsls	r3, r3, #4
 80023da:	1a9b      	subs	r3, r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	440b      	add	r3, r1
 80023e0:	334d      	adds	r3, #77	@ 0x4d
 80023e2:	2204      	movs	r2, #4
 80023e4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	78fa      	ldrb	r2, [r7, #3]
 80023ec:	4611      	mov	r1, r2
 80023ee:	4618      	mov	r0, r3
 80023f0:	f003 fd49 	bl	8005e86 <USB_HC_Halt>
 80023f4:	e03f      	b.n	8002476 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80023f6:	78fa      	ldrb	r2, [r7, #3]
 80023f8:	6879      	ldr	r1, [r7, #4]
 80023fa:	4613      	mov	r3, r2
 80023fc:	011b      	lsls	r3, r3, #4
 80023fe:	1a9b      	subs	r3, r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	440b      	add	r3, r1
 8002404:	3326      	adds	r3, #38	@ 0x26
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d00a      	beq.n	8002422 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800240c:	78fa      	ldrb	r2, [r7, #3]
 800240e:	6879      	ldr	r1, [r7, #4]
 8002410:	4613      	mov	r3, r2
 8002412:	011b      	lsls	r3, r3, #4
 8002414:	1a9b      	subs	r3, r3, r2
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	440b      	add	r3, r1
 800241a:	3326      	adds	r3, #38	@ 0x26
 800241c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800241e:	2b02      	cmp	r3, #2
 8002420:	d129      	bne.n	8002476 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002422:	78fa      	ldrb	r2, [r7, #3]
 8002424:	6879      	ldr	r1, [r7, #4]
 8002426:	4613      	mov	r3, r2
 8002428:	011b      	lsls	r3, r3, #4
 800242a:	1a9b      	subs	r3, r3, r2
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	440b      	add	r3, r1
 8002430:	3344      	adds	r3, #68	@ 0x44
 8002432:	2200      	movs	r2, #0
 8002434:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	799b      	ldrb	r3, [r3, #6]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d00a      	beq.n	8002454 <HCD_HC_IN_IRQHandler+0xc2a>
 800243e:	78fa      	ldrb	r2, [r7, #3]
 8002440:	6879      	ldr	r1, [r7, #4]
 8002442:	4613      	mov	r3, r2
 8002444:	011b      	lsls	r3, r3, #4
 8002446:	1a9b      	subs	r3, r3, r2
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	440b      	add	r3, r1
 800244c:	331b      	adds	r3, #27
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	2b01      	cmp	r3, #1
 8002452:	d110      	bne.n	8002476 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002454:	78fa      	ldrb	r2, [r7, #3]
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	4613      	mov	r3, r2
 800245a:	011b      	lsls	r3, r3, #4
 800245c:	1a9b      	subs	r3, r3, r2
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	440b      	add	r3, r1
 8002462:	334d      	adds	r3, #77	@ 0x4d
 8002464:	2204      	movs	r2, #4
 8002466:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	78fa      	ldrb	r2, [r7, #3]
 800246e:	4611      	mov	r1, r2
 8002470:	4618      	mov	r0, r3
 8002472:	f003 fd08 	bl	8005e86 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002476:	78fa      	ldrb	r2, [r7, #3]
 8002478:	6879      	ldr	r1, [r7, #4]
 800247a:	4613      	mov	r3, r2
 800247c:	011b      	lsls	r3, r3, #4
 800247e:	1a9b      	subs	r3, r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	440b      	add	r3, r1
 8002484:	331b      	adds	r3, #27
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d129      	bne.n	80024e0 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800248c:	78fa      	ldrb	r2, [r7, #3]
 800248e:	6879      	ldr	r1, [r7, #4]
 8002490:	4613      	mov	r3, r2
 8002492:	011b      	lsls	r3, r3, #4
 8002494:	1a9b      	subs	r3, r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	440b      	add	r3, r1
 800249a:	331b      	adds	r3, #27
 800249c:	2200      	movs	r2, #0
 800249e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80024a0:	78fb      	ldrb	r3, [r7, #3]
 80024a2:	015a      	lsls	r2, r3, #5
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	4413      	add	r3, r2
 80024a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	78fa      	ldrb	r2, [r7, #3]
 80024b0:	0151      	lsls	r1, r2, #5
 80024b2:	693a      	ldr	r2, [r7, #16]
 80024b4:	440a      	add	r2, r1
 80024b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80024ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024be:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80024c0:	78fb      	ldrb	r3, [r7, #3]
 80024c2:	015a      	lsls	r2, r3, #5
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	4413      	add	r3, r2
 80024c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	78fa      	ldrb	r2, [r7, #3]
 80024d0:	0151      	lsls	r1, r2, #5
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	440a      	add	r2, r1
 80024d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80024da:	f043 0320 	orr.w	r3, r3, #32
 80024de:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80024e0:	78fb      	ldrb	r3, [r7, #3]
 80024e2:	015a      	lsls	r2, r3, #5
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	4413      	add	r3, r2
 80024e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024ec:	461a      	mov	r2, r3
 80024ee:	2310      	movs	r3, #16
 80024f0:	6093      	str	r3, [r2, #8]
 80024f2:	e000      	b.n	80024f6 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80024f4:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80024f6:	3718      	adds	r7, #24
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	460b      	mov	r3, r1
 8002506:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	78fa      	ldrb	r2, [r7, #3]
 8002518:	4611      	mov	r1, r2
 800251a:	4618      	mov	r0, r3
 800251c:	f002 ff09 	bl	8005332 <USB_ReadChInterrupts>
 8002520:	4603      	mov	r3, r0
 8002522:	f003 0304 	and.w	r3, r3, #4
 8002526:	2b04      	cmp	r3, #4
 8002528:	d11b      	bne.n	8002562 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800252a:	78fb      	ldrb	r3, [r7, #3]
 800252c:	015a      	lsls	r2, r3, #5
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	4413      	add	r3, r2
 8002532:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002536:	461a      	mov	r2, r3
 8002538:	2304      	movs	r3, #4
 800253a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800253c:	78fa      	ldrb	r2, [r7, #3]
 800253e:	6879      	ldr	r1, [r7, #4]
 8002540:	4613      	mov	r3, r2
 8002542:	011b      	lsls	r3, r3, #4
 8002544:	1a9b      	subs	r3, r3, r2
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	440b      	add	r3, r1
 800254a:	334d      	adds	r3, #77	@ 0x4d
 800254c:	2207      	movs	r2, #7
 800254e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	78fa      	ldrb	r2, [r7, #3]
 8002556:	4611      	mov	r1, r2
 8002558:	4618      	mov	r0, r3
 800255a:	f003 fc94 	bl	8005e86 <USB_HC_Halt>
 800255e:	f000 bc89 	b.w	8002e74 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	78fa      	ldrb	r2, [r7, #3]
 8002568:	4611      	mov	r1, r2
 800256a:	4618      	mov	r0, r3
 800256c:	f002 fee1 	bl	8005332 <USB_ReadChInterrupts>
 8002570:	4603      	mov	r3, r0
 8002572:	f003 0320 	and.w	r3, r3, #32
 8002576:	2b20      	cmp	r3, #32
 8002578:	f040 8082 	bne.w	8002680 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800257c:	78fb      	ldrb	r3, [r7, #3]
 800257e:	015a      	lsls	r2, r3, #5
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	4413      	add	r3, r2
 8002584:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002588:	461a      	mov	r2, r3
 800258a:	2320      	movs	r3, #32
 800258c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800258e:	78fa      	ldrb	r2, [r7, #3]
 8002590:	6879      	ldr	r1, [r7, #4]
 8002592:	4613      	mov	r3, r2
 8002594:	011b      	lsls	r3, r3, #4
 8002596:	1a9b      	subs	r3, r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	440b      	add	r3, r1
 800259c:	3319      	adds	r3, #25
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d124      	bne.n	80025ee <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80025a4:	78fa      	ldrb	r2, [r7, #3]
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	4613      	mov	r3, r2
 80025aa:	011b      	lsls	r3, r3, #4
 80025ac:	1a9b      	subs	r3, r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	3319      	adds	r3, #25
 80025b4:	2200      	movs	r2, #0
 80025b6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80025b8:	78fa      	ldrb	r2, [r7, #3]
 80025ba:	6879      	ldr	r1, [r7, #4]
 80025bc:	4613      	mov	r3, r2
 80025be:	011b      	lsls	r3, r3, #4
 80025c0:	1a9b      	subs	r3, r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	440b      	add	r3, r1
 80025c6:	334c      	adds	r3, #76	@ 0x4c
 80025c8:	2202      	movs	r2, #2
 80025ca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80025cc:	78fa      	ldrb	r2, [r7, #3]
 80025ce:	6879      	ldr	r1, [r7, #4]
 80025d0:	4613      	mov	r3, r2
 80025d2:	011b      	lsls	r3, r3, #4
 80025d4:	1a9b      	subs	r3, r3, r2
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	440b      	add	r3, r1
 80025da:	334d      	adds	r3, #77	@ 0x4d
 80025dc:	2203      	movs	r2, #3
 80025de:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	78fa      	ldrb	r2, [r7, #3]
 80025e6:	4611      	mov	r1, r2
 80025e8:	4618      	mov	r0, r3
 80025ea:	f003 fc4c 	bl	8005e86 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80025ee:	78fa      	ldrb	r2, [r7, #3]
 80025f0:	6879      	ldr	r1, [r7, #4]
 80025f2:	4613      	mov	r3, r2
 80025f4:	011b      	lsls	r3, r3, #4
 80025f6:	1a9b      	subs	r3, r3, r2
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	440b      	add	r3, r1
 80025fc:	331a      	adds	r3, #26
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	2b01      	cmp	r3, #1
 8002602:	f040 8437 	bne.w	8002e74 <HCD_HC_OUT_IRQHandler+0x978>
 8002606:	78fa      	ldrb	r2, [r7, #3]
 8002608:	6879      	ldr	r1, [r7, #4]
 800260a:	4613      	mov	r3, r2
 800260c:	011b      	lsls	r3, r3, #4
 800260e:	1a9b      	subs	r3, r3, r2
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	440b      	add	r3, r1
 8002614:	331b      	adds	r3, #27
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	2b00      	cmp	r3, #0
 800261a:	f040 842b 	bne.w	8002e74 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800261e:	78fa      	ldrb	r2, [r7, #3]
 8002620:	6879      	ldr	r1, [r7, #4]
 8002622:	4613      	mov	r3, r2
 8002624:	011b      	lsls	r3, r3, #4
 8002626:	1a9b      	subs	r3, r3, r2
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	440b      	add	r3, r1
 800262c:	3326      	adds	r3, #38	@ 0x26
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d009      	beq.n	8002648 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002634:	78fa      	ldrb	r2, [r7, #3]
 8002636:	6879      	ldr	r1, [r7, #4]
 8002638:	4613      	mov	r3, r2
 800263a:	011b      	lsls	r3, r3, #4
 800263c:	1a9b      	subs	r3, r3, r2
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	440b      	add	r3, r1
 8002642:	331b      	adds	r3, #27
 8002644:	2201      	movs	r2, #1
 8002646:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002648:	78fa      	ldrb	r2, [r7, #3]
 800264a:	6879      	ldr	r1, [r7, #4]
 800264c:	4613      	mov	r3, r2
 800264e:	011b      	lsls	r3, r3, #4
 8002650:	1a9b      	subs	r3, r3, r2
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	440b      	add	r3, r1
 8002656:	334d      	adds	r3, #77	@ 0x4d
 8002658:	2203      	movs	r2, #3
 800265a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	78fa      	ldrb	r2, [r7, #3]
 8002662:	4611      	mov	r1, r2
 8002664:	4618      	mov	r0, r3
 8002666:	f003 fc0e 	bl	8005e86 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800266a:	78fa      	ldrb	r2, [r7, #3]
 800266c:	6879      	ldr	r1, [r7, #4]
 800266e:	4613      	mov	r3, r2
 8002670:	011b      	lsls	r3, r3, #4
 8002672:	1a9b      	subs	r3, r3, r2
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	440b      	add	r3, r1
 8002678:	3344      	adds	r3, #68	@ 0x44
 800267a:	2200      	movs	r2, #0
 800267c:	601a      	str	r2, [r3, #0]
 800267e:	e3f9      	b.n	8002e74 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	78fa      	ldrb	r2, [r7, #3]
 8002686:	4611      	mov	r1, r2
 8002688:	4618      	mov	r0, r3
 800268a:	f002 fe52 	bl	8005332 <USB_ReadChInterrupts>
 800268e:	4603      	mov	r3, r0
 8002690:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002694:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002698:	d111      	bne.n	80026be <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800269a:	78fb      	ldrb	r3, [r7, #3]
 800269c:	015a      	lsls	r2, r3, #5
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	4413      	add	r3, r2
 80026a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026a6:	461a      	mov	r2, r3
 80026a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026ac:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	78fa      	ldrb	r2, [r7, #3]
 80026b4:	4611      	mov	r1, r2
 80026b6:	4618      	mov	r0, r3
 80026b8:	f003 fbe5 	bl	8005e86 <USB_HC_Halt>
 80026bc:	e3da      	b.n	8002e74 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	78fa      	ldrb	r2, [r7, #3]
 80026c4:	4611      	mov	r1, r2
 80026c6:	4618      	mov	r0, r3
 80026c8:	f002 fe33 	bl	8005332 <USB_ReadChInterrupts>
 80026cc:	4603      	mov	r3, r0
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d168      	bne.n	80027a8 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80026d6:	78fa      	ldrb	r2, [r7, #3]
 80026d8:	6879      	ldr	r1, [r7, #4]
 80026da:	4613      	mov	r3, r2
 80026dc:	011b      	lsls	r3, r3, #4
 80026de:	1a9b      	subs	r3, r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	440b      	add	r3, r1
 80026e4:	3344      	adds	r3, #68	@ 0x44
 80026e6:	2200      	movs	r2, #0
 80026e8:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	78fa      	ldrb	r2, [r7, #3]
 80026f0:	4611      	mov	r1, r2
 80026f2:	4618      	mov	r0, r3
 80026f4:	f002 fe1d 	bl	8005332 <USB_ReadChInterrupts>
 80026f8:	4603      	mov	r3, r0
 80026fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026fe:	2b40      	cmp	r3, #64	@ 0x40
 8002700:	d112      	bne.n	8002728 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002702:	78fa      	ldrb	r2, [r7, #3]
 8002704:	6879      	ldr	r1, [r7, #4]
 8002706:	4613      	mov	r3, r2
 8002708:	011b      	lsls	r3, r3, #4
 800270a:	1a9b      	subs	r3, r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	440b      	add	r3, r1
 8002710:	3319      	adds	r3, #25
 8002712:	2201      	movs	r2, #1
 8002714:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002716:	78fb      	ldrb	r3, [r7, #3]
 8002718:	015a      	lsls	r2, r3, #5
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	4413      	add	r3, r2
 800271e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002722:	461a      	mov	r2, r3
 8002724:	2340      	movs	r3, #64	@ 0x40
 8002726:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002728:	78fa      	ldrb	r2, [r7, #3]
 800272a:	6879      	ldr	r1, [r7, #4]
 800272c:	4613      	mov	r3, r2
 800272e:	011b      	lsls	r3, r3, #4
 8002730:	1a9b      	subs	r3, r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	440b      	add	r3, r1
 8002736:	331b      	adds	r3, #27
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d019      	beq.n	8002772 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800273e:	78fa      	ldrb	r2, [r7, #3]
 8002740:	6879      	ldr	r1, [r7, #4]
 8002742:	4613      	mov	r3, r2
 8002744:	011b      	lsls	r3, r3, #4
 8002746:	1a9b      	subs	r3, r3, r2
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	440b      	add	r3, r1
 800274c:	331b      	adds	r3, #27
 800274e:	2200      	movs	r2, #0
 8002750:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002752:	78fb      	ldrb	r3, [r7, #3]
 8002754:	015a      	lsls	r2, r3, #5
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	4413      	add	r3, r2
 800275a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	78fa      	ldrb	r2, [r7, #3]
 8002762:	0151      	lsls	r1, r2, #5
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	440a      	add	r2, r1
 8002768:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800276c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002770:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002772:	78fb      	ldrb	r3, [r7, #3]
 8002774:	015a      	lsls	r2, r3, #5
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	4413      	add	r3, r2
 800277a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800277e:	461a      	mov	r2, r3
 8002780:	2301      	movs	r3, #1
 8002782:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002784:	78fa      	ldrb	r2, [r7, #3]
 8002786:	6879      	ldr	r1, [r7, #4]
 8002788:	4613      	mov	r3, r2
 800278a:	011b      	lsls	r3, r3, #4
 800278c:	1a9b      	subs	r3, r3, r2
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	440b      	add	r3, r1
 8002792:	334d      	adds	r3, #77	@ 0x4d
 8002794:	2201      	movs	r2, #1
 8002796:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	78fa      	ldrb	r2, [r7, #3]
 800279e:	4611      	mov	r1, r2
 80027a0:	4618      	mov	r0, r3
 80027a2:	f003 fb70 	bl	8005e86 <USB_HC_Halt>
 80027a6:	e365      	b.n	8002e74 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	78fa      	ldrb	r2, [r7, #3]
 80027ae:	4611      	mov	r1, r2
 80027b0:	4618      	mov	r0, r3
 80027b2:	f002 fdbe 	bl	8005332 <USB_ReadChInterrupts>
 80027b6:	4603      	mov	r3, r0
 80027b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027bc:	2b40      	cmp	r3, #64	@ 0x40
 80027be:	d139      	bne.n	8002834 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80027c0:	78fa      	ldrb	r2, [r7, #3]
 80027c2:	6879      	ldr	r1, [r7, #4]
 80027c4:	4613      	mov	r3, r2
 80027c6:	011b      	lsls	r3, r3, #4
 80027c8:	1a9b      	subs	r3, r3, r2
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	440b      	add	r3, r1
 80027ce:	334d      	adds	r3, #77	@ 0x4d
 80027d0:	2205      	movs	r2, #5
 80027d2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80027d4:	78fa      	ldrb	r2, [r7, #3]
 80027d6:	6879      	ldr	r1, [r7, #4]
 80027d8:	4613      	mov	r3, r2
 80027da:	011b      	lsls	r3, r3, #4
 80027dc:	1a9b      	subs	r3, r3, r2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	440b      	add	r3, r1
 80027e2:	331a      	adds	r3, #26
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d109      	bne.n	80027fe <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80027ea:	78fa      	ldrb	r2, [r7, #3]
 80027ec:	6879      	ldr	r1, [r7, #4]
 80027ee:	4613      	mov	r3, r2
 80027f0:	011b      	lsls	r3, r3, #4
 80027f2:	1a9b      	subs	r3, r3, r2
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	440b      	add	r3, r1
 80027f8:	3319      	adds	r3, #25
 80027fa:	2201      	movs	r2, #1
 80027fc:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80027fe:	78fa      	ldrb	r2, [r7, #3]
 8002800:	6879      	ldr	r1, [r7, #4]
 8002802:	4613      	mov	r3, r2
 8002804:	011b      	lsls	r3, r3, #4
 8002806:	1a9b      	subs	r3, r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	440b      	add	r3, r1
 800280c:	3344      	adds	r3, #68	@ 0x44
 800280e:	2200      	movs	r2, #0
 8002810:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	78fa      	ldrb	r2, [r7, #3]
 8002818:	4611      	mov	r1, r2
 800281a:	4618      	mov	r0, r3
 800281c:	f003 fb33 	bl	8005e86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002820:	78fb      	ldrb	r3, [r7, #3]
 8002822:	015a      	lsls	r2, r3, #5
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	4413      	add	r3, r2
 8002828:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800282c:	461a      	mov	r2, r3
 800282e:	2340      	movs	r3, #64	@ 0x40
 8002830:	6093      	str	r3, [r2, #8]
 8002832:	e31f      	b.n	8002e74 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	78fa      	ldrb	r2, [r7, #3]
 800283a:	4611      	mov	r1, r2
 800283c:	4618      	mov	r0, r3
 800283e:	f002 fd78 	bl	8005332 <USB_ReadChInterrupts>
 8002842:	4603      	mov	r3, r0
 8002844:	f003 0308 	and.w	r3, r3, #8
 8002848:	2b08      	cmp	r3, #8
 800284a:	d11a      	bne.n	8002882 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800284c:	78fb      	ldrb	r3, [r7, #3]
 800284e:	015a      	lsls	r2, r3, #5
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	4413      	add	r3, r2
 8002854:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002858:	461a      	mov	r2, r3
 800285a:	2308      	movs	r3, #8
 800285c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800285e:	78fa      	ldrb	r2, [r7, #3]
 8002860:	6879      	ldr	r1, [r7, #4]
 8002862:	4613      	mov	r3, r2
 8002864:	011b      	lsls	r3, r3, #4
 8002866:	1a9b      	subs	r3, r3, r2
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	440b      	add	r3, r1
 800286c:	334d      	adds	r3, #77	@ 0x4d
 800286e:	2206      	movs	r2, #6
 8002870:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	78fa      	ldrb	r2, [r7, #3]
 8002878:	4611      	mov	r1, r2
 800287a:	4618      	mov	r0, r3
 800287c:	f003 fb03 	bl	8005e86 <USB_HC_Halt>
 8002880:	e2f8      	b.n	8002e74 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	78fa      	ldrb	r2, [r7, #3]
 8002888:	4611      	mov	r1, r2
 800288a:	4618      	mov	r0, r3
 800288c:	f002 fd51 	bl	8005332 <USB_ReadChInterrupts>
 8002890:	4603      	mov	r3, r0
 8002892:	f003 0310 	and.w	r3, r3, #16
 8002896:	2b10      	cmp	r3, #16
 8002898:	d144      	bne.n	8002924 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800289a:	78fa      	ldrb	r2, [r7, #3]
 800289c:	6879      	ldr	r1, [r7, #4]
 800289e:	4613      	mov	r3, r2
 80028a0:	011b      	lsls	r3, r3, #4
 80028a2:	1a9b      	subs	r3, r3, r2
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	440b      	add	r3, r1
 80028a8:	3344      	adds	r3, #68	@ 0x44
 80028aa:	2200      	movs	r2, #0
 80028ac:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80028ae:	78fa      	ldrb	r2, [r7, #3]
 80028b0:	6879      	ldr	r1, [r7, #4]
 80028b2:	4613      	mov	r3, r2
 80028b4:	011b      	lsls	r3, r3, #4
 80028b6:	1a9b      	subs	r3, r3, r2
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	440b      	add	r3, r1
 80028bc:	334d      	adds	r3, #77	@ 0x4d
 80028be:	2204      	movs	r2, #4
 80028c0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80028c2:	78fa      	ldrb	r2, [r7, #3]
 80028c4:	6879      	ldr	r1, [r7, #4]
 80028c6:	4613      	mov	r3, r2
 80028c8:	011b      	lsls	r3, r3, #4
 80028ca:	1a9b      	subs	r3, r3, r2
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	440b      	add	r3, r1
 80028d0:	3319      	adds	r3, #25
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d114      	bne.n	8002902 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80028d8:	78fa      	ldrb	r2, [r7, #3]
 80028da:	6879      	ldr	r1, [r7, #4]
 80028dc:	4613      	mov	r3, r2
 80028de:	011b      	lsls	r3, r3, #4
 80028e0:	1a9b      	subs	r3, r3, r2
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	440b      	add	r3, r1
 80028e6:	3318      	adds	r3, #24
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d109      	bne.n	8002902 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80028ee:	78fa      	ldrb	r2, [r7, #3]
 80028f0:	6879      	ldr	r1, [r7, #4]
 80028f2:	4613      	mov	r3, r2
 80028f4:	011b      	lsls	r3, r3, #4
 80028f6:	1a9b      	subs	r3, r3, r2
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	440b      	add	r3, r1
 80028fc:	3319      	adds	r3, #25
 80028fe:	2201      	movs	r2, #1
 8002900:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	78fa      	ldrb	r2, [r7, #3]
 8002908:	4611      	mov	r1, r2
 800290a:	4618      	mov	r0, r3
 800290c:	f003 fabb 	bl	8005e86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002910:	78fb      	ldrb	r3, [r7, #3]
 8002912:	015a      	lsls	r2, r3, #5
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	4413      	add	r3, r2
 8002918:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800291c:	461a      	mov	r2, r3
 800291e:	2310      	movs	r3, #16
 8002920:	6093      	str	r3, [r2, #8]
 8002922:	e2a7      	b.n	8002e74 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	78fa      	ldrb	r2, [r7, #3]
 800292a:	4611      	mov	r1, r2
 800292c:	4618      	mov	r0, r3
 800292e:	f002 fd00 	bl	8005332 <USB_ReadChInterrupts>
 8002932:	4603      	mov	r3, r0
 8002934:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002938:	2b80      	cmp	r3, #128	@ 0x80
 800293a:	f040 8083 	bne.w	8002a44 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	799b      	ldrb	r3, [r3, #6]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d111      	bne.n	800296a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8002946:	78fa      	ldrb	r2, [r7, #3]
 8002948:	6879      	ldr	r1, [r7, #4]
 800294a:	4613      	mov	r3, r2
 800294c:	011b      	lsls	r3, r3, #4
 800294e:	1a9b      	subs	r3, r3, r2
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	440b      	add	r3, r1
 8002954:	334d      	adds	r3, #77	@ 0x4d
 8002956:	2207      	movs	r2, #7
 8002958:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	78fa      	ldrb	r2, [r7, #3]
 8002960:	4611      	mov	r1, r2
 8002962:	4618      	mov	r0, r3
 8002964:	f003 fa8f 	bl	8005e86 <USB_HC_Halt>
 8002968:	e062      	b.n	8002a30 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800296a:	78fa      	ldrb	r2, [r7, #3]
 800296c:	6879      	ldr	r1, [r7, #4]
 800296e:	4613      	mov	r3, r2
 8002970:	011b      	lsls	r3, r3, #4
 8002972:	1a9b      	subs	r3, r3, r2
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	440b      	add	r3, r1
 8002978:	3344      	adds	r3, #68	@ 0x44
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	1c59      	adds	r1, r3, #1
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	4613      	mov	r3, r2
 8002982:	011b      	lsls	r3, r3, #4
 8002984:	1a9b      	subs	r3, r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	4403      	add	r3, r0
 800298a:	3344      	adds	r3, #68	@ 0x44
 800298c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800298e:	78fa      	ldrb	r2, [r7, #3]
 8002990:	6879      	ldr	r1, [r7, #4]
 8002992:	4613      	mov	r3, r2
 8002994:	011b      	lsls	r3, r3, #4
 8002996:	1a9b      	subs	r3, r3, r2
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	440b      	add	r3, r1
 800299c:	3344      	adds	r3, #68	@ 0x44
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d922      	bls.n	80029ea <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80029a4:	78fa      	ldrb	r2, [r7, #3]
 80029a6:	6879      	ldr	r1, [r7, #4]
 80029a8:	4613      	mov	r3, r2
 80029aa:	011b      	lsls	r3, r3, #4
 80029ac:	1a9b      	subs	r3, r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	440b      	add	r3, r1
 80029b2:	3344      	adds	r3, #68	@ 0x44
 80029b4:	2200      	movs	r2, #0
 80029b6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80029b8:	78fa      	ldrb	r2, [r7, #3]
 80029ba:	6879      	ldr	r1, [r7, #4]
 80029bc:	4613      	mov	r3, r2
 80029be:	011b      	lsls	r3, r3, #4
 80029c0:	1a9b      	subs	r3, r3, r2
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	440b      	add	r3, r1
 80029c6:	334c      	adds	r3, #76	@ 0x4c
 80029c8:	2204      	movs	r2, #4
 80029ca:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80029cc:	78fa      	ldrb	r2, [r7, #3]
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	4613      	mov	r3, r2
 80029d2:	011b      	lsls	r3, r3, #4
 80029d4:	1a9b      	subs	r3, r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	440b      	add	r3, r1
 80029da:	334c      	adds	r3, #76	@ 0x4c
 80029dc:	781a      	ldrb	r2, [r3, #0]
 80029de:	78fb      	ldrb	r3, [r7, #3]
 80029e0:	4619      	mov	r1, r3
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f009 f8e2 	bl	800bbac <HAL_HCD_HC_NotifyURBChange_Callback>
 80029e8:	e022      	b.n	8002a30 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80029ea:	78fa      	ldrb	r2, [r7, #3]
 80029ec:	6879      	ldr	r1, [r7, #4]
 80029ee:	4613      	mov	r3, r2
 80029f0:	011b      	lsls	r3, r3, #4
 80029f2:	1a9b      	subs	r3, r3, r2
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	440b      	add	r3, r1
 80029f8:	334c      	adds	r3, #76	@ 0x4c
 80029fa:	2202      	movs	r2, #2
 80029fc:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80029fe:	78fb      	ldrb	r3, [r7, #3]
 8002a00:	015a      	lsls	r2, r3, #5
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	4413      	add	r3, r2
 8002a06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002a14:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002a1c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002a1e:	78fb      	ldrb	r3, [r7, #3]
 8002a20:	015a      	lsls	r2, r3, #5
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	4413      	add	r3, r2
 8002a26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002a30:	78fb      	ldrb	r3, [r7, #3]
 8002a32:	015a      	lsls	r2, r3, #5
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	4413      	add	r3, r2
 8002a38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	2380      	movs	r3, #128	@ 0x80
 8002a40:	6093      	str	r3, [r2, #8]
 8002a42:	e217      	b.n	8002e74 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	78fa      	ldrb	r2, [r7, #3]
 8002a4a:	4611      	mov	r1, r2
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f002 fc70 	bl	8005332 <USB_ReadChInterrupts>
 8002a52:	4603      	mov	r3, r0
 8002a54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a5c:	d11b      	bne.n	8002a96 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002a5e:	78fa      	ldrb	r2, [r7, #3]
 8002a60:	6879      	ldr	r1, [r7, #4]
 8002a62:	4613      	mov	r3, r2
 8002a64:	011b      	lsls	r3, r3, #4
 8002a66:	1a9b      	subs	r3, r3, r2
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	440b      	add	r3, r1
 8002a6c:	334d      	adds	r3, #77	@ 0x4d
 8002a6e:	2209      	movs	r2, #9
 8002a70:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	78fa      	ldrb	r2, [r7, #3]
 8002a78:	4611      	mov	r1, r2
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f003 fa03 	bl	8005e86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002a80:	78fb      	ldrb	r3, [r7, #3]
 8002a82:	015a      	lsls	r2, r3, #5
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	4413      	add	r3, r2
 8002a88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a92:	6093      	str	r3, [r2, #8]
 8002a94:	e1ee      	b.n	8002e74 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	78fa      	ldrb	r2, [r7, #3]
 8002a9c:	4611      	mov	r1, r2
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f002 fc47 	bl	8005332 <USB_ReadChInterrupts>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	f003 0302 	and.w	r3, r3, #2
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	f040 81df 	bne.w	8002e6e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002ab0:	78fb      	ldrb	r3, [r7, #3]
 8002ab2:	015a      	lsls	r2, r3, #5
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002abc:	461a      	mov	r2, r3
 8002abe:	2302      	movs	r3, #2
 8002ac0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002ac2:	78fa      	ldrb	r2, [r7, #3]
 8002ac4:	6879      	ldr	r1, [r7, #4]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	011b      	lsls	r3, r3, #4
 8002aca:	1a9b      	subs	r3, r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	440b      	add	r3, r1
 8002ad0:	334d      	adds	r3, #77	@ 0x4d
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	f040 8093 	bne.w	8002c00 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002ada:	78fa      	ldrb	r2, [r7, #3]
 8002adc:	6879      	ldr	r1, [r7, #4]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	011b      	lsls	r3, r3, #4
 8002ae2:	1a9b      	subs	r3, r3, r2
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	440b      	add	r3, r1
 8002ae8:	334d      	adds	r3, #77	@ 0x4d
 8002aea:	2202      	movs	r2, #2
 8002aec:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002aee:	78fa      	ldrb	r2, [r7, #3]
 8002af0:	6879      	ldr	r1, [r7, #4]
 8002af2:	4613      	mov	r3, r2
 8002af4:	011b      	lsls	r3, r3, #4
 8002af6:	1a9b      	subs	r3, r3, r2
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	440b      	add	r3, r1
 8002afc:	334c      	adds	r3, #76	@ 0x4c
 8002afe:	2201      	movs	r2, #1
 8002b00:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002b02:	78fa      	ldrb	r2, [r7, #3]
 8002b04:	6879      	ldr	r1, [r7, #4]
 8002b06:	4613      	mov	r3, r2
 8002b08:	011b      	lsls	r3, r3, #4
 8002b0a:	1a9b      	subs	r3, r3, r2
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	440b      	add	r3, r1
 8002b10:	3326      	adds	r3, #38	@ 0x26
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d00b      	beq.n	8002b30 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8002b18:	78fa      	ldrb	r2, [r7, #3]
 8002b1a:	6879      	ldr	r1, [r7, #4]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	011b      	lsls	r3, r3, #4
 8002b20:	1a9b      	subs	r3, r3, r2
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	440b      	add	r3, r1
 8002b26:	3326      	adds	r3, #38	@ 0x26
 8002b28:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002b2a:	2b03      	cmp	r3, #3
 8002b2c:	f040 8190 	bne.w	8002e50 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	799b      	ldrb	r3, [r3, #6]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d115      	bne.n	8002b64 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8002b38:	78fa      	ldrb	r2, [r7, #3]
 8002b3a:	6879      	ldr	r1, [r7, #4]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	011b      	lsls	r3, r3, #4
 8002b40:	1a9b      	subs	r3, r3, r2
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	440b      	add	r3, r1
 8002b46:	333d      	adds	r3, #61	@ 0x3d
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	78fa      	ldrb	r2, [r7, #3]
 8002b4c:	f083 0301 	eor.w	r3, r3, #1
 8002b50:	b2d8      	uxtb	r0, r3
 8002b52:	6879      	ldr	r1, [r7, #4]
 8002b54:	4613      	mov	r3, r2
 8002b56:	011b      	lsls	r3, r3, #4
 8002b58:	1a9b      	subs	r3, r3, r2
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	440b      	add	r3, r1
 8002b5e:	333d      	adds	r3, #61	@ 0x3d
 8002b60:	4602      	mov	r2, r0
 8002b62:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	799b      	ldrb	r3, [r3, #6]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	f040 8171 	bne.w	8002e50 <HCD_HC_OUT_IRQHandler+0x954>
 8002b6e:	78fa      	ldrb	r2, [r7, #3]
 8002b70:	6879      	ldr	r1, [r7, #4]
 8002b72:	4613      	mov	r3, r2
 8002b74:	011b      	lsls	r3, r3, #4
 8002b76:	1a9b      	subs	r3, r3, r2
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	440b      	add	r3, r1
 8002b7c:	3334      	adds	r3, #52	@ 0x34
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f000 8165 	beq.w	8002e50 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8002b86:	78fa      	ldrb	r2, [r7, #3]
 8002b88:	6879      	ldr	r1, [r7, #4]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	011b      	lsls	r3, r3, #4
 8002b8e:	1a9b      	subs	r3, r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	440b      	add	r3, r1
 8002b94:	3334      	adds	r3, #52	@ 0x34
 8002b96:	6819      	ldr	r1, [r3, #0]
 8002b98:	78fa      	ldrb	r2, [r7, #3]
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	011b      	lsls	r3, r3, #4
 8002ba0:	1a9b      	subs	r3, r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	4403      	add	r3, r0
 8002ba6:	3328      	adds	r3, #40	@ 0x28
 8002ba8:	881b      	ldrh	r3, [r3, #0]
 8002baa:	440b      	add	r3, r1
 8002bac:	1e59      	subs	r1, r3, #1
 8002bae:	78fa      	ldrb	r2, [r7, #3]
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	011b      	lsls	r3, r3, #4
 8002bb6:	1a9b      	subs	r3, r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	4403      	add	r3, r0
 8002bbc:	3328      	adds	r3, #40	@ 0x28
 8002bbe:	881b      	ldrh	r3, [r3, #0]
 8002bc0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bc4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	f000 813f 	beq.w	8002e50 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8002bd2:	78fa      	ldrb	r2, [r7, #3]
 8002bd4:	6879      	ldr	r1, [r7, #4]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	011b      	lsls	r3, r3, #4
 8002bda:	1a9b      	subs	r3, r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	440b      	add	r3, r1
 8002be0:	333d      	adds	r3, #61	@ 0x3d
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	78fa      	ldrb	r2, [r7, #3]
 8002be6:	f083 0301 	eor.w	r3, r3, #1
 8002bea:	b2d8      	uxtb	r0, r3
 8002bec:	6879      	ldr	r1, [r7, #4]
 8002bee:	4613      	mov	r3, r2
 8002bf0:	011b      	lsls	r3, r3, #4
 8002bf2:	1a9b      	subs	r3, r3, r2
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	440b      	add	r3, r1
 8002bf8:	333d      	adds	r3, #61	@ 0x3d
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	701a      	strb	r2, [r3, #0]
 8002bfe:	e127      	b.n	8002e50 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002c00:	78fa      	ldrb	r2, [r7, #3]
 8002c02:	6879      	ldr	r1, [r7, #4]
 8002c04:	4613      	mov	r3, r2
 8002c06:	011b      	lsls	r3, r3, #4
 8002c08:	1a9b      	subs	r3, r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	440b      	add	r3, r1
 8002c0e:	334d      	adds	r3, #77	@ 0x4d
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	2b03      	cmp	r3, #3
 8002c14:	d120      	bne.n	8002c58 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002c16:	78fa      	ldrb	r2, [r7, #3]
 8002c18:	6879      	ldr	r1, [r7, #4]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	011b      	lsls	r3, r3, #4
 8002c1e:	1a9b      	subs	r3, r3, r2
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	440b      	add	r3, r1
 8002c24:	334d      	adds	r3, #77	@ 0x4d
 8002c26:	2202      	movs	r2, #2
 8002c28:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002c2a:	78fa      	ldrb	r2, [r7, #3]
 8002c2c:	6879      	ldr	r1, [r7, #4]
 8002c2e:	4613      	mov	r3, r2
 8002c30:	011b      	lsls	r3, r3, #4
 8002c32:	1a9b      	subs	r3, r3, r2
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	440b      	add	r3, r1
 8002c38:	331b      	adds	r3, #27
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	f040 8107 	bne.w	8002e50 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002c42:	78fa      	ldrb	r2, [r7, #3]
 8002c44:	6879      	ldr	r1, [r7, #4]
 8002c46:	4613      	mov	r3, r2
 8002c48:	011b      	lsls	r3, r3, #4
 8002c4a:	1a9b      	subs	r3, r3, r2
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	440b      	add	r3, r1
 8002c50:	334c      	adds	r3, #76	@ 0x4c
 8002c52:	2202      	movs	r2, #2
 8002c54:	701a      	strb	r2, [r3, #0]
 8002c56:	e0fb      	b.n	8002e50 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002c58:	78fa      	ldrb	r2, [r7, #3]
 8002c5a:	6879      	ldr	r1, [r7, #4]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	011b      	lsls	r3, r3, #4
 8002c60:	1a9b      	subs	r3, r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	440b      	add	r3, r1
 8002c66:	334d      	adds	r3, #77	@ 0x4d
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	2b04      	cmp	r3, #4
 8002c6c:	d13a      	bne.n	8002ce4 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002c6e:	78fa      	ldrb	r2, [r7, #3]
 8002c70:	6879      	ldr	r1, [r7, #4]
 8002c72:	4613      	mov	r3, r2
 8002c74:	011b      	lsls	r3, r3, #4
 8002c76:	1a9b      	subs	r3, r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	440b      	add	r3, r1
 8002c7c:	334d      	adds	r3, #77	@ 0x4d
 8002c7e:	2202      	movs	r2, #2
 8002c80:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002c82:	78fa      	ldrb	r2, [r7, #3]
 8002c84:	6879      	ldr	r1, [r7, #4]
 8002c86:	4613      	mov	r3, r2
 8002c88:	011b      	lsls	r3, r3, #4
 8002c8a:	1a9b      	subs	r3, r3, r2
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	440b      	add	r3, r1
 8002c90:	334c      	adds	r3, #76	@ 0x4c
 8002c92:	2202      	movs	r2, #2
 8002c94:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002c96:	78fa      	ldrb	r2, [r7, #3]
 8002c98:	6879      	ldr	r1, [r7, #4]
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	011b      	lsls	r3, r3, #4
 8002c9e:	1a9b      	subs	r3, r3, r2
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	440b      	add	r3, r1
 8002ca4:	331b      	adds	r3, #27
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	f040 80d1 	bne.w	8002e50 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8002cae:	78fa      	ldrb	r2, [r7, #3]
 8002cb0:	6879      	ldr	r1, [r7, #4]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	011b      	lsls	r3, r3, #4
 8002cb6:	1a9b      	subs	r3, r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	440b      	add	r3, r1
 8002cbc:	331b      	adds	r3, #27
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002cc2:	78fb      	ldrb	r3, [r7, #3]
 8002cc4:	015a      	lsls	r2, r3, #5
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	4413      	add	r3, r2
 8002cca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	78fa      	ldrb	r2, [r7, #3]
 8002cd2:	0151      	lsls	r1, r2, #5
 8002cd4:	693a      	ldr	r2, [r7, #16]
 8002cd6:	440a      	add	r2, r1
 8002cd8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002cdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ce0:	6053      	str	r3, [r2, #4]
 8002ce2:	e0b5      	b.n	8002e50 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002ce4:	78fa      	ldrb	r2, [r7, #3]
 8002ce6:	6879      	ldr	r1, [r7, #4]
 8002ce8:	4613      	mov	r3, r2
 8002cea:	011b      	lsls	r3, r3, #4
 8002cec:	1a9b      	subs	r3, r3, r2
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	440b      	add	r3, r1
 8002cf2:	334d      	adds	r3, #77	@ 0x4d
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	2b05      	cmp	r3, #5
 8002cf8:	d114      	bne.n	8002d24 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002cfa:	78fa      	ldrb	r2, [r7, #3]
 8002cfc:	6879      	ldr	r1, [r7, #4]
 8002cfe:	4613      	mov	r3, r2
 8002d00:	011b      	lsls	r3, r3, #4
 8002d02:	1a9b      	subs	r3, r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	440b      	add	r3, r1
 8002d08:	334d      	adds	r3, #77	@ 0x4d
 8002d0a:	2202      	movs	r2, #2
 8002d0c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8002d0e:	78fa      	ldrb	r2, [r7, #3]
 8002d10:	6879      	ldr	r1, [r7, #4]
 8002d12:	4613      	mov	r3, r2
 8002d14:	011b      	lsls	r3, r3, #4
 8002d16:	1a9b      	subs	r3, r3, r2
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	440b      	add	r3, r1
 8002d1c:	334c      	adds	r3, #76	@ 0x4c
 8002d1e:	2202      	movs	r2, #2
 8002d20:	701a      	strb	r2, [r3, #0]
 8002d22:	e095      	b.n	8002e50 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002d24:	78fa      	ldrb	r2, [r7, #3]
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	4613      	mov	r3, r2
 8002d2a:	011b      	lsls	r3, r3, #4
 8002d2c:	1a9b      	subs	r3, r3, r2
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	440b      	add	r3, r1
 8002d32:	334d      	adds	r3, #77	@ 0x4d
 8002d34:	781b      	ldrb	r3, [r3, #0]
 8002d36:	2b06      	cmp	r3, #6
 8002d38:	d114      	bne.n	8002d64 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002d3a:	78fa      	ldrb	r2, [r7, #3]
 8002d3c:	6879      	ldr	r1, [r7, #4]
 8002d3e:	4613      	mov	r3, r2
 8002d40:	011b      	lsls	r3, r3, #4
 8002d42:	1a9b      	subs	r3, r3, r2
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	440b      	add	r3, r1
 8002d48:	334d      	adds	r3, #77	@ 0x4d
 8002d4a:	2202      	movs	r2, #2
 8002d4c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8002d4e:	78fa      	ldrb	r2, [r7, #3]
 8002d50:	6879      	ldr	r1, [r7, #4]
 8002d52:	4613      	mov	r3, r2
 8002d54:	011b      	lsls	r3, r3, #4
 8002d56:	1a9b      	subs	r3, r3, r2
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	440b      	add	r3, r1
 8002d5c:	334c      	adds	r3, #76	@ 0x4c
 8002d5e:	2205      	movs	r2, #5
 8002d60:	701a      	strb	r2, [r3, #0]
 8002d62:	e075      	b.n	8002e50 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002d64:	78fa      	ldrb	r2, [r7, #3]
 8002d66:	6879      	ldr	r1, [r7, #4]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	011b      	lsls	r3, r3, #4
 8002d6c:	1a9b      	subs	r3, r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	440b      	add	r3, r1
 8002d72:	334d      	adds	r3, #77	@ 0x4d
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	2b07      	cmp	r3, #7
 8002d78:	d00a      	beq.n	8002d90 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002d7a:	78fa      	ldrb	r2, [r7, #3]
 8002d7c:	6879      	ldr	r1, [r7, #4]
 8002d7e:	4613      	mov	r3, r2
 8002d80:	011b      	lsls	r3, r3, #4
 8002d82:	1a9b      	subs	r3, r3, r2
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	440b      	add	r3, r1
 8002d88:	334d      	adds	r3, #77	@ 0x4d
 8002d8a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002d8c:	2b09      	cmp	r3, #9
 8002d8e:	d170      	bne.n	8002e72 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002d90:	78fa      	ldrb	r2, [r7, #3]
 8002d92:	6879      	ldr	r1, [r7, #4]
 8002d94:	4613      	mov	r3, r2
 8002d96:	011b      	lsls	r3, r3, #4
 8002d98:	1a9b      	subs	r3, r3, r2
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	440b      	add	r3, r1
 8002d9e:	334d      	adds	r3, #77	@ 0x4d
 8002da0:	2202      	movs	r2, #2
 8002da2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002da4:	78fa      	ldrb	r2, [r7, #3]
 8002da6:	6879      	ldr	r1, [r7, #4]
 8002da8:	4613      	mov	r3, r2
 8002daa:	011b      	lsls	r3, r3, #4
 8002dac:	1a9b      	subs	r3, r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	440b      	add	r3, r1
 8002db2:	3344      	adds	r3, #68	@ 0x44
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	1c59      	adds	r1, r3, #1
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	011b      	lsls	r3, r3, #4
 8002dbe:	1a9b      	subs	r3, r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	4403      	add	r3, r0
 8002dc4:	3344      	adds	r3, #68	@ 0x44
 8002dc6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002dc8:	78fa      	ldrb	r2, [r7, #3]
 8002dca:	6879      	ldr	r1, [r7, #4]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	011b      	lsls	r3, r3, #4
 8002dd0:	1a9b      	subs	r3, r3, r2
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	440b      	add	r3, r1
 8002dd6:	3344      	adds	r3, #68	@ 0x44
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d914      	bls.n	8002e08 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002dde:	78fa      	ldrb	r2, [r7, #3]
 8002de0:	6879      	ldr	r1, [r7, #4]
 8002de2:	4613      	mov	r3, r2
 8002de4:	011b      	lsls	r3, r3, #4
 8002de6:	1a9b      	subs	r3, r3, r2
 8002de8:	009b      	lsls	r3, r3, #2
 8002dea:	440b      	add	r3, r1
 8002dec:	3344      	adds	r3, #68	@ 0x44
 8002dee:	2200      	movs	r2, #0
 8002df0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002df2:	78fa      	ldrb	r2, [r7, #3]
 8002df4:	6879      	ldr	r1, [r7, #4]
 8002df6:	4613      	mov	r3, r2
 8002df8:	011b      	lsls	r3, r3, #4
 8002dfa:	1a9b      	subs	r3, r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	440b      	add	r3, r1
 8002e00:	334c      	adds	r3, #76	@ 0x4c
 8002e02:	2204      	movs	r2, #4
 8002e04:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002e06:	e022      	b.n	8002e4e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002e08:	78fa      	ldrb	r2, [r7, #3]
 8002e0a:	6879      	ldr	r1, [r7, #4]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	011b      	lsls	r3, r3, #4
 8002e10:	1a9b      	subs	r3, r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	440b      	add	r3, r1
 8002e16:	334c      	adds	r3, #76	@ 0x4c
 8002e18:	2202      	movs	r2, #2
 8002e1a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002e1c:	78fb      	ldrb	r3, [r7, #3]
 8002e1e:	015a      	lsls	r2, r3, #5
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	4413      	add	r3, r2
 8002e24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002e32:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002e3a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002e3c:	78fb      	ldrb	r3, [r7, #3]
 8002e3e:	015a      	lsls	r2, r3, #5
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	4413      	add	r3, r2
 8002e44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e48:	461a      	mov	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002e4e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002e50:	78fa      	ldrb	r2, [r7, #3]
 8002e52:	6879      	ldr	r1, [r7, #4]
 8002e54:	4613      	mov	r3, r2
 8002e56:	011b      	lsls	r3, r3, #4
 8002e58:	1a9b      	subs	r3, r3, r2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	440b      	add	r3, r1
 8002e5e:	334c      	adds	r3, #76	@ 0x4c
 8002e60:	781a      	ldrb	r2, [r3, #0]
 8002e62:	78fb      	ldrb	r3, [r7, #3]
 8002e64:	4619      	mov	r1, r3
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f008 fea0 	bl	800bbac <HAL_HCD_HC_NotifyURBChange_Callback>
 8002e6c:	e002      	b.n	8002e74 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8002e6e:	bf00      	nop
 8002e70:	e000      	b.n	8002e74 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8002e72:	bf00      	nop
  }
}
 8002e74:	3718      	adds	r7, #24
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b08a      	sub	sp, #40	@ 0x28
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6a1b      	ldr	r3, [r3, #32]
 8002e92:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	f003 030f 	and.w	r3, r3, #15
 8002e9a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	0c5b      	lsrs	r3, r3, #17
 8002ea0:	f003 030f 	and.w	r3, r3, #15
 8002ea4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	091b      	lsrs	r3, r3, #4
 8002eaa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002eae:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d004      	beq.n	8002ec0 <HCD_RXQLVL_IRQHandler+0x46>
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	2b05      	cmp	r3, #5
 8002eba:	f000 80b6 	beq.w	800302a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002ebe:	e0b7      	b.n	8003030 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	f000 80b3 	beq.w	800302e <HCD_RXQLVL_IRQHandler+0x1b4>
 8002ec8:	6879      	ldr	r1, [r7, #4]
 8002eca:	69ba      	ldr	r2, [r7, #24]
 8002ecc:	4613      	mov	r3, r2
 8002ece:	011b      	lsls	r3, r3, #4
 8002ed0:	1a9b      	subs	r3, r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	440b      	add	r3, r1
 8002ed6:	332c      	adds	r3, #44	@ 0x2c
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	f000 80a7 	beq.w	800302e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8002ee0:	6879      	ldr	r1, [r7, #4]
 8002ee2:	69ba      	ldr	r2, [r7, #24]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	011b      	lsls	r3, r3, #4
 8002ee8:	1a9b      	subs	r3, r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	3338      	adds	r3, #56	@ 0x38
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	18d1      	adds	r1, r2, r3
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	69ba      	ldr	r2, [r7, #24]
 8002efa:	4613      	mov	r3, r2
 8002efc:	011b      	lsls	r3, r3, #4
 8002efe:	1a9b      	subs	r3, r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	4403      	add	r3, r0
 8002f04:	3334      	adds	r3, #52	@ 0x34
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4299      	cmp	r1, r3
 8002f0a:	f200 8083 	bhi.w	8003014 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6818      	ldr	r0, [r3, #0]
 8002f12:	6879      	ldr	r1, [r7, #4]
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	4613      	mov	r3, r2
 8002f18:	011b      	lsls	r3, r3, #4
 8002f1a:	1a9b      	subs	r3, r3, r2
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	440b      	add	r3, r1
 8002f20:	332c      	adds	r3, #44	@ 0x2c
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	693a      	ldr	r2, [r7, #16]
 8002f26:	b292      	uxth	r2, r2
 8002f28:	4619      	mov	r1, r3
 8002f2a:	f002 f997 	bl	800525c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8002f2e:	6879      	ldr	r1, [r7, #4]
 8002f30:	69ba      	ldr	r2, [r7, #24]
 8002f32:	4613      	mov	r3, r2
 8002f34:	011b      	lsls	r3, r3, #4
 8002f36:	1a9b      	subs	r3, r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	440b      	add	r3, r1
 8002f3c:	332c      	adds	r3, #44	@ 0x2c
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	18d1      	adds	r1, r2, r3
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	011b      	lsls	r3, r3, #4
 8002f4c:	1a9b      	subs	r3, r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	4403      	add	r3, r0
 8002f52:	332c      	adds	r3, #44	@ 0x2c
 8002f54:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8002f56:	6879      	ldr	r1, [r7, #4]
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	011b      	lsls	r3, r3, #4
 8002f5e:	1a9b      	subs	r3, r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	440b      	add	r3, r1
 8002f64:	3338      	adds	r3, #56	@ 0x38
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	18d1      	adds	r1, r2, r3
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	69ba      	ldr	r2, [r7, #24]
 8002f70:	4613      	mov	r3, r2
 8002f72:	011b      	lsls	r3, r3, #4
 8002f74:	1a9b      	subs	r3, r3, r2
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	4403      	add	r3, r0
 8002f7a:	3338      	adds	r3, #56	@ 0x38
 8002f7c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	015a      	lsls	r2, r3, #5
 8002f82:	6a3b      	ldr	r3, [r7, #32]
 8002f84:	4413      	add	r3, r2
 8002f86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f8a:	691b      	ldr	r3, [r3, #16]
 8002f8c:	0cdb      	lsrs	r3, r3, #19
 8002f8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f92:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002f94:	6879      	ldr	r1, [r7, #4]
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	4613      	mov	r3, r2
 8002f9a:	011b      	lsls	r3, r3, #4
 8002f9c:	1a9b      	subs	r3, r3, r2
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	440b      	add	r3, r1
 8002fa2:	3328      	adds	r3, #40	@ 0x28
 8002fa4:	881b      	ldrh	r3, [r3, #0]
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d13f      	bne.n	800302e <HCD_RXQLVL_IRQHandler+0x1b4>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d03c      	beq.n	800302e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	015a      	lsls	r2, r3, #5
 8002fb8:	6a3b      	ldr	r3, [r7, #32]
 8002fba:	4413      	add	r3, r2
 8002fbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002fca:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002fd2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	015a      	lsls	r2, r3, #5
 8002fd8:	6a3b      	ldr	r3, [r7, #32]
 8002fda:	4413      	add	r3, r2
 8002fdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fe0:	461a      	mov	r2, r3
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8002fe6:	6879      	ldr	r1, [r7, #4]
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	4613      	mov	r3, r2
 8002fec:	011b      	lsls	r3, r3, #4
 8002fee:	1a9b      	subs	r3, r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	440b      	add	r3, r1
 8002ff4:	333c      	adds	r3, #60	@ 0x3c
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	f083 0301 	eor.w	r3, r3, #1
 8002ffc:	b2d8      	uxtb	r0, r3
 8002ffe:	6879      	ldr	r1, [r7, #4]
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	4613      	mov	r3, r2
 8003004:	011b      	lsls	r3, r3, #4
 8003006:	1a9b      	subs	r3, r3, r2
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	440b      	add	r3, r1
 800300c:	333c      	adds	r3, #60	@ 0x3c
 800300e:	4602      	mov	r2, r0
 8003010:	701a      	strb	r2, [r3, #0]
      break;
 8003012:	e00c      	b.n	800302e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003014:	6879      	ldr	r1, [r7, #4]
 8003016:	69ba      	ldr	r2, [r7, #24]
 8003018:	4613      	mov	r3, r2
 800301a:	011b      	lsls	r3, r3, #4
 800301c:	1a9b      	subs	r3, r3, r2
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	440b      	add	r3, r1
 8003022:	334c      	adds	r3, #76	@ 0x4c
 8003024:	2204      	movs	r2, #4
 8003026:	701a      	strb	r2, [r3, #0]
      break;
 8003028:	e001      	b.n	800302e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800302a:	bf00      	nop
 800302c:	e000      	b.n	8003030 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800302e:	bf00      	nop
  }
}
 8003030:	bf00      	nop
 8003032:	3728      	adds	r7, #40	@ 0x28
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}

08003038 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003064:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f003 0302 	and.w	r3, r3, #2
 800306c:	2b02      	cmp	r3, #2
 800306e:	d10b      	bne.n	8003088 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f003 0301 	and.w	r3, r3, #1
 8003076:	2b01      	cmp	r3, #1
 8003078:	d102      	bne.n	8003080 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f008 fd7a 	bl	800bb74 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	f043 0302 	orr.w	r3, r3, #2
 8003086:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f003 0308 	and.w	r3, r3, #8
 800308e:	2b08      	cmp	r3, #8
 8003090:	d132      	bne.n	80030f8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	f043 0308 	orr.w	r3, r3, #8
 8003098:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f003 0304 	and.w	r3, r3, #4
 80030a0:	2b04      	cmp	r3, #4
 80030a2:	d126      	bne.n	80030f2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	7a5b      	ldrb	r3, [r3, #9]
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d113      	bne.n	80030d4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80030b2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80030b6:	d106      	bne.n	80030c6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	2102      	movs	r1, #2
 80030be:	4618      	mov	r0, r3
 80030c0:	f002 fa62 	bl	8005588 <USB_InitFSLSPClkSel>
 80030c4:	e011      	b.n	80030ea <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2101      	movs	r1, #1
 80030cc:	4618      	mov	r0, r3
 80030ce:	f002 fa5b 	bl	8005588 <USB_InitFSLSPClkSel>
 80030d2:	e00a      	b.n	80030ea <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	79db      	ldrb	r3, [r3, #7]
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d106      	bne.n	80030ea <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80030e2:	461a      	mov	r2, r3
 80030e4:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80030e8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f008 fd6c 	bl	800bbc8 <HAL_HCD_PortEnabled_Callback>
 80030f0:	e002      	b.n	80030f8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f008 fd76 	bl	800bbe4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f003 0320 	and.w	r3, r3, #32
 80030fe:	2b20      	cmp	r3, #32
 8003100:	d103      	bne.n	800310a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	f043 0320 	orr.w	r3, r3, #32
 8003108:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003110:	461a      	mov	r2, r3
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	6013      	str	r3, [r2, #0]
}
 8003116:	bf00      	nop
 8003118:	3718      	adds	r7, #24
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
	...

08003120 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d101      	bne.n	8003132 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e267      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	2b00      	cmp	r3, #0
 800313c:	d075      	beq.n	800322a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800313e:	4b88      	ldr	r3, [pc, #544]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	f003 030c 	and.w	r3, r3, #12
 8003146:	2b04      	cmp	r3, #4
 8003148:	d00c      	beq.n	8003164 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800314a:	4b85      	ldr	r3, [pc, #532]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003152:	2b08      	cmp	r3, #8
 8003154:	d112      	bne.n	800317c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003156:	4b82      	ldr	r3, [pc, #520]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800315e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003162:	d10b      	bne.n	800317c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003164:	4b7e      	ldr	r3, [pc, #504]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d05b      	beq.n	8003228 <HAL_RCC_OscConfig+0x108>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d157      	bne.n	8003228 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e242      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003184:	d106      	bne.n	8003194 <HAL_RCC_OscConfig+0x74>
 8003186:	4b76      	ldr	r3, [pc, #472]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a75      	ldr	r2, [pc, #468]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 800318c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003190:	6013      	str	r3, [r2, #0]
 8003192:	e01d      	b.n	80031d0 <HAL_RCC_OscConfig+0xb0>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800319c:	d10c      	bne.n	80031b8 <HAL_RCC_OscConfig+0x98>
 800319e:	4b70      	ldr	r3, [pc, #448]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a6f      	ldr	r2, [pc, #444]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 80031a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031a8:	6013      	str	r3, [r2, #0]
 80031aa:	4b6d      	ldr	r3, [pc, #436]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a6c      	ldr	r2, [pc, #432]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 80031b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031b4:	6013      	str	r3, [r2, #0]
 80031b6:	e00b      	b.n	80031d0 <HAL_RCC_OscConfig+0xb0>
 80031b8:	4b69      	ldr	r3, [pc, #420]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a68      	ldr	r2, [pc, #416]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 80031be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031c2:	6013      	str	r3, [r2, #0]
 80031c4:	4b66      	ldr	r3, [pc, #408]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a65      	ldr	r2, [pc, #404]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 80031ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d013      	beq.n	8003200 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031d8:	f7fd fb38 	bl	800084c <HAL_GetTick>
 80031dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031de:	e008      	b.n	80031f2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031e0:	f7fd fb34 	bl	800084c <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	2b64      	cmp	r3, #100	@ 0x64
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e207      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031f2:	4b5b      	ldr	r3, [pc, #364]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d0f0      	beq.n	80031e0 <HAL_RCC_OscConfig+0xc0>
 80031fe:	e014      	b.n	800322a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003200:	f7fd fb24 	bl	800084c <HAL_GetTick>
 8003204:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003206:	e008      	b.n	800321a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003208:	f7fd fb20 	bl	800084c <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	2b64      	cmp	r3, #100	@ 0x64
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e1f3      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800321a:	4b51      	ldr	r3, [pc, #324]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1f0      	bne.n	8003208 <HAL_RCC_OscConfig+0xe8>
 8003226:	e000      	b.n	800322a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003228:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b00      	cmp	r3, #0
 8003234:	d063      	beq.n	80032fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003236:	4b4a      	ldr	r3, [pc, #296]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	f003 030c 	and.w	r3, r3, #12
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00b      	beq.n	800325a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003242:	4b47      	ldr	r3, [pc, #284]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800324a:	2b08      	cmp	r3, #8
 800324c:	d11c      	bne.n	8003288 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800324e:	4b44      	ldr	r3, [pc, #272]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d116      	bne.n	8003288 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800325a:	4b41      	ldr	r3, [pc, #260]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 0302 	and.w	r3, r3, #2
 8003262:	2b00      	cmp	r3, #0
 8003264:	d005      	beq.n	8003272 <HAL_RCC_OscConfig+0x152>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	2b01      	cmp	r3, #1
 800326c:	d001      	beq.n	8003272 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e1c7      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003272:	4b3b      	ldr	r3, [pc, #236]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	00db      	lsls	r3, r3, #3
 8003280:	4937      	ldr	r1, [pc, #220]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 8003282:	4313      	orrs	r3, r2
 8003284:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003286:	e03a      	b.n	80032fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d020      	beq.n	80032d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003290:	4b34      	ldr	r3, [pc, #208]	@ (8003364 <HAL_RCC_OscConfig+0x244>)
 8003292:	2201      	movs	r2, #1
 8003294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003296:	f7fd fad9 	bl	800084c <HAL_GetTick>
 800329a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800329c:	e008      	b.n	80032b0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800329e:	f7fd fad5 	bl	800084c <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d901      	bls.n	80032b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80032ac:	2303      	movs	r3, #3
 80032ae:	e1a8      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032b0:	4b2b      	ldr	r3, [pc, #172]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d0f0      	beq.n	800329e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032bc:	4b28      	ldr	r3, [pc, #160]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	691b      	ldr	r3, [r3, #16]
 80032c8:	00db      	lsls	r3, r3, #3
 80032ca:	4925      	ldr	r1, [pc, #148]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 80032cc:	4313      	orrs	r3, r2
 80032ce:	600b      	str	r3, [r1, #0]
 80032d0:	e015      	b.n	80032fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032d2:	4b24      	ldr	r3, [pc, #144]	@ (8003364 <HAL_RCC_OscConfig+0x244>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d8:	f7fd fab8 	bl	800084c <HAL_GetTick>
 80032dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032de:	e008      	b.n	80032f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032e0:	f7fd fab4 	bl	800084c <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e187      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d1f0      	bne.n	80032e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0308 	and.w	r3, r3, #8
 8003306:	2b00      	cmp	r3, #0
 8003308:	d036      	beq.n	8003378 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	695b      	ldr	r3, [r3, #20]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d016      	beq.n	8003340 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003312:	4b15      	ldr	r3, [pc, #84]	@ (8003368 <HAL_RCC_OscConfig+0x248>)
 8003314:	2201      	movs	r2, #1
 8003316:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003318:	f7fd fa98 	bl	800084c <HAL_GetTick>
 800331c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800331e:	e008      	b.n	8003332 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003320:	f7fd fa94 	bl	800084c <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d901      	bls.n	8003332 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e167      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003332:	4b0b      	ldr	r3, [pc, #44]	@ (8003360 <HAL_RCC_OscConfig+0x240>)
 8003334:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d0f0      	beq.n	8003320 <HAL_RCC_OscConfig+0x200>
 800333e:	e01b      	b.n	8003378 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003340:	4b09      	ldr	r3, [pc, #36]	@ (8003368 <HAL_RCC_OscConfig+0x248>)
 8003342:	2200      	movs	r2, #0
 8003344:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003346:	f7fd fa81 	bl	800084c <HAL_GetTick>
 800334a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800334c:	e00e      	b.n	800336c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800334e:	f7fd fa7d 	bl	800084c <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d907      	bls.n	800336c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e150      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
 8003360:	40023800 	.word	0x40023800
 8003364:	42470000 	.word	0x42470000
 8003368:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800336c:	4b88      	ldr	r3, [pc, #544]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 800336e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003370:	f003 0302 	and.w	r3, r3, #2
 8003374:	2b00      	cmp	r3, #0
 8003376:	d1ea      	bne.n	800334e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0304 	and.w	r3, r3, #4
 8003380:	2b00      	cmp	r3, #0
 8003382:	f000 8097 	beq.w	80034b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003386:	2300      	movs	r3, #0
 8003388:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800338a:	4b81      	ldr	r3, [pc, #516]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 800338c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d10f      	bne.n	80033b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003396:	2300      	movs	r3, #0
 8003398:	60bb      	str	r3, [r7, #8]
 800339a:	4b7d      	ldr	r3, [pc, #500]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 800339c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339e:	4a7c      	ldr	r2, [pc, #496]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 80033a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80033a6:	4b7a      	ldr	r3, [pc, #488]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 80033a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ae:	60bb      	str	r3, [r7, #8]
 80033b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033b2:	2301      	movs	r3, #1
 80033b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033b6:	4b77      	ldr	r3, [pc, #476]	@ (8003594 <HAL_RCC_OscConfig+0x474>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d118      	bne.n	80033f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033c2:	4b74      	ldr	r3, [pc, #464]	@ (8003594 <HAL_RCC_OscConfig+0x474>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a73      	ldr	r2, [pc, #460]	@ (8003594 <HAL_RCC_OscConfig+0x474>)
 80033c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033ce:	f7fd fa3d 	bl	800084c <HAL_GetTick>
 80033d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033d4:	e008      	b.n	80033e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033d6:	f7fd fa39 	bl	800084c <HAL_GetTick>
 80033da:	4602      	mov	r2, r0
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d901      	bls.n	80033e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e10c      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033e8:	4b6a      	ldr	r3, [pc, #424]	@ (8003594 <HAL_RCC_OscConfig+0x474>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d0f0      	beq.n	80033d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d106      	bne.n	800340a <HAL_RCC_OscConfig+0x2ea>
 80033fc:	4b64      	ldr	r3, [pc, #400]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 80033fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003400:	4a63      	ldr	r2, [pc, #396]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 8003402:	f043 0301 	orr.w	r3, r3, #1
 8003406:	6713      	str	r3, [r2, #112]	@ 0x70
 8003408:	e01c      	b.n	8003444 <HAL_RCC_OscConfig+0x324>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	2b05      	cmp	r3, #5
 8003410:	d10c      	bne.n	800342c <HAL_RCC_OscConfig+0x30c>
 8003412:	4b5f      	ldr	r3, [pc, #380]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 8003414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003416:	4a5e      	ldr	r2, [pc, #376]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 8003418:	f043 0304 	orr.w	r3, r3, #4
 800341c:	6713      	str	r3, [r2, #112]	@ 0x70
 800341e:	4b5c      	ldr	r3, [pc, #368]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 8003420:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003422:	4a5b      	ldr	r2, [pc, #364]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 8003424:	f043 0301 	orr.w	r3, r3, #1
 8003428:	6713      	str	r3, [r2, #112]	@ 0x70
 800342a:	e00b      	b.n	8003444 <HAL_RCC_OscConfig+0x324>
 800342c:	4b58      	ldr	r3, [pc, #352]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 800342e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003430:	4a57      	ldr	r2, [pc, #348]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 8003432:	f023 0301 	bic.w	r3, r3, #1
 8003436:	6713      	str	r3, [r2, #112]	@ 0x70
 8003438:	4b55      	ldr	r3, [pc, #340]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 800343a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800343c:	4a54      	ldr	r2, [pc, #336]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 800343e:	f023 0304 	bic.w	r3, r3, #4
 8003442:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d015      	beq.n	8003478 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800344c:	f7fd f9fe 	bl	800084c <HAL_GetTick>
 8003450:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003452:	e00a      	b.n	800346a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003454:	f7fd f9fa 	bl	800084c <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003462:	4293      	cmp	r3, r2
 8003464:	d901      	bls.n	800346a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e0cb      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800346a:	4b49      	ldr	r3, [pc, #292]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 800346c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	2b00      	cmp	r3, #0
 8003474:	d0ee      	beq.n	8003454 <HAL_RCC_OscConfig+0x334>
 8003476:	e014      	b.n	80034a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003478:	f7fd f9e8 	bl	800084c <HAL_GetTick>
 800347c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800347e:	e00a      	b.n	8003496 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003480:	f7fd f9e4 	bl	800084c <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800348e:	4293      	cmp	r3, r2
 8003490:	d901      	bls.n	8003496 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e0b5      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003496:	4b3e      	ldr	r3, [pc, #248]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 8003498:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800349a:	f003 0302 	and.w	r3, r3, #2
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1ee      	bne.n	8003480 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034a2:	7dfb      	ldrb	r3, [r7, #23]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d105      	bne.n	80034b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034a8:	4b39      	ldr	r3, [pc, #228]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 80034aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ac:	4a38      	ldr	r2, [pc, #224]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 80034ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034b2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	699b      	ldr	r3, [r3, #24]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f000 80a1 	beq.w	8003600 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034be:	4b34      	ldr	r3, [pc, #208]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f003 030c 	and.w	r3, r3, #12
 80034c6:	2b08      	cmp	r3, #8
 80034c8:	d05c      	beq.n	8003584 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d141      	bne.n	8003556 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034d2:	4b31      	ldr	r3, [pc, #196]	@ (8003598 <HAL_RCC_OscConfig+0x478>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d8:	f7fd f9b8 	bl	800084c <HAL_GetTick>
 80034dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034de:	e008      	b.n	80034f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034e0:	f7fd f9b4 	bl	800084c <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d901      	bls.n	80034f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e087      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034f2:	4b27      	ldr	r3, [pc, #156]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1f0      	bne.n	80034e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	69da      	ldr	r2, [r3, #28]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a1b      	ldr	r3, [r3, #32]
 8003506:	431a      	orrs	r2, r3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350c:	019b      	lsls	r3, r3, #6
 800350e:	431a      	orrs	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003514:	085b      	lsrs	r3, r3, #1
 8003516:	3b01      	subs	r3, #1
 8003518:	041b      	lsls	r3, r3, #16
 800351a:	431a      	orrs	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003520:	061b      	lsls	r3, r3, #24
 8003522:	491b      	ldr	r1, [pc, #108]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 8003524:	4313      	orrs	r3, r2
 8003526:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003528:	4b1b      	ldr	r3, [pc, #108]	@ (8003598 <HAL_RCC_OscConfig+0x478>)
 800352a:	2201      	movs	r2, #1
 800352c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800352e:	f7fd f98d 	bl	800084c <HAL_GetTick>
 8003532:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003534:	e008      	b.n	8003548 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003536:	f7fd f989 	bl	800084c <HAL_GetTick>
 800353a:	4602      	mov	r2, r0
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	2b02      	cmp	r3, #2
 8003542:	d901      	bls.n	8003548 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e05c      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003548:	4b11      	ldr	r3, [pc, #68]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d0f0      	beq.n	8003536 <HAL_RCC_OscConfig+0x416>
 8003554:	e054      	b.n	8003600 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003556:	4b10      	ldr	r3, [pc, #64]	@ (8003598 <HAL_RCC_OscConfig+0x478>)
 8003558:	2200      	movs	r2, #0
 800355a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355c:	f7fd f976 	bl	800084c <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003562:	e008      	b.n	8003576 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003564:	f7fd f972 	bl	800084c <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b02      	cmp	r3, #2
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e045      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003576:	4b06      	ldr	r3, [pc, #24]	@ (8003590 <HAL_RCC_OscConfig+0x470>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1f0      	bne.n	8003564 <HAL_RCC_OscConfig+0x444>
 8003582:	e03d      	b.n	8003600 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	699b      	ldr	r3, [r3, #24]
 8003588:	2b01      	cmp	r3, #1
 800358a:	d107      	bne.n	800359c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e038      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
 8003590:	40023800 	.word	0x40023800
 8003594:	40007000 	.word	0x40007000
 8003598:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800359c:	4b1b      	ldr	r3, [pc, #108]	@ (800360c <HAL_RCC_OscConfig+0x4ec>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	699b      	ldr	r3, [r3, #24]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d028      	beq.n	80035fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d121      	bne.n	80035fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d11a      	bne.n	80035fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80035cc:	4013      	ands	r3, r2
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80035d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d111      	bne.n	80035fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035e2:	085b      	lsrs	r3, r3, #1
 80035e4:	3b01      	subs	r3, #1
 80035e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d107      	bne.n	80035fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d001      	beq.n	8003600 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e000      	b.n	8003602 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3718      	adds	r7, #24
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	40023800 	.word	0x40023800

08003610 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d101      	bne.n	8003624 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e0cc      	b.n	80037be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003624:	4b68      	ldr	r3, [pc, #416]	@ (80037c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0307 	and.w	r3, r3, #7
 800362c:	683a      	ldr	r2, [r7, #0]
 800362e:	429a      	cmp	r2, r3
 8003630:	d90c      	bls.n	800364c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003632:	4b65      	ldr	r3, [pc, #404]	@ (80037c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003634:	683a      	ldr	r2, [r7, #0]
 8003636:	b2d2      	uxtb	r2, r2
 8003638:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800363a:	4b63      	ldr	r3, [pc, #396]	@ (80037c8 <HAL_RCC_ClockConfig+0x1b8>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0307 	and.w	r3, r3, #7
 8003642:	683a      	ldr	r2, [r7, #0]
 8003644:	429a      	cmp	r2, r3
 8003646:	d001      	beq.n	800364c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e0b8      	b.n	80037be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 0302 	and.w	r3, r3, #2
 8003654:	2b00      	cmp	r3, #0
 8003656:	d020      	beq.n	800369a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0304 	and.w	r3, r3, #4
 8003660:	2b00      	cmp	r3, #0
 8003662:	d005      	beq.n	8003670 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003664:	4b59      	ldr	r3, [pc, #356]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	4a58      	ldr	r2, [pc, #352]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 800366a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800366e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0308 	and.w	r3, r3, #8
 8003678:	2b00      	cmp	r3, #0
 800367a:	d005      	beq.n	8003688 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800367c:	4b53      	ldr	r3, [pc, #332]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	4a52      	ldr	r2, [pc, #328]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 8003682:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003686:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003688:	4b50      	ldr	r3, [pc, #320]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	494d      	ldr	r1, [pc, #308]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 8003696:	4313      	orrs	r3, r2
 8003698:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0301 	and.w	r3, r3, #1
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d044      	beq.n	8003730 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d107      	bne.n	80036be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ae:	4b47      	ldr	r3, [pc, #284]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d119      	bne.n	80036ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e07f      	b.n	80037be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	2b02      	cmp	r3, #2
 80036c4:	d003      	beq.n	80036ce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036ca:	2b03      	cmp	r3, #3
 80036cc:	d107      	bne.n	80036de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036ce:	4b3f      	ldr	r3, [pc, #252]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d109      	bne.n	80036ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e06f      	b.n	80037be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036de:	4b3b      	ldr	r3, [pc, #236]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0302 	and.w	r3, r3, #2
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e067      	b.n	80037be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036ee:	4b37      	ldr	r3, [pc, #220]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f023 0203 	bic.w	r2, r3, #3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	4934      	ldr	r1, [pc, #208]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003700:	f7fd f8a4 	bl	800084c <HAL_GetTick>
 8003704:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003706:	e00a      	b.n	800371e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003708:	f7fd f8a0 	bl	800084c <HAL_GetTick>
 800370c:	4602      	mov	r2, r0
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003716:	4293      	cmp	r3, r2
 8003718:	d901      	bls.n	800371e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e04f      	b.n	80037be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800371e:	4b2b      	ldr	r3, [pc, #172]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f003 020c 	and.w	r2, r3, #12
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	429a      	cmp	r2, r3
 800372e:	d1eb      	bne.n	8003708 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003730:	4b25      	ldr	r3, [pc, #148]	@ (80037c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0307 	and.w	r3, r3, #7
 8003738:	683a      	ldr	r2, [r7, #0]
 800373a:	429a      	cmp	r2, r3
 800373c:	d20c      	bcs.n	8003758 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800373e:	4b22      	ldr	r3, [pc, #136]	@ (80037c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003740:	683a      	ldr	r2, [r7, #0]
 8003742:	b2d2      	uxtb	r2, r2
 8003744:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003746:	4b20      	ldr	r3, [pc, #128]	@ (80037c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 0307 	and.w	r3, r3, #7
 800374e:	683a      	ldr	r2, [r7, #0]
 8003750:	429a      	cmp	r2, r3
 8003752:	d001      	beq.n	8003758 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e032      	b.n	80037be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0304 	and.w	r3, r3, #4
 8003760:	2b00      	cmp	r3, #0
 8003762:	d008      	beq.n	8003776 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003764:	4b19      	ldr	r3, [pc, #100]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	4916      	ldr	r1, [pc, #88]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 8003772:	4313      	orrs	r3, r2
 8003774:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0308 	and.w	r3, r3, #8
 800377e:	2b00      	cmp	r3, #0
 8003780:	d009      	beq.n	8003796 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003782:	4b12      	ldr	r3, [pc, #72]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	691b      	ldr	r3, [r3, #16]
 800378e:	00db      	lsls	r3, r3, #3
 8003790:	490e      	ldr	r1, [pc, #56]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 8003792:	4313      	orrs	r3, r2
 8003794:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003796:	f000 f821 	bl	80037dc <HAL_RCC_GetSysClockFreq>
 800379a:	4602      	mov	r2, r0
 800379c:	4b0b      	ldr	r3, [pc, #44]	@ (80037cc <HAL_RCC_ClockConfig+0x1bc>)
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	091b      	lsrs	r3, r3, #4
 80037a2:	f003 030f 	and.w	r3, r3, #15
 80037a6:	490a      	ldr	r1, [pc, #40]	@ (80037d0 <HAL_RCC_ClockConfig+0x1c0>)
 80037a8:	5ccb      	ldrb	r3, [r1, r3]
 80037aa:	fa22 f303 	lsr.w	r3, r2, r3
 80037ae:	4a09      	ldr	r2, [pc, #36]	@ (80037d4 <HAL_RCC_ClockConfig+0x1c4>)
 80037b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80037b2:	4b09      	ldr	r3, [pc, #36]	@ (80037d8 <HAL_RCC_ClockConfig+0x1c8>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7fc fef2 	bl	80005a0 <HAL_InitTick>

  return HAL_OK;
 80037bc:	2300      	movs	r3, #0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3710      	adds	r7, #16
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	40023c00 	.word	0x40023c00
 80037cc:	40023800 	.word	0x40023800
 80037d0:	0800c2d0 	.word	0x0800c2d0
 80037d4:	20000000 	.word	0x20000000
 80037d8:	20000004 	.word	0x20000004

080037dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037e0:	b094      	sub	sp, #80	@ 0x50
 80037e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80037e4:	2300      	movs	r3, #0
 80037e6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80037e8:	2300      	movs	r3, #0
 80037ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80037ec:	2300      	movs	r3, #0
 80037ee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80037f0:	2300      	movs	r3, #0
 80037f2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037f4:	4b79      	ldr	r3, [pc, #484]	@ (80039dc <HAL_RCC_GetSysClockFreq+0x200>)
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	f003 030c 	and.w	r3, r3, #12
 80037fc:	2b08      	cmp	r3, #8
 80037fe:	d00d      	beq.n	800381c <HAL_RCC_GetSysClockFreq+0x40>
 8003800:	2b08      	cmp	r3, #8
 8003802:	f200 80e1 	bhi.w	80039c8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003806:	2b00      	cmp	r3, #0
 8003808:	d002      	beq.n	8003810 <HAL_RCC_GetSysClockFreq+0x34>
 800380a:	2b04      	cmp	r3, #4
 800380c:	d003      	beq.n	8003816 <HAL_RCC_GetSysClockFreq+0x3a>
 800380e:	e0db      	b.n	80039c8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003810:	4b73      	ldr	r3, [pc, #460]	@ (80039e0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003812:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003814:	e0db      	b.n	80039ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003816:	4b73      	ldr	r3, [pc, #460]	@ (80039e4 <HAL_RCC_GetSysClockFreq+0x208>)
 8003818:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800381a:	e0d8      	b.n	80039ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800381c:	4b6f      	ldr	r3, [pc, #444]	@ (80039dc <HAL_RCC_GetSysClockFreq+0x200>)
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003824:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003826:	4b6d      	ldr	r3, [pc, #436]	@ (80039dc <HAL_RCC_GetSysClockFreq+0x200>)
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d063      	beq.n	80038fa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003832:	4b6a      	ldr	r3, [pc, #424]	@ (80039dc <HAL_RCC_GetSysClockFreq+0x200>)
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	099b      	lsrs	r3, r3, #6
 8003838:	2200      	movs	r2, #0
 800383a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800383c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800383e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003840:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003844:	633b      	str	r3, [r7, #48]	@ 0x30
 8003846:	2300      	movs	r3, #0
 8003848:	637b      	str	r3, [r7, #52]	@ 0x34
 800384a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800384e:	4622      	mov	r2, r4
 8003850:	462b      	mov	r3, r5
 8003852:	f04f 0000 	mov.w	r0, #0
 8003856:	f04f 0100 	mov.w	r1, #0
 800385a:	0159      	lsls	r1, r3, #5
 800385c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003860:	0150      	lsls	r0, r2, #5
 8003862:	4602      	mov	r2, r0
 8003864:	460b      	mov	r3, r1
 8003866:	4621      	mov	r1, r4
 8003868:	1a51      	subs	r1, r2, r1
 800386a:	6139      	str	r1, [r7, #16]
 800386c:	4629      	mov	r1, r5
 800386e:	eb63 0301 	sbc.w	r3, r3, r1
 8003872:	617b      	str	r3, [r7, #20]
 8003874:	f04f 0200 	mov.w	r2, #0
 8003878:	f04f 0300 	mov.w	r3, #0
 800387c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003880:	4659      	mov	r1, fp
 8003882:	018b      	lsls	r3, r1, #6
 8003884:	4651      	mov	r1, sl
 8003886:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800388a:	4651      	mov	r1, sl
 800388c:	018a      	lsls	r2, r1, #6
 800388e:	4651      	mov	r1, sl
 8003890:	ebb2 0801 	subs.w	r8, r2, r1
 8003894:	4659      	mov	r1, fp
 8003896:	eb63 0901 	sbc.w	r9, r3, r1
 800389a:	f04f 0200 	mov.w	r2, #0
 800389e:	f04f 0300 	mov.w	r3, #0
 80038a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038ae:	4690      	mov	r8, r2
 80038b0:	4699      	mov	r9, r3
 80038b2:	4623      	mov	r3, r4
 80038b4:	eb18 0303 	adds.w	r3, r8, r3
 80038b8:	60bb      	str	r3, [r7, #8]
 80038ba:	462b      	mov	r3, r5
 80038bc:	eb49 0303 	adc.w	r3, r9, r3
 80038c0:	60fb      	str	r3, [r7, #12]
 80038c2:	f04f 0200 	mov.w	r2, #0
 80038c6:	f04f 0300 	mov.w	r3, #0
 80038ca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80038ce:	4629      	mov	r1, r5
 80038d0:	024b      	lsls	r3, r1, #9
 80038d2:	4621      	mov	r1, r4
 80038d4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80038d8:	4621      	mov	r1, r4
 80038da:	024a      	lsls	r2, r1, #9
 80038dc:	4610      	mov	r0, r2
 80038de:	4619      	mov	r1, r3
 80038e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038e2:	2200      	movs	r2, #0
 80038e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80038ec:	f7fc fc70 	bl	80001d0 <__aeabi_uldivmod>
 80038f0:	4602      	mov	r2, r0
 80038f2:	460b      	mov	r3, r1
 80038f4:	4613      	mov	r3, r2
 80038f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038f8:	e058      	b.n	80039ac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038fa:	4b38      	ldr	r3, [pc, #224]	@ (80039dc <HAL_RCC_GetSysClockFreq+0x200>)
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	099b      	lsrs	r3, r3, #6
 8003900:	2200      	movs	r2, #0
 8003902:	4618      	mov	r0, r3
 8003904:	4611      	mov	r1, r2
 8003906:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800390a:	623b      	str	r3, [r7, #32]
 800390c:	2300      	movs	r3, #0
 800390e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003910:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003914:	4642      	mov	r2, r8
 8003916:	464b      	mov	r3, r9
 8003918:	f04f 0000 	mov.w	r0, #0
 800391c:	f04f 0100 	mov.w	r1, #0
 8003920:	0159      	lsls	r1, r3, #5
 8003922:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003926:	0150      	lsls	r0, r2, #5
 8003928:	4602      	mov	r2, r0
 800392a:	460b      	mov	r3, r1
 800392c:	4641      	mov	r1, r8
 800392e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003932:	4649      	mov	r1, r9
 8003934:	eb63 0b01 	sbc.w	fp, r3, r1
 8003938:	f04f 0200 	mov.w	r2, #0
 800393c:	f04f 0300 	mov.w	r3, #0
 8003940:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003944:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003948:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800394c:	ebb2 040a 	subs.w	r4, r2, sl
 8003950:	eb63 050b 	sbc.w	r5, r3, fp
 8003954:	f04f 0200 	mov.w	r2, #0
 8003958:	f04f 0300 	mov.w	r3, #0
 800395c:	00eb      	lsls	r3, r5, #3
 800395e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003962:	00e2      	lsls	r2, r4, #3
 8003964:	4614      	mov	r4, r2
 8003966:	461d      	mov	r5, r3
 8003968:	4643      	mov	r3, r8
 800396a:	18e3      	adds	r3, r4, r3
 800396c:	603b      	str	r3, [r7, #0]
 800396e:	464b      	mov	r3, r9
 8003970:	eb45 0303 	adc.w	r3, r5, r3
 8003974:	607b      	str	r3, [r7, #4]
 8003976:	f04f 0200 	mov.w	r2, #0
 800397a:	f04f 0300 	mov.w	r3, #0
 800397e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003982:	4629      	mov	r1, r5
 8003984:	028b      	lsls	r3, r1, #10
 8003986:	4621      	mov	r1, r4
 8003988:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800398c:	4621      	mov	r1, r4
 800398e:	028a      	lsls	r2, r1, #10
 8003990:	4610      	mov	r0, r2
 8003992:	4619      	mov	r1, r3
 8003994:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003996:	2200      	movs	r2, #0
 8003998:	61bb      	str	r3, [r7, #24]
 800399a:	61fa      	str	r2, [r7, #28]
 800399c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039a0:	f7fc fc16 	bl	80001d0 <__aeabi_uldivmod>
 80039a4:	4602      	mov	r2, r0
 80039a6:	460b      	mov	r3, r1
 80039a8:	4613      	mov	r3, r2
 80039aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80039ac:	4b0b      	ldr	r3, [pc, #44]	@ (80039dc <HAL_RCC_GetSysClockFreq+0x200>)
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	0c1b      	lsrs	r3, r3, #16
 80039b2:	f003 0303 	and.w	r3, r3, #3
 80039b6:	3301      	adds	r3, #1
 80039b8:	005b      	lsls	r3, r3, #1
 80039ba:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80039bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80039be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039c4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039c6:	e002      	b.n	80039ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039c8:	4b05      	ldr	r3, [pc, #20]	@ (80039e0 <HAL_RCC_GetSysClockFreq+0x204>)
 80039ca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3750      	adds	r7, #80	@ 0x50
 80039d4:	46bd      	mov	sp, r7
 80039d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039da:	bf00      	nop
 80039dc:	40023800 	.word	0x40023800
 80039e0:	00f42400 	.word	0x00f42400
 80039e4:	007a1200 	.word	0x007a1200

080039e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039e8:	b480      	push	{r7}
 80039ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039ec:	4b03      	ldr	r3, [pc, #12]	@ (80039fc <HAL_RCC_GetHCLKFreq+0x14>)
 80039ee:	681b      	ldr	r3, [r3, #0]
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr
 80039fa:	bf00      	nop
 80039fc:	20000000 	.word	0x20000000

08003a00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a04:	f7ff fff0 	bl	80039e8 <HAL_RCC_GetHCLKFreq>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	4b05      	ldr	r3, [pc, #20]	@ (8003a20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	0a9b      	lsrs	r3, r3, #10
 8003a10:	f003 0307 	and.w	r3, r3, #7
 8003a14:	4903      	ldr	r1, [pc, #12]	@ (8003a24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a16:	5ccb      	ldrb	r3, [r1, r3]
 8003a18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	40023800 	.word	0x40023800
 8003a24:	0800c2e0 	.word	0x0800c2e0

08003a28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a2c:	f7ff ffdc 	bl	80039e8 <HAL_RCC_GetHCLKFreq>
 8003a30:	4602      	mov	r2, r0
 8003a32:	4b05      	ldr	r3, [pc, #20]	@ (8003a48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	0b5b      	lsrs	r3, r3, #13
 8003a38:	f003 0307 	and.w	r3, r3, #7
 8003a3c:	4903      	ldr	r1, [pc, #12]	@ (8003a4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a3e:	5ccb      	ldrb	r3, [r1, r3]
 8003a40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	40023800 	.word	0x40023800
 8003a4c:	0800c2e0 	.word	0x0800c2e0

08003a50 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	220f      	movs	r2, #15
 8003a5e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003a60:	4b12      	ldr	r3, [pc, #72]	@ (8003aac <HAL_RCC_GetClockConfig+0x5c>)
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f003 0203 	and.w	r2, r3, #3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8003aac <HAL_RCC_GetClockConfig+0x5c>)
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003a78:	4b0c      	ldr	r3, [pc, #48]	@ (8003aac <HAL_RCC_GetClockConfig+0x5c>)
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003a84:	4b09      	ldr	r3, [pc, #36]	@ (8003aac <HAL_RCC_GetClockConfig+0x5c>)
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	08db      	lsrs	r3, r3, #3
 8003a8a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003a92:	4b07      	ldr	r3, [pc, #28]	@ (8003ab0 <HAL_RCC_GetClockConfig+0x60>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0207 	and.w	r2, r3, #7
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	601a      	str	r2, [r3, #0]
}
 8003a9e:	bf00      	nop
 8003aa0:	370c      	adds	r7, #12
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	40023800 	.word	0x40023800
 8003ab0:	40023c00 	.word	0x40023c00

08003ab4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d101      	bne.n	8003ac6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e041      	b.n	8003b4a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d106      	bne.n	8003ae0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f000 f839 	bl	8003b52 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2202      	movs	r2, #2
 8003ae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	3304      	adds	r3, #4
 8003af0:	4619      	mov	r1, r3
 8003af2:	4610      	mov	r0, r2
 8003af4:	f000 f9ca 	bl	8003e8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2201      	movs	r2, #1
 8003afc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2201      	movs	r2, #1
 8003b24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b48:	2300      	movs	r3, #0
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3708      	adds	r7, #8
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}

08003b52 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003b52:	b480      	push	{r7}
 8003b54:	b083      	sub	sp, #12
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003b5a:	bf00      	nop
 8003b5c:	370c      	adds	r7, #12
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr
	...

08003b68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b085      	sub	sp, #20
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d001      	beq.n	8003b80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e04e      	b.n	8003c1e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2202      	movs	r2, #2
 8003b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	68da      	ldr	r2, [r3, #12]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f042 0201 	orr.w	r2, r2, #1
 8003b96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a23      	ldr	r2, [pc, #140]	@ (8003c2c <HAL_TIM_Base_Start_IT+0xc4>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d022      	beq.n	8003be8 <HAL_TIM_Base_Start_IT+0x80>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003baa:	d01d      	beq.n	8003be8 <HAL_TIM_Base_Start_IT+0x80>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a1f      	ldr	r2, [pc, #124]	@ (8003c30 <HAL_TIM_Base_Start_IT+0xc8>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d018      	beq.n	8003be8 <HAL_TIM_Base_Start_IT+0x80>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a1e      	ldr	r2, [pc, #120]	@ (8003c34 <HAL_TIM_Base_Start_IT+0xcc>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d013      	beq.n	8003be8 <HAL_TIM_Base_Start_IT+0x80>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a1c      	ldr	r2, [pc, #112]	@ (8003c38 <HAL_TIM_Base_Start_IT+0xd0>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d00e      	beq.n	8003be8 <HAL_TIM_Base_Start_IT+0x80>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a1b      	ldr	r2, [pc, #108]	@ (8003c3c <HAL_TIM_Base_Start_IT+0xd4>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d009      	beq.n	8003be8 <HAL_TIM_Base_Start_IT+0x80>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a19      	ldr	r2, [pc, #100]	@ (8003c40 <HAL_TIM_Base_Start_IT+0xd8>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d004      	beq.n	8003be8 <HAL_TIM_Base_Start_IT+0x80>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a18      	ldr	r2, [pc, #96]	@ (8003c44 <HAL_TIM_Base_Start_IT+0xdc>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d111      	bne.n	8003c0c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	f003 0307 	and.w	r3, r3, #7
 8003bf2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2b06      	cmp	r3, #6
 8003bf8:	d010      	beq.n	8003c1c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f042 0201 	orr.w	r2, r2, #1
 8003c08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c0a:	e007      	b.n	8003c1c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f042 0201 	orr.w	r2, r2, #1
 8003c1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c1c:	2300      	movs	r3, #0
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3714      	adds	r7, #20
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	40010000 	.word	0x40010000
 8003c30:	40000400 	.word	0x40000400
 8003c34:	40000800 	.word	0x40000800
 8003c38:	40000c00 	.word	0x40000c00
 8003c3c:	40010400 	.word	0x40010400
 8003c40:	40014000 	.word	0x40014000
 8003c44:	40001800 	.word	0x40001800

08003c48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	691b      	ldr	r3, [r3, #16]
 8003c5e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	f003 0302 	and.w	r3, r3, #2
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d020      	beq.n	8003cac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	f003 0302 	and.w	r3, r3, #2
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d01b      	beq.n	8003cac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f06f 0202 	mvn.w	r2, #2
 8003c7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	f003 0303 	and.w	r3, r3, #3
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d003      	beq.n	8003c9a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f000 f8dc 	bl	8003e50 <HAL_TIM_IC_CaptureCallback>
 8003c98:	e005      	b.n	8003ca6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f000 f8ce 	bl	8003e3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f000 f8df 	bl	8003e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	f003 0304 	and.w	r3, r3, #4
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d020      	beq.n	8003cf8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f003 0304 	and.w	r3, r3, #4
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d01b      	beq.n	8003cf8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f06f 0204 	mvn.w	r2, #4
 8003cc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2202      	movs	r2, #2
 8003cce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	699b      	ldr	r3, [r3, #24]
 8003cd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d003      	beq.n	8003ce6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 f8b6 	bl	8003e50 <HAL_TIM_IC_CaptureCallback>
 8003ce4:	e005      	b.n	8003cf2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 f8a8 	bl	8003e3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f000 f8b9 	bl	8003e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	f003 0308 	and.w	r3, r3, #8
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d020      	beq.n	8003d44 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f003 0308 	and.w	r3, r3, #8
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d01b      	beq.n	8003d44 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f06f 0208 	mvn.w	r2, #8
 8003d14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2204      	movs	r2, #4
 8003d1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	f003 0303 	and.w	r3, r3, #3
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d003      	beq.n	8003d32 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 f890 	bl	8003e50 <HAL_TIM_IC_CaptureCallback>
 8003d30:	e005      	b.n	8003d3e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f000 f882 	bl	8003e3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f000 f893 	bl	8003e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	f003 0310 	and.w	r3, r3, #16
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d020      	beq.n	8003d90 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	f003 0310 	and.w	r3, r3, #16
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d01b      	beq.n	8003d90 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f06f 0210 	mvn.w	r2, #16
 8003d60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2208      	movs	r2, #8
 8003d66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	69db      	ldr	r3, [r3, #28]
 8003d6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d003      	beq.n	8003d7e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 f86a 	bl	8003e50 <HAL_TIM_IC_CaptureCallback>
 8003d7c:	e005      	b.n	8003d8a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 f85c 	bl	8003e3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f000 f86d 	bl	8003e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	f003 0301 	and.w	r3, r3, #1
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d00c      	beq.n	8003db4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d007      	beq.n	8003db4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f06f 0201 	mvn.w	r2, #1
 8003dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f000 f83a 	bl	8003e28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d00c      	beq.n	8003dd8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d007      	beq.n	8003dd8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003dd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f000 f90a 	bl	8003fec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00c      	beq.n	8003dfc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d007      	beq.n	8003dfc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 f83e 	bl	8003e78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	f003 0320 	and.w	r3, r3, #32
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d00c      	beq.n	8003e20 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f003 0320 	and.w	r3, r3, #32
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d007      	beq.n	8003e20 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f06f 0220 	mvn.w	r2, #32
 8003e18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 f8dc 	bl	8003fd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e20:	bf00      	nop
 8003e22:	3710      	adds	r7, #16
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003e30:	bf00      	nop
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e44:	bf00      	nop
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e58:	bf00      	nop
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr

08003e64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b085      	sub	sp, #20
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4a43      	ldr	r2, [pc, #268]	@ (8003fac <TIM_Base_SetConfig+0x120>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d013      	beq.n	8003ecc <TIM_Base_SetConfig+0x40>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003eaa:	d00f      	beq.n	8003ecc <TIM_Base_SetConfig+0x40>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	4a40      	ldr	r2, [pc, #256]	@ (8003fb0 <TIM_Base_SetConfig+0x124>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d00b      	beq.n	8003ecc <TIM_Base_SetConfig+0x40>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	4a3f      	ldr	r2, [pc, #252]	@ (8003fb4 <TIM_Base_SetConfig+0x128>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d007      	beq.n	8003ecc <TIM_Base_SetConfig+0x40>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	4a3e      	ldr	r2, [pc, #248]	@ (8003fb8 <TIM_Base_SetConfig+0x12c>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d003      	beq.n	8003ecc <TIM_Base_SetConfig+0x40>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	4a3d      	ldr	r2, [pc, #244]	@ (8003fbc <TIM_Base_SetConfig+0x130>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d108      	bne.n	8003ede <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ed2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	68fa      	ldr	r2, [r7, #12]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a32      	ldr	r2, [pc, #200]	@ (8003fac <TIM_Base_SetConfig+0x120>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d02b      	beq.n	8003f3e <TIM_Base_SetConfig+0xb2>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003eec:	d027      	beq.n	8003f3e <TIM_Base_SetConfig+0xb2>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a2f      	ldr	r2, [pc, #188]	@ (8003fb0 <TIM_Base_SetConfig+0x124>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d023      	beq.n	8003f3e <TIM_Base_SetConfig+0xb2>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a2e      	ldr	r2, [pc, #184]	@ (8003fb4 <TIM_Base_SetConfig+0x128>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d01f      	beq.n	8003f3e <TIM_Base_SetConfig+0xb2>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a2d      	ldr	r2, [pc, #180]	@ (8003fb8 <TIM_Base_SetConfig+0x12c>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d01b      	beq.n	8003f3e <TIM_Base_SetConfig+0xb2>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a2c      	ldr	r2, [pc, #176]	@ (8003fbc <TIM_Base_SetConfig+0x130>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d017      	beq.n	8003f3e <TIM_Base_SetConfig+0xb2>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a2b      	ldr	r2, [pc, #172]	@ (8003fc0 <TIM_Base_SetConfig+0x134>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d013      	beq.n	8003f3e <TIM_Base_SetConfig+0xb2>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a2a      	ldr	r2, [pc, #168]	@ (8003fc4 <TIM_Base_SetConfig+0x138>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d00f      	beq.n	8003f3e <TIM_Base_SetConfig+0xb2>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a29      	ldr	r2, [pc, #164]	@ (8003fc8 <TIM_Base_SetConfig+0x13c>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d00b      	beq.n	8003f3e <TIM_Base_SetConfig+0xb2>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a28      	ldr	r2, [pc, #160]	@ (8003fcc <TIM_Base_SetConfig+0x140>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d007      	beq.n	8003f3e <TIM_Base_SetConfig+0xb2>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a27      	ldr	r2, [pc, #156]	@ (8003fd0 <TIM_Base_SetConfig+0x144>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d003      	beq.n	8003f3e <TIM_Base_SetConfig+0xb2>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a26      	ldr	r2, [pc, #152]	@ (8003fd4 <TIM_Base_SetConfig+0x148>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d108      	bne.n	8003f50 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	68fa      	ldr	r2, [r7, #12]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	689a      	ldr	r2, [r3, #8]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4a0e      	ldr	r2, [pc, #56]	@ (8003fac <TIM_Base_SetConfig+0x120>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d003      	beq.n	8003f7e <TIM_Base_SetConfig+0xf2>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a10      	ldr	r2, [pc, #64]	@ (8003fbc <TIM_Base_SetConfig+0x130>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d103      	bne.n	8003f86 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	691a      	ldr	r2, [r3, #16]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f043 0204 	orr.w	r2, r3, #4
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2201      	movs	r2, #1
 8003f96:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	68fa      	ldr	r2, [r7, #12]
 8003f9c:	601a      	str	r2, [r3, #0]
}
 8003f9e:	bf00      	nop
 8003fa0:	3714      	adds	r7, #20
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa8:	4770      	bx	lr
 8003faa:	bf00      	nop
 8003fac:	40010000 	.word	0x40010000
 8003fb0:	40000400 	.word	0x40000400
 8003fb4:	40000800 	.word	0x40000800
 8003fb8:	40000c00 	.word	0x40000c00
 8003fbc:	40010400 	.word	0x40010400
 8003fc0:	40014000 	.word	0x40014000
 8003fc4:	40014400 	.word	0x40014400
 8003fc8:	40014800 	.word	0x40014800
 8003fcc:	40001800 	.word	0x40001800
 8003fd0:	40001c00 	.word	0x40001c00
 8003fd4:	40002000 	.word	0x40002000

08003fd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ff4:	bf00      	nop
 8003ff6:	370c      	adds	r7, #12
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d101      	bne.n	8004012 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e042      	b.n	8004098 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d106      	bne.n	800402c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f000 f83a 	bl	80040a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2224      	movs	r2, #36	@ 0x24
 8004030:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	68da      	ldr	r2, [r3, #12]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004042:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f000 fd25 	bl	8004a94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	691a      	ldr	r2, [r3, #16]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004058:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	695a      	ldr	r2, [r3, #20]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004068:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	68da      	ldr	r2, [r3, #12]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004078:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2220      	movs	r2, #32
 8004084:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2220      	movs	r2, #32
 800408c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004096:	2300      	movs	r3, #0
}
 8004098:	4618      	mov	r0, r3
 800409a:	3708      	adds	r7, #8
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}

080040a0 <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 80040a8:	bf00      	nop
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr

080040b4 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b085      	sub	sp, #20
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	4613      	mov	r3, r2
 80040c0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2b20      	cmp	r3, #32
 80040cc:	d121      	bne.n	8004112 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d002      	beq.n	80040da <HAL_UART_Transmit_IT+0x26>
 80040d4:	88fb      	ldrh	r3, [r7, #6]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d101      	bne.n	80040de <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e01a      	b.n	8004114 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	68ba      	ldr	r2, [r7, #8]
 80040e2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	88fa      	ldrh	r2, [r7, #6]
 80040e8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	88fa      	ldrh	r2, [r7, #6]
 80040ee:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2200      	movs	r2, #0
 80040f4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2221      	movs	r2, #33	@ 0x21
 80040fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68da      	ldr	r2, [r3, #12]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800410c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800410e:	2300      	movs	r3, #0
 8004110:	e000      	b.n	8004114 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8004112:	2302      	movs	r3, #2
  }
}
 8004114:	4618      	mov	r0, r3
 8004116:	3714      	adds	r7, #20
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr

08004120 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	4613      	mov	r3, r2
 800412c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b20      	cmp	r3, #32
 8004138:	d112      	bne.n	8004160 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d002      	beq.n	8004146 <HAL_UART_Receive_IT+0x26>
 8004140:	88fb      	ldrh	r3, [r7, #6]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d101      	bne.n	800414a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e00b      	b.n	8004162 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004150:	88fb      	ldrh	r3, [r7, #6]
 8004152:	461a      	mov	r2, r3
 8004154:	68b9      	ldr	r1, [r7, #8]
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	f000 fac8 	bl	80046ec <UART_Start_Receive_IT>
 800415c:	4603      	mov	r3, r0
 800415e:	e000      	b.n	8004162 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004160:	2302      	movs	r3, #2
  }
}
 8004162:	4618      	mov	r0, r3
 8004164:	3710      	adds	r7, #16
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
	...

0800416c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b0ba      	sub	sp, #232	@ 0xe8
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004192:	2300      	movs	r3, #0
 8004194:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004198:	2300      	movs	r3, #0
 800419a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800419e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041a2:	f003 030f 	and.w	r3, r3, #15
 80041a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80041aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10f      	bne.n	80041d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041b6:	f003 0320 	and.w	r3, r3, #32
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d009      	beq.n	80041d2 <HAL_UART_IRQHandler+0x66>
 80041be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041c2:	f003 0320 	and.w	r3, r3, #32
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d003      	beq.n	80041d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f000 fba4 	bl	8004918 <UART_Receive_IT>
      return;
 80041d0:	e273      	b.n	80046ba <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80041d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	f000 80de 	beq.w	8004398 <HAL_UART_IRQHandler+0x22c>
 80041dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d106      	bne.n	80041f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80041e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041ec:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	f000 80d1 	beq.w	8004398 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80041f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041fa:	f003 0301 	and.w	r3, r3, #1
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00b      	beq.n	800421a <HAL_UART_IRQHandler+0xae>
 8004202:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004206:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800420a:	2b00      	cmp	r3, #0
 800420c:	d005      	beq.n	800421a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004212:	f043 0201 	orr.w	r2, r3, #1
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800421a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800421e:	f003 0304 	and.w	r3, r3, #4
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00b      	beq.n	800423e <HAL_UART_IRQHandler+0xd2>
 8004226:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800422a:	f003 0301 	and.w	r3, r3, #1
 800422e:	2b00      	cmp	r3, #0
 8004230:	d005      	beq.n	800423e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004236:	f043 0202 	orr.w	r2, r3, #2
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800423e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004242:	f003 0302 	and.w	r3, r3, #2
 8004246:	2b00      	cmp	r3, #0
 8004248:	d00b      	beq.n	8004262 <HAL_UART_IRQHandler+0xf6>
 800424a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800424e:	f003 0301 	and.w	r3, r3, #1
 8004252:	2b00      	cmp	r3, #0
 8004254:	d005      	beq.n	8004262 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800425a:	f043 0204 	orr.w	r2, r3, #4
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004262:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004266:	f003 0308 	and.w	r3, r3, #8
 800426a:	2b00      	cmp	r3, #0
 800426c:	d011      	beq.n	8004292 <HAL_UART_IRQHandler+0x126>
 800426e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004272:	f003 0320 	and.w	r3, r3, #32
 8004276:	2b00      	cmp	r3, #0
 8004278:	d105      	bne.n	8004286 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800427a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800427e:	f003 0301 	and.w	r3, r3, #1
 8004282:	2b00      	cmp	r3, #0
 8004284:	d005      	beq.n	8004292 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800428a:	f043 0208 	orr.w	r2, r3, #8
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004296:	2b00      	cmp	r3, #0
 8004298:	f000 820a 	beq.w	80046b0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800429c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042a0:	f003 0320 	and.w	r3, r3, #32
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d008      	beq.n	80042ba <HAL_UART_IRQHandler+0x14e>
 80042a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042ac:	f003 0320 	and.w	r3, r3, #32
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d002      	beq.n	80042ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f000 fb2f 	bl	8004918 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c4:	2b40      	cmp	r3, #64	@ 0x40
 80042c6:	bf0c      	ite	eq
 80042c8:	2301      	moveq	r3, #1
 80042ca:	2300      	movne	r3, #0
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042d6:	f003 0308 	and.w	r3, r3, #8
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d103      	bne.n	80042e6 <HAL_UART_IRQHandler+0x17a>
 80042de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d04f      	beq.n	8004386 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 fa3a 	bl	8004760 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	695b      	ldr	r3, [r3, #20]
 80042f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042f6:	2b40      	cmp	r3, #64	@ 0x40
 80042f8:	d141      	bne.n	800437e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	3314      	adds	r3, #20
 8004300:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004304:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004308:	e853 3f00 	ldrex	r3, [r3]
 800430c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004310:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004314:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004318:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	3314      	adds	r3, #20
 8004322:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004326:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800432a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800432e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004332:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004336:	e841 2300 	strex	r3, r2, [r1]
 800433a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800433e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d1d9      	bne.n	80042fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800434a:	2b00      	cmp	r3, #0
 800434c:	d013      	beq.n	8004376 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004352:	4a8a      	ldr	r2, [pc, #552]	@ (800457c <HAL_UART_IRQHandler+0x410>)
 8004354:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800435a:	4618      	mov	r0, r3
 800435c:	f7fc fbf8 	bl	8000b50 <HAL_DMA_Abort_IT>
 8004360:	4603      	mov	r3, r0
 8004362:	2b00      	cmp	r3, #0
 8004364:	d016      	beq.n	8004394 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800436a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004370:	4610      	mov	r0, r2
 8004372:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004374:	e00e      	b.n	8004394 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 f9a2 	bl	80046c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800437c:	e00a      	b.n	8004394 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 f99e 	bl	80046c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004384:	e006      	b.n	8004394 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 f99a 	bl	80046c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004392:	e18d      	b.n	80046b0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004394:	bf00      	nop
    return;
 8004396:	e18b      	b.n	80046b0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800439c:	2b01      	cmp	r3, #1
 800439e:	f040 8167 	bne.w	8004670 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80043a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043a6:	f003 0310 	and.w	r3, r3, #16
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f000 8160 	beq.w	8004670 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80043b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043b4:	f003 0310 	and.w	r3, r3, #16
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	f000 8159 	beq.w	8004670 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80043be:	2300      	movs	r3, #0
 80043c0:	60bb      	str	r3, [r7, #8]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	60bb      	str	r3, [r7, #8]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	60bb      	str	r3, [r7, #8]
 80043d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	695b      	ldr	r3, [r3, #20]
 80043da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043de:	2b40      	cmp	r3, #64	@ 0x40
 80043e0:	f040 80ce 	bne.w	8004580 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80043f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f000 80a9 	beq.w	800454c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80043fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004402:	429a      	cmp	r2, r3
 8004404:	f080 80a2 	bcs.w	800454c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800440e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004414:	69db      	ldr	r3, [r3, #28]
 8004416:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800441a:	f000 8088 	beq.w	800452e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	330c      	adds	r3, #12
 8004424:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004428:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800442c:	e853 3f00 	ldrex	r3, [r3]
 8004430:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004434:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004438:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800443c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	330c      	adds	r3, #12
 8004446:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800444a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800444e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004452:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004456:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800445a:	e841 2300 	strex	r3, r2, [r1]
 800445e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004462:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1d9      	bne.n	800441e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	3314      	adds	r3, #20
 8004470:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004472:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004474:	e853 3f00 	ldrex	r3, [r3]
 8004478:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800447a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800447c:	f023 0301 	bic.w	r3, r3, #1
 8004480:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	3314      	adds	r3, #20
 800448a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800448e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004492:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004494:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004496:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800449a:	e841 2300 	strex	r3, r2, [r1]
 800449e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80044a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d1e1      	bne.n	800446a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	3314      	adds	r3, #20
 80044ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044b0:	e853 3f00 	ldrex	r3, [r3]
 80044b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80044b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80044b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	3314      	adds	r3, #20
 80044c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80044ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80044cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80044d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80044d2:	e841 2300 	strex	r3, r2, [r1]
 80044d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80044d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1e3      	bne.n	80044a6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2220      	movs	r2, #32
 80044e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	330c      	adds	r3, #12
 80044f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044f6:	e853 3f00 	ldrex	r3, [r3]
 80044fa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044fe:	f023 0310 	bic.w	r3, r3, #16
 8004502:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	330c      	adds	r3, #12
 800450c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004510:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004512:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004514:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004516:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004518:	e841 2300 	strex	r3, r2, [r1]
 800451c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800451e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004520:	2b00      	cmp	r3, #0
 8004522:	d1e3      	bne.n	80044ec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004528:	4618      	mov	r0, r3
 800452a:	f7fc faa1 	bl	8000a70 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2202      	movs	r2, #2
 8004532:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800453c:	b29b      	uxth	r3, r3
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	b29b      	uxth	r3, r3
 8004542:	4619      	mov	r1, r3
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 f8c5 	bl	80046d4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800454a:	e0b3      	b.n	80046b4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004550:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004554:	429a      	cmp	r2, r3
 8004556:	f040 80ad 	bne.w	80046b4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800455e:	69db      	ldr	r3, [r3, #28]
 8004560:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004564:	f040 80a6 	bne.w	80046b4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2202      	movs	r2, #2
 800456c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004572:	4619      	mov	r1, r3
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f000 f8ad 	bl	80046d4 <HAL_UARTEx_RxEventCallback>
      return;
 800457a:	e09b      	b.n	80046b4 <HAL_UART_IRQHandler+0x548>
 800457c:	08004827 	.word	0x08004827
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004588:	b29b      	uxth	r3, r3
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004594:	b29b      	uxth	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	f000 808e 	beq.w	80046b8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800459c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	f000 8089 	beq.w	80046b8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	330c      	adds	r3, #12
 80045ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045b0:	e853 3f00 	ldrex	r3, [r3]
 80045b4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80045b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	330c      	adds	r3, #12
 80045c6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80045ca:	647a      	str	r2, [r7, #68]	@ 0x44
 80045cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80045d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045d2:	e841 2300 	strex	r3, r2, [r1]
 80045d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80045d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d1e3      	bne.n	80045a6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	3314      	adds	r3, #20
 80045e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e8:	e853 3f00 	ldrex	r3, [r3]
 80045ec:	623b      	str	r3, [r7, #32]
   return(result);
 80045ee:	6a3b      	ldr	r3, [r7, #32]
 80045f0:	f023 0301 	bic.w	r3, r3, #1
 80045f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	3314      	adds	r3, #20
 80045fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004602:	633a      	str	r2, [r7, #48]	@ 0x30
 8004604:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004606:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004608:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800460a:	e841 2300 	strex	r3, r2, [r1]
 800460e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1e3      	bne.n	80045de <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2220      	movs	r2, #32
 800461a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	330c      	adds	r3, #12
 800462a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	e853 3f00 	ldrex	r3, [r3]
 8004632:	60fb      	str	r3, [r7, #12]
   return(result);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f023 0310 	bic.w	r3, r3, #16
 800463a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	330c      	adds	r3, #12
 8004644:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004648:	61fa      	str	r2, [r7, #28]
 800464a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800464c:	69b9      	ldr	r1, [r7, #24]
 800464e:	69fa      	ldr	r2, [r7, #28]
 8004650:	e841 2300 	strex	r3, r2, [r1]
 8004654:	617b      	str	r3, [r7, #20]
   return(result);
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d1e3      	bne.n	8004624 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2202      	movs	r2, #2
 8004660:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004662:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004666:	4619      	mov	r1, r3
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f000 f833 	bl	80046d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800466e:	e023      	b.n	80046b8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004670:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004674:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004678:	2b00      	cmp	r3, #0
 800467a:	d009      	beq.n	8004690 <HAL_UART_IRQHandler+0x524>
 800467c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004680:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004684:	2b00      	cmp	r3, #0
 8004686:	d003      	beq.n	8004690 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f000 f8dd 	bl	8004848 <UART_Transmit_IT>
    return;
 800468e:	e014      	b.n	80046ba <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004690:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004694:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00e      	beq.n	80046ba <HAL_UART_IRQHandler+0x54e>
 800469c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d008      	beq.n	80046ba <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f000 f91d 	bl	80048e8 <UART_EndTransmit_IT>
    return;
 80046ae:	e004      	b.n	80046ba <HAL_UART_IRQHandler+0x54e>
    return;
 80046b0:	bf00      	nop
 80046b2:	e002      	b.n	80046ba <HAL_UART_IRQHandler+0x54e>
      return;
 80046b4:	bf00      	nop
 80046b6:	e000      	b.n	80046ba <HAL_UART_IRQHandler+0x54e>
      return;
 80046b8:	bf00      	nop
  }
}
 80046ba:	37e8      	adds	r7, #232	@ 0xe8
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}

080046c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	460b      	mov	r3, r1
 80046de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	60f8      	str	r0, [r7, #12]
 80046f4:	60b9      	str	r1, [r7, #8]
 80046f6:	4613      	mov	r3, r2
 80046f8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	68ba      	ldr	r2, [r7, #8]
 80046fe:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	88fa      	ldrh	r2, [r7, #6]
 8004704:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	88fa      	ldrh	r2, [r7, #6]
 800470a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2200      	movs	r2, #0
 8004710:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2222      	movs	r2, #34	@ 0x22
 8004716:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	691b      	ldr	r3, [r3, #16]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d007      	beq.n	8004732 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	68da      	ldr	r2, [r3, #12]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004730:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	695a      	ldr	r2, [r3, #20]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f042 0201 	orr.w	r2, r2, #1
 8004740:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	68da      	ldr	r2, [r3, #12]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f042 0220 	orr.w	r2, r2, #32
 8004750:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3714      	adds	r7, #20
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004760:	b480      	push	{r7}
 8004762:	b095      	sub	sp, #84	@ 0x54
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	330c      	adds	r3, #12
 800476e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004772:	e853 3f00 	ldrex	r3, [r3]
 8004776:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800477a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800477e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	330c      	adds	r3, #12
 8004786:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004788:	643a      	str	r2, [r7, #64]	@ 0x40
 800478a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800478e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004790:	e841 2300 	strex	r3, r2, [r1]
 8004794:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004798:	2b00      	cmp	r3, #0
 800479a:	d1e5      	bne.n	8004768 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	3314      	adds	r3, #20
 80047a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a4:	6a3b      	ldr	r3, [r7, #32]
 80047a6:	e853 3f00 	ldrex	r3, [r3]
 80047aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80047ac:	69fb      	ldr	r3, [r7, #28]
 80047ae:	f023 0301 	bic.w	r3, r3, #1
 80047b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	3314      	adds	r3, #20
 80047ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047c4:	e841 2300 	strex	r3, r2, [r1]
 80047c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80047ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d1e5      	bne.n	800479c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d119      	bne.n	800480c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	330c      	adds	r3, #12
 80047de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	e853 3f00 	ldrex	r3, [r3]
 80047e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	f023 0310 	bic.w	r3, r3, #16
 80047ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	330c      	adds	r3, #12
 80047f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047f8:	61ba      	str	r2, [r7, #24]
 80047fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047fc:	6979      	ldr	r1, [r7, #20]
 80047fe:	69ba      	ldr	r2, [r7, #24]
 8004800:	e841 2300 	strex	r3, r2, [r1]
 8004804:	613b      	str	r3, [r7, #16]
   return(result);
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d1e5      	bne.n	80047d8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2220      	movs	r2, #32
 8004810:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800481a:	bf00      	nop
 800481c:	3754      	adds	r7, #84	@ 0x54
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr

08004826 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004826:	b580      	push	{r7, lr}
 8004828:	b084      	sub	sp, #16
 800482a:	af00      	add	r7, sp, #0
 800482c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004832:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2200      	movs	r2, #0
 8004838:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800483a:	68f8      	ldr	r0, [r7, #12]
 800483c:	f7ff ff40 	bl	80046c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004840:	bf00      	nop
 8004842:	3710      	adds	r7, #16
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}

08004848 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004848:	b480      	push	{r7}
 800484a:	b085      	sub	sp, #20
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004856:	b2db      	uxtb	r3, r3
 8004858:	2b21      	cmp	r3, #33	@ 0x21
 800485a:	d13e      	bne.n	80048da <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004864:	d114      	bne.n	8004890 <UART_Transmit_IT+0x48>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d110      	bne.n	8004890 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a1b      	ldr	r3, [r3, #32]
 8004872:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	881b      	ldrh	r3, [r3, #0]
 8004878:	461a      	mov	r2, r3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004882:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	1c9a      	adds	r2, r3, #2
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	621a      	str	r2, [r3, #32]
 800488e:	e008      	b.n	80048a2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a1b      	ldr	r3, [r3, #32]
 8004894:	1c59      	adds	r1, r3, #1
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	6211      	str	r1, [r2, #32]
 800489a:	781a      	ldrb	r2, [r3, #0]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80048a6:	b29b      	uxth	r3, r3
 80048a8:	3b01      	subs	r3, #1
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	4619      	mov	r1, r3
 80048b0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10f      	bne.n	80048d6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68da      	ldr	r2, [r3, #12]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80048c4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	68da      	ldr	r2, [r3, #12]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048d4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80048d6:	2300      	movs	r3, #0
 80048d8:	e000      	b.n	80048dc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80048da:	2302      	movs	r3, #2
  }
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3714      	adds	r7, #20
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr

080048e8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	68da      	ldr	r2, [r3, #12]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048fe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2220      	movs	r2, #32
 8004904:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f002 f91f 	bl	8006b4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800490e:	2300      	movs	r3, #0
}
 8004910:	4618      	mov	r0, r3
 8004912:	3708      	adds	r7, #8
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}

08004918 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b08c      	sub	sp, #48	@ 0x30
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004920:	2300      	movs	r3, #0
 8004922:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004924:	2300      	movs	r3, #0
 8004926:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800492e:	b2db      	uxtb	r3, r3
 8004930:	2b22      	cmp	r3, #34	@ 0x22
 8004932:	f040 80aa 	bne.w	8004a8a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800493e:	d115      	bne.n	800496c <UART_Receive_IT+0x54>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	691b      	ldr	r3, [r3, #16]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d111      	bne.n	800496c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800494c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	b29b      	uxth	r3, r3
 8004956:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800495a:	b29a      	uxth	r2, r3
 800495c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800495e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004964:	1c9a      	adds	r2, r3, #2
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	629a      	str	r2, [r3, #40]	@ 0x28
 800496a:	e024      	b.n	80049b6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004970:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800497a:	d007      	beq.n	800498c <UART_Receive_IT+0x74>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d10a      	bne.n	800499a <UART_Receive_IT+0x82>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d106      	bne.n	800499a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	b2da      	uxtb	r2, r3
 8004994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004996:	701a      	strb	r2, [r3, #0]
 8004998:	e008      	b.n	80049ac <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049a6:	b2da      	uxtb	r2, r3
 80049a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049aa:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049b0:	1c5a      	adds	r2, r3, #1
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	3b01      	subs	r3, #1
 80049be:	b29b      	uxth	r3, r3
 80049c0:	687a      	ldr	r2, [r7, #4]
 80049c2:	4619      	mov	r1, r3
 80049c4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d15d      	bne.n	8004a86 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68da      	ldr	r2, [r3, #12]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f022 0220 	bic.w	r2, r2, #32
 80049d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	68da      	ldr	r2, [r3, #12]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80049e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	695a      	ldr	r2, [r3, #20]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f022 0201 	bic.w	r2, r2, #1
 80049f8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2220      	movs	r2, #32
 80049fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d135      	bne.n	8004a7c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2200      	movs	r2, #0
 8004a14:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	330c      	adds	r3, #12
 8004a1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	e853 3f00 	ldrex	r3, [r3]
 8004a24:	613b      	str	r3, [r7, #16]
   return(result);
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	f023 0310 	bic.w	r3, r3, #16
 8004a2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	330c      	adds	r3, #12
 8004a34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a36:	623a      	str	r2, [r7, #32]
 8004a38:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a3a:	69f9      	ldr	r1, [r7, #28]
 8004a3c:	6a3a      	ldr	r2, [r7, #32]
 8004a3e:	e841 2300 	strex	r3, r2, [r1]
 8004a42:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1e5      	bne.n	8004a16 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 0310 	and.w	r3, r3, #16
 8004a54:	2b10      	cmp	r3, #16
 8004a56:	d10a      	bne.n	8004a6e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a58:	2300      	movs	r3, #0
 8004a5a:	60fb      	str	r3, [r7, #12]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	60fb      	str	r3, [r7, #12]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	60fb      	str	r3, [r7, #12]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a72:	4619      	mov	r1, r3
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f7ff fe2d 	bl	80046d4 <HAL_UARTEx_RxEventCallback>
 8004a7a:	e002      	b.n	8004a82 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f002 f8cb 	bl	8006c18 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004a82:	2300      	movs	r3, #0
 8004a84:	e002      	b.n	8004a8c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004a86:	2300      	movs	r3, #0
 8004a88:	e000      	b.n	8004a8c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004a8a:	2302      	movs	r3, #2
  }
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3730      	adds	r7, #48	@ 0x30
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a98:	b0c0      	sub	sp, #256	@ 0x100
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	691b      	ldr	r3, [r3, #16]
 8004aa8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab0:	68d9      	ldr	r1, [r3, #12]
 8004ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	ea40 0301 	orr.w	r3, r0, r1
 8004abc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ac2:	689a      	ldr	r2, [r3, #8]
 8004ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	431a      	orrs	r2, r3
 8004acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	431a      	orrs	r2, r3
 8004ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ad8:	69db      	ldr	r3, [r3, #28]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004aec:	f021 010c 	bic.w	r1, r1, #12
 8004af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004afa:	430b      	orrs	r3, r1
 8004afc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004afe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	695b      	ldr	r3, [r3, #20]
 8004b06:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004b0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b0e:	6999      	ldr	r1, [r3, #24]
 8004b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	ea40 0301 	orr.w	r3, r0, r1
 8004b1a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	4b8f      	ldr	r3, [pc, #572]	@ (8004d60 <UART_SetConfig+0x2cc>)
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d005      	beq.n	8004b34 <UART_SetConfig+0xa0>
 8004b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	4b8d      	ldr	r3, [pc, #564]	@ (8004d64 <UART_SetConfig+0x2d0>)
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d104      	bne.n	8004b3e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004b34:	f7fe ff78 	bl	8003a28 <HAL_RCC_GetPCLK2Freq>
 8004b38:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004b3c:	e003      	b.n	8004b46 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004b3e:	f7fe ff5f 	bl	8003a00 <HAL_RCC_GetPCLK1Freq>
 8004b42:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b4a:	69db      	ldr	r3, [r3, #28]
 8004b4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b50:	f040 810c 	bne.w	8004d6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004b54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004b5e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004b62:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004b66:	4622      	mov	r2, r4
 8004b68:	462b      	mov	r3, r5
 8004b6a:	1891      	adds	r1, r2, r2
 8004b6c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004b6e:	415b      	adcs	r3, r3
 8004b70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b72:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004b76:	4621      	mov	r1, r4
 8004b78:	eb12 0801 	adds.w	r8, r2, r1
 8004b7c:	4629      	mov	r1, r5
 8004b7e:	eb43 0901 	adc.w	r9, r3, r1
 8004b82:	f04f 0200 	mov.w	r2, #0
 8004b86:	f04f 0300 	mov.w	r3, #0
 8004b8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b96:	4690      	mov	r8, r2
 8004b98:	4699      	mov	r9, r3
 8004b9a:	4623      	mov	r3, r4
 8004b9c:	eb18 0303 	adds.w	r3, r8, r3
 8004ba0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ba4:	462b      	mov	r3, r5
 8004ba6:	eb49 0303 	adc.w	r3, r9, r3
 8004baa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004bba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004bbe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004bc2:	460b      	mov	r3, r1
 8004bc4:	18db      	adds	r3, r3, r3
 8004bc6:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bc8:	4613      	mov	r3, r2
 8004bca:	eb42 0303 	adc.w	r3, r2, r3
 8004bce:	657b      	str	r3, [r7, #84]	@ 0x54
 8004bd0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004bd4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004bd8:	f7fb fafa 	bl	80001d0 <__aeabi_uldivmod>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	460b      	mov	r3, r1
 8004be0:	4b61      	ldr	r3, [pc, #388]	@ (8004d68 <UART_SetConfig+0x2d4>)
 8004be2:	fba3 2302 	umull	r2, r3, r3, r2
 8004be6:	095b      	lsrs	r3, r3, #5
 8004be8:	011c      	lsls	r4, r3, #4
 8004bea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004bf4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004bf8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004bfc:	4642      	mov	r2, r8
 8004bfe:	464b      	mov	r3, r9
 8004c00:	1891      	adds	r1, r2, r2
 8004c02:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004c04:	415b      	adcs	r3, r3
 8004c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004c0c:	4641      	mov	r1, r8
 8004c0e:	eb12 0a01 	adds.w	sl, r2, r1
 8004c12:	4649      	mov	r1, r9
 8004c14:	eb43 0b01 	adc.w	fp, r3, r1
 8004c18:	f04f 0200 	mov.w	r2, #0
 8004c1c:	f04f 0300 	mov.w	r3, #0
 8004c20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004c24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004c28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c2c:	4692      	mov	sl, r2
 8004c2e:	469b      	mov	fp, r3
 8004c30:	4643      	mov	r3, r8
 8004c32:	eb1a 0303 	adds.w	r3, sl, r3
 8004c36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c3a:	464b      	mov	r3, r9
 8004c3c:	eb4b 0303 	adc.w	r3, fp, r3
 8004c40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c50:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004c54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004c58:	460b      	mov	r3, r1
 8004c5a:	18db      	adds	r3, r3, r3
 8004c5c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c5e:	4613      	mov	r3, r2
 8004c60:	eb42 0303 	adc.w	r3, r2, r3
 8004c64:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004c6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004c6e:	f7fb faaf 	bl	80001d0 <__aeabi_uldivmod>
 8004c72:	4602      	mov	r2, r0
 8004c74:	460b      	mov	r3, r1
 8004c76:	4611      	mov	r1, r2
 8004c78:	4b3b      	ldr	r3, [pc, #236]	@ (8004d68 <UART_SetConfig+0x2d4>)
 8004c7a:	fba3 2301 	umull	r2, r3, r3, r1
 8004c7e:	095b      	lsrs	r3, r3, #5
 8004c80:	2264      	movs	r2, #100	@ 0x64
 8004c82:	fb02 f303 	mul.w	r3, r2, r3
 8004c86:	1acb      	subs	r3, r1, r3
 8004c88:	00db      	lsls	r3, r3, #3
 8004c8a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004c8e:	4b36      	ldr	r3, [pc, #216]	@ (8004d68 <UART_SetConfig+0x2d4>)
 8004c90:	fba3 2302 	umull	r2, r3, r3, r2
 8004c94:	095b      	lsrs	r3, r3, #5
 8004c96:	005b      	lsls	r3, r3, #1
 8004c98:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004c9c:	441c      	add	r4, r3
 8004c9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ca8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004cac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004cb0:	4642      	mov	r2, r8
 8004cb2:	464b      	mov	r3, r9
 8004cb4:	1891      	adds	r1, r2, r2
 8004cb6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004cb8:	415b      	adcs	r3, r3
 8004cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004cbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004cc0:	4641      	mov	r1, r8
 8004cc2:	1851      	adds	r1, r2, r1
 8004cc4:	6339      	str	r1, [r7, #48]	@ 0x30
 8004cc6:	4649      	mov	r1, r9
 8004cc8:	414b      	adcs	r3, r1
 8004cca:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ccc:	f04f 0200 	mov.w	r2, #0
 8004cd0:	f04f 0300 	mov.w	r3, #0
 8004cd4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004cd8:	4659      	mov	r1, fp
 8004cda:	00cb      	lsls	r3, r1, #3
 8004cdc:	4651      	mov	r1, sl
 8004cde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ce2:	4651      	mov	r1, sl
 8004ce4:	00ca      	lsls	r2, r1, #3
 8004ce6:	4610      	mov	r0, r2
 8004ce8:	4619      	mov	r1, r3
 8004cea:	4603      	mov	r3, r0
 8004cec:	4642      	mov	r2, r8
 8004cee:	189b      	adds	r3, r3, r2
 8004cf0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004cf4:	464b      	mov	r3, r9
 8004cf6:	460a      	mov	r2, r1
 8004cf8:	eb42 0303 	adc.w	r3, r2, r3
 8004cfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004d0c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004d10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004d14:	460b      	mov	r3, r1
 8004d16:	18db      	adds	r3, r3, r3
 8004d18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d1a:	4613      	mov	r3, r2
 8004d1c:	eb42 0303 	adc.w	r3, r2, r3
 8004d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004d2a:	f7fb fa51 	bl	80001d0 <__aeabi_uldivmod>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	460b      	mov	r3, r1
 8004d32:	4b0d      	ldr	r3, [pc, #52]	@ (8004d68 <UART_SetConfig+0x2d4>)
 8004d34:	fba3 1302 	umull	r1, r3, r3, r2
 8004d38:	095b      	lsrs	r3, r3, #5
 8004d3a:	2164      	movs	r1, #100	@ 0x64
 8004d3c:	fb01 f303 	mul.w	r3, r1, r3
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	00db      	lsls	r3, r3, #3
 8004d44:	3332      	adds	r3, #50	@ 0x32
 8004d46:	4a08      	ldr	r2, [pc, #32]	@ (8004d68 <UART_SetConfig+0x2d4>)
 8004d48:	fba2 2303 	umull	r2, r3, r2, r3
 8004d4c:	095b      	lsrs	r3, r3, #5
 8004d4e:	f003 0207 	and.w	r2, r3, #7
 8004d52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4422      	add	r2, r4
 8004d5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004d5c:	e106      	b.n	8004f6c <UART_SetConfig+0x4d8>
 8004d5e:	bf00      	nop
 8004d60:	40011000 	.word	0x40011000
 8004d64:	40011400 	.word	0x40011400
 8004d68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d70:	2200      	movs	r2, #0
 8004d72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d76:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004d7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004d7e:	4642      	mov	r2, r8
 8004d80:	464b      	mov	r3, r9
 8004d82:	1891      	adds	r1, r2, r2
 8004d84:	6239      	str	r1, [r7, #32]
 8004d86:	415b      	adcs	r3, r3
 8004d88:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004d8e:	4641      	mov	r1, r8
 8004d90:	1854      	adds	r4, r2, r1
 8004d92:	4649      	mov	r1, r9
 8004d94:	eb43 0501 	adc.w	r5, r3, r1
 8004d98:	f04f 0200 	mov.w	r2, #0
 8004d9c:	f04f 0300 	mov.w	r3, #0
 8004da0:	00eb      	lsls	r3, r5, #3
 8004da2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004da6:	00e2      	lsls	r2, r4, #3
 8004da8:	4614      	mov	r4, r2
 8004daa:	461d      	mov	r5, r3
 8004dac:	4643      	mov	r3, r8
 8004dae:	18e3      	adds	r3, r4, r3
 8004db0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004db4:	464b      	mov	r3, r9
 8004db6:	eb45 0303 	adc.w	r3, r5, r3
 8004dba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004dbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004dca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004dce:	f04f 0200 	mov.w	r2, #0
 8004dd2:	f04f 0300 	mov.w	r3, #0
 8004dd6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004dda:	4629      	mov	r1, r5
 8004ddc:	008b      	lsls	r3, r1, #2
 8004dde:	4621      	mov	r1, r4
 8004de0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004de4:	4621      	mov	r1, r4
 8004de6:	008a      	lsls	r2, r1, #2
 8004de8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004dec:	f7fb f9f0 	bl	80001d0 <__aeabi_uldivmod>
 8004df0:	4602      	mov	r2, r0
 8004df2:	460b      	mov	r3, r1
 8004df4:	4b60      	ldr	r3, [pc, #384]	@ (8004f78 <UART_SetConfig+0x4e4>)
 8004df6:	fba3 2302 	umull	r2, r3, r3, r2
 8004dfa:	095b      	lsrs	r3, r3, #5
 8004dfc:	011c      	lsls	r4, r3, #4
 8004dfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e02:	2200      	movs	r2, #0
 8004e04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004e08:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004e0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004e10:	4642      	mov	r2, r8
 8004e12:	464b      	mov	r3, r9
 8004e14:	1891      	adds	r1, r2, r2
 8004e16:	61b9      	str	r1, [r7, #24]
 8004e18:	415b      	adcs	r3, r3
 8004e1a:	61fb      	str	r3, [r7, #28]
 8004e1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e20:	4641      	mov	r1, r8
 8004e22:	1851      	adds	r1, r2, r1
 8004e24:	6139      	str	r1, [r7, #16]
 8004e26:	4649      	mov	r1, r9
 8004e28:	414b      	adcs	r3, r1
 8004e2a:	617b      	str	r3, [r7, #20]
 8004e2c:	f04f 0200 	mov.w	r2, #0
 8004e30:	f04f 0300 	mov.w	r3, #0
 8004e34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e38:	4659      	mov	r1, fp
 8004e3a:	00cb      	lsls	r3, r1, #3
 8004e3c:	4651      	mov	r1, sl
 8004e3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e42:	4651      	mov	r1, sl
 8004e44:	00ca      	lsls	r2, r1, #3
 8004e46:	4610      	mov	r0, r2
 8004e48:	4619      	mov	r1, r3
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	4642      	mov	r2, r8
 8004e4e:	189b      	adds	r3, r3, r2
 8004e50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e54:	464b      	mov	r3, r9
 8004e56:	460a      	mov	r2, r1
 8004e58:	eb42 0303 	adc.w	r3, r2, r3
 8004e5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e6a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004e6c:	f04f 0200 	mov.w	r2, #0
 8004e70:	f04f 0300 	mov.w	r3, #0
 8004e74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004e78:	4649      	mov	r1, r9
 8004e7a:	008b      	lsls	r3, r1, #2
 8004e7c:	4641      	mov	r1, r8
 8004e7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e82:	4641      	mov	r1, r8
 8004e84:	008a      	lsls	r2, r1, #2
 8004e86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004e8a:	f7fb f9a1 	bl	80001d0 <__aeabi_uldivmod>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	460b      	mov	r3, r1
 8004e92:	4611      	mov	r1, r2
 8004e94:	4b38      	ldr	r3, [pc, #224]	@ (8004f78 <UART_SetConfig+0x4e4>)
 8004e96:	fba3 2301 	umull	r2, r3, r3, r1
 8004e9a:	095b      	lsrs	r3, r3, #5
 8004e9c:	2264      	movs	r2, #100	@ 0x64
 8004e9e:	fb02 f303 	mul.w	r3, r2, r3
 8004ea2:	1acb      	subs	r3, r1, r3
 8004ea4:	011b      	lsls	r3, r3, #4
 8004ea6:	3332      	adds	r3, #50	@ 0x32
 8004ea8:	4a33      	ldr	r2, [pc, #204]	@ (8004f78 <UART_SetConfig+0x4e4>)
 8004eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8004eae:	095b      	lsrs	r3, r3, #5
 8004eb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004eb4:	441c      	add	r4, r3
 8004eb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004eba:	2200      	movs	r2, #0
 8004ebc:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ebe:	677a      	str	r2, [r7, #116]	@ 0x74
 8004ec0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004ec4:	4642      	mov	r2, r8
 8004ec6:	464b      	mov	r3, r9
 8004ec8:	1891      	adds	r1, r2, r2
 8004eca:	60b9      	str	r1, [r7, #8]
 8004ecc:	415b      	adcs	r3, r3
 8004ece:	60fb      	str	r3, [r7, #12]
 8004ed0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ed4:	4641      	mov	r1, r8
 8004ed6:	1851      	adds	r1, r2, r1
 8004ed8:	6039      	str	r1, [r7, #0]
 8004eda:	4649      	mov	r1, r9
 8004edc:	414b      	adcs	r3, r1
 8004ede:	607b      	str	r3, [r7, #4]
 8004ee0:	f04f 0200 	mov.w	r2, #0
 8004ee4:	f04f 0300 	mov.w	r3, #0
 8004ee8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004eec:	4659      	mov	r1, fp
 8004eee:	00cb      	lsls	r3, r1, #3
 8004ef0:	4651      	mov	r1, sl
 8004ef2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ef6:	4651      	mov	r1, sl
 8004ef8:	00ca      	lsls	r2, r1, #3
 8004efa:	4610      	mov	r0, r2
 8004efc:	4619      	mov	r1, r3
 8004efe:	4603      	mov	r3, r0
 8004f00:	4642      	mov	r2, r8
 8004f02:	189b      	adds	r3, r3, r2
 8004f04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f06:	464b      	mov	r3, r9
 8004f08:	460a      	mov	r2, r1
 8004f0a:	eb42 0303 	adc.w	r3, r2, r3
 8004f0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f1a:	667a      	str	r2, [r7, #100]	@ 0x64
 8004f1c:	f04f 0200 	mov.w	r2, #0
 8004f20:	f04f 0300 	mov.w	r3, #0
 8004f24:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004f28:	4649      	mov	r1, r9
 8004f2a:	008b      	lsls	r3, r1, #2
 8004f2c:	4641      	mov	r1, r8
 8004f2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f32:	4641      	mov	r1, r8
 8004f34:	008a      	lsls	r2, r1, #2
 8004f36:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004f3a:	f7fb f949 	bl	80001d0 <__aeabi_uldivmod>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	460b      	mov	r3, r1
 8004f42:	4b0d      	ldr	r3, [pc, #52]	@ (8004f78 <UART_SetConfig+0x4e4>)
 8004f44:	fba3 1302 	umull	r1, r3, r3, r2
 8004f48:	095b      	lsrs	r3, r3, #5
 8004f4a:	2164      	movs	r1, #100	@ 0x64
 8004f4c:	fb01 f303 	mul.w	r3, r1, r3
 8004f50:	1ad3      	subs	r3, r2, r3
 8004f52:	011b      	lsls	r3, r3, #4
 8004f54:	3332      	adds	r3, #50	@ 0x32
 8004f56:	4a08      	ldr	r2, [pc, #32]	@ (8004f78 <UART_SetConfig+0x4e4>)
 8004f58:	fba2 2303 	umull	r2, r3, r2, r3
 8004f5c:	095b      	lsrs	r3, r3, #5
 8004f5e:	f003 020f 	and.w	r2, r3, #15
 8004f62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4422      	add	r2, r4
 8004f6a:	609a      	str	r2, [r3, #8]
}
 8004f6c:	bf00      	nop
 8004f6e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004f72:	46bd      	mov	sp, r7
 8004f74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f78:	51eb851f 	.word	0x51eb851f

08004f7c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004f7c:	b084      	sub	sp, #16
 8004f7e:	b580      	push	{r7, lr}
 8004f80:	b084      	sub	sp, #16
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	6078      	str	r0, [r7, #4]
 8004f86:	f107 001c 	add.w	r0, r7, #28
 8004f8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004f8e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d123      	bne.n	8004fde <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f9a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004faa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fae:	687a      	ldr	r2, [r7, #4]
 8004fb0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004fbe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d105      	bne.n	8004fd2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 f9dc 	bl	8005390 <USB_CoreReset>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	73fb      	strb	r3, [r7, #15]
 8004fdc:	e01b      	b.n	8005016 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	68db      	ldr	r3, [r3, #12]
 8004fe2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f000 f9d0 	bl	8005390 <USB_CoreReset>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004ff4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d106      	bne.n	800500a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005000:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	639a      	str	r2, [r3, #56]	@ 0x38
 8005008:	e005      	b.n	8005016 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800500e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005016:	7fbb      	ldrb	r3, [r7, #30]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d10b      	bne.n	8005034 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f043 0206 	orr.w	r2, r3, #6
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	f043 0220 	orr.w	r2, r3, #32
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005034:	7bfb      	ldrb	r3, [r7, #15]
}
 8005036:	4618      	mov	r0, r3
 8005038:	3710      	adds	r7, #16
 800503a:	46bd      	mov	sp, r7
 800503c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005040:	b004      	add	sp, #16
 8005042:	4770      	bx	lr

08005044 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	f043 0201 	orr.w	r2, r3, #1
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005058:	2300      	movs	r3, #0
}
 800505a:	4618      	mov	r0, r3
 800505c:	370c      	adds	r7, #12
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr

08005066 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005066:	b480      	push	{r7}
 8005068:	b083      	sub	sp, #12
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f023 0201 	bic.w	r2, r3, #1
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800507a:	2300      	movs	r3, #0
}
 800507c:	4618      	mov	r0, r3
 800507e:	370c      	adds	r7, #12
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
 8005090:	460b      	mov	r3, r1
 8005092:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005094:	2300      	movs	r3, #0
 8005096:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80050a4:	78fb      	ldrb	r3, [r7, #3]
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d115      	bne.n	80050d6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80050b6:	200a      	movs	r0, #10
 80050b8:	f7fb fbd4 	bl	8000864 <HAL_Delay>
      ms += 10U;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	330a      	adds	r3, #10
 80050c0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f000 f956 	bl	8005374 <USB_GetMode>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d01e      	beq.n	800510c <USB_SetCurrentMode+0x84>
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2bc7      	cmp	r3, #199	@ 0xc7
 80050d2:	d9f0      	bls.n	80050b6 <USB_SetCurrentMode+0x2e>
 80050d4:	e01a      	b.n	800510c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80050d6:	78fb      	ldrb	r3, [r7, #3]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d115      	bne.n	8005108 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80050e8:	200a      	movs	r0, #10
 80050ea:	f7fb fbbb 	bl	8000864 <HAL_Delay>
      ms += 10U;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	330a      	adds	r3, #10
 80050f2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f000 f93d 	bl	8005374 <USB_GetMode>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d005      	beq.n	800510c <USB_SetCurrentMode+0x84>
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2bc7      	cmp	r3, #199	@ 0xc7
 8005104:	d9f0      	bls.n	80050e8 <USB_SetCurrentMode+0x60>
 8005106:	e001      	b.n	800510c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e005      	b.n	8005118 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2bc8      	cmp	r3, #200	@ 0xc8
 8005110:	d101      	bne.n	8005116 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e000      	b.n	8005118 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005116:	2300      	movs	r3, #0
}
 8005118:	4618      	mov	r0, r3
 800511a:	3710      	adds	r7, #16
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005120:	b480      	push	{r7}
 8005122:	b085      	sub	sp, #20
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800512a:	2300      	movs	r3, #0
 800512c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	3301      	adds	r3, #1
 8005132:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800513a:	d901      	bls.n	8005140 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800513c:	2303      	movs	r3, #3
 800513e:	e01b      	b.n	8005178 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	691b      	ldr	r3, [r3, #16]
 8005144:	2b00      	cmp	r3, #0
 8005146:	daf2      	bge.n	800512e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005148:	2300      	movs	r3, #0
 800514a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	019b      	lsls	r3, r3, #6
 8005150:	f043 0220 	orr.w	r2, r3, #32
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	3301      	adds	r3, #1
 800515c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005164:	d901      	bls.n	800516a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005166:	2303      	movs	r3, #3
 8005168:	e006      	b.n	8005178 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	691b      	ldr	r3, [r3, #16]
 800516e:	f003 0320 	and.w	r3, r3, #32
 8005172:	2b20      	cmp	r3, #32
 8005174:	d0f0      	beq.n	8005158 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005176:	2300      	movs	r3, #0
}
 8005178:	4618      	mov	r0, r3
 800517a:	3714      	adds	r7, #20
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr

08005184 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005184:	b480      	push	{r7}
 8005186:	b085      	sub	sp, #20
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800518c:	2300      	movs	r3, #0
 800518e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	3301      	adds	r3, #1
 8005194:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800519c:	d901      	bls.n	80051a2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800519e:	2303      	movs	r3, #3
 80051a0:	e018      	b.n	80051d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	691b      	ldr	r3, [r3, #16]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	daf2      	bge.n	8005190 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80051aa:	2300      	movs	r3, #0
 80051ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2210      	movs	r2, #16
 80051b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	3301      	adds	r3, #1
 80051b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80051c0:	d901      	bls.n	80051c6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e006      	b.n	80051d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	691b      	ldr	r3, [r3, #16]
 80051ca:	f003 0310 	and.w	r3, r3, #16
 80051ce:	2b10      	cmp	r3, #16
 80051d0:	d0f0      	beq.n	80051b4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80051d2:	2300      	movs	r3, #0
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3714      	adds	r7, #20
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr

080051e0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b089      	sub	sp, #36	@ 0x24
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	60f8      	str	r0, [r7, #12]
 80051e8:	60b9      	str	r1, [r7, #8]
 80051ea:	4611      	mov	r1, r2
 80051ec:	461a      	mov	r2, r3
 80051ee:	460b      	mov	r3, r1
 80051f0:	71fb      	strb	r3, [r7, #7]
 80051f2:	4613      	mov	r3, r2
 80051f4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80051fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005202:	2b00      	cmp	r3, #0
 8005204:	d123      	bne.n	800524e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005206:	88bb      	ldrh	r3, [r7, #4]
 8005208:	3303      	adds	r3, #3
 800520a:	089b      	lsrs	r3, r3, #2
 800520c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800520e:	2300      	movs	r3, #0
 8005210:	61bb      	str	r3, [r7, #24]
 8005212:	e018      	b.n	8005246 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005214:	79fb      	ldrb	r3, [r7, #7]
 8005216:	031a      	lsls	r2, r3, #12
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	4413      	add	r3, r2
 800521c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005220:	461a      	mov	r2, r3
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005228:	69fb      	ldr	r3, [r7, #28]
 800522a:	3301      	adds	r3, #1
 800522c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	3301      	adds	r3, #1
 8005232:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	3301      	adds	r3, #1
 8005238:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	3301      	adds	r3, #1
 800523e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	3301      	adds	r3, #1
 8005244:	61bb      	str	r3, [r7, #24]
 8005246:	69ba      	ldr	r2, [r7, #24]
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	429a      	cmp	r2, r3
 800524c:	d3e2      	bcc.n	8005214 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800524e:	2300      	movs	r3, #0
}
 8005250:	4618      	mov	r0, r3
 8005252:	3724      	adds	r7, #36	@ 0x24
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800525c:	b480      	push	{r7}
 800525e:	b08b      	sub	sp, #44	@ 0x2c
 8005260:	af00      	add	r7, sp, #0
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	4613      	mov	r3, r2
 8005268:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005272:	88fb      	ldrh	r3, [r7, #6]
 8005274:	089b      	lsrs	r3, r3, #2
 8005276:	b29b      	uxth	r3, r3
 8005278:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800527a:	88fb      	ldrh	r3, [r7, #6]
 800527c:	f003 0303 	and.w	r3, r3, #3
 8005280:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005282:	2300      	movs	r3, #0
 8005284:	623b      	str	r3, [r7, #32]
 8005286:	e014      	b.n	80052b2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005288:	69bb      	ldr	r3, [r7, #24]
 800528a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005292:	601a      	str	r2, [r3, #0]
    pDest++;
 8005294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005296:	3301      	adds	r3, #1
 8005298:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800529a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529c:	3301      	adds	r3, #1
 800529e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80052a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a2:	3301      	adds	r3, #1
 80052a4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80052a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a8:	3301      	adds	r3, #1
 80052aa:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80052ac:	6a3b      	ldr	r3, [r7, #32]
 80052ae:	3301      	adds	r3, #1
 80052b0:	623b      	str	r3, [r7, #32]
 80052b2:	6a3a      	ldr	r2, [r7, #32]
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d3e6      	bcc.n	8005288 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80052ba:	8bfb      	ldrh	r3, [r7, #30]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d01e      	beq.n	80052fe <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80052c0:	2300      	movs	r3, #0
 80052c2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80052c4:	69bb      	ldr	r3, [r7, #24]
 80052c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80052ca:	461a      	mov	r2, r3
 80052cc:	f107 0310 	add.w	r3, r7, #16
 80052d0:	6812      	ldr	r2, [r2, #0]
 80052d2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80052d4:	693a      	ldr	r2, [r7, #16]
 80052d6:	6a3b      	ldr	r3, [r7, #32]
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	00db      	lsls	r3, r3, #3
 80052dc:	fa22 f303 	lsr.w	r3, r2, r3
 80052e0:	b2da      	uxtb	r2, r3
 80052e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e4:	701a      	strb	r2, [r3, #0]
      i++;
 80052e6:	6a3b      	ldr	r3, [r7, #32]
 80052e8:	3301      	adds	r3, #1
 80052ea:	623b      	str	r3, [r7, #32]
      pDest++;
 80052ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ee:	3301      	adds	r3, #1
 80052f0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80052f2:	8bfb      	ldrh	r3, [r7, #30]
 80052f4:	3b01      	subs	r3, #1
 80052f6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80052f8:	8bfb      	ldrh	r3, [r7, #30]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d1ea      	bne.n	80052d4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80052fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005300:	4618      	mov	r0, r3
 8005302:	372c      	adds	r7, #44	@ 0x2c
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr

0800530c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800530c:	b480      	push	{r7}
 800530e:	b085      	sub	sp, #20
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	695b      	ldr	r3, [r3, #20]
 8005318:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	699b      	ldr	r3, [r3, #24]
 800531e:	68fa      	ldr	r2, [r7, #12]
 8005320:	4013      	ands	r3, r2
 8005322:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005324:	68fb      	ldr	r3, [r7, #12]
}
 8005326:	4618      	mov	r0, r3
 8005328:	3714      	adds	r7, #20
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr

08005332 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8005332:	b480      	push	{r7}
 8005334:	b085      	sub	sp, #20
 8005336:	af00      	add	r7, sp, #0
 8005338:	6078      	str	r0, [r7, #4]
 800533a:	460b      	mov	r3, r1
 800533c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8005342:	78fb      	ldrb	r3, [r7, #3]
 8005344:	015a      	lsls	r2, r3, #5
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	4413      	add	r3, r2
 800534a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8005352:	78fb      	ldrb	r3, [r7, #3]
 8005354:	015a      	lsls	r2, r3, #5
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	4413      	add	r3, r2
 800535a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	68ba      	ldr	r2, [r7, #8]
 8005362:	4013      	ands	r3, r2
 8005364:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005366:	68bb      	ldr	r3, [r7, #8]
}
 8005368:	4618      	mov	r0, r3
 800536a:	3714      	adds	r7, #20
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	695b      	ldr	r3, [r3, #20]
 8005380:	f003 0301 	and.w	r3, r3, #1
}
 8005384:	4618      	mov	r0, r3
 8005386:	370c      	adds	r7, #12
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005390:	b480      	push	{r7}
 8005392:	b085      	sub	sp, #20
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005398:	2300      	movs	r3, #0
 800539a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	3301      	adds	r3, #1
 80053a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053a8:	d901      	bls.n	80053ae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	e022      	b.n	80053f4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	691b      	ldr	r3, [r3, #16]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	daf2      	bge.n	800539c <USB_CoreReset+0xc>

  count = 10U;
 80053b6:	230a      	movs	r3, #10
 80053b8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80053ba:	e002      	b.n	80053c2 <USB_CoreReset+0x32>
  {
    count--;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	3b01      	subs	r3, #1
 80053c0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d1f9      	bne.n	80053bc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	691b      	ldr	r3, [r3, #16]
 80053cc:	f043 0201 	orr.w	r2, r3, #1
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	3301      	adds	r3, #1
 80053d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053e0:	d901      	bls.n	80053e6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80053e2:	2303      	movs	r3, #3
 80053e4:	e006      	b.n	80053f4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	691b      	ldr	r3, [r3, #16]
 80053ea:	f003 0301 	and.w	r3, r3, #1
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d0f0      	beq.n	80053d4 <USB_CoreReset+0x44>

  return HAL_OK;
 80053f2:	2300      	movs	r3, #0
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3714      	adds	r7, #20
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005400:	b084      	sub	sp, #16
 8005402:	b580      	push	{r7, lr}
 8005404:	b086      	sub	sp, #24
 8005406:	af00      	add	r7, sp, #0
 8005408:	6078      	str	r0, [r7, #4]
 800540a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800540e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005412:	2300      	movs	r3, #0
 8005414:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005420:	461a      	mov	r2, r3
 8005422:	2300      	movs	r3, #0
 8005424:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800542a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005436:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005442:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	68db      	ldr	r3, [r3, #12]
 800544e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005452:	2b00      	cmp	r3, #0
 8005454:	d119      	bne.n	800548a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005456:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800545a:	2b01      	cmp	r3, #1
 800545c:	d10a      	bne.n	8005474 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	68fa      	ldr	r2, [r7, #12]
 8005468:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800546c:	f043 0304 	orr.w	r3, r3, #4
 8005470:	6013      	str	r3, [r2, #0]
 8005472:	e014      	b.n	800549e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	68fa      	ldr	r2, [r7, #12]
 800547e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005482:	f023 0304 	bic.w	r3, r3, #4
 8005486:	6013      	str	r3, [r2, #0]
 8005488:	e009      	b.n	800549e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005498:	f023 0304 	bic.w	r3, r3, #4
 800549c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800549e:	2110      	movs	r1, #16
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f7ff fe3d 	bl	8005120 <USB_FlushTxFifo>
 80054a6:	4603      	mov	r3, r0
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d001      	beq.n	80054b0 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f7ff fe67 	bl	8005184 <USB_FlushRxFifo>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d001      	beq.n	80054c0 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80054c0:	2300      	movs	r3, #0
 80054c2:	613b      	str	r3, [r7, #16]
 80054c4:	e015      	b.n	80054f2 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	015a      	lsls	r2, r3, #5
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	4413      	add	r3, r2
 80054ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054d2:	461a      	mov	r2, r3
 80054d4:	f04f 33ff 	mov.w	r3, #4294967295
 80054d8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	015a      	lsls	r2, r3, #5
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	4413      	add	r3, r2
 80054e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054e6:	461a      	mov	r2, r3
 80054e8:	2300      	movs	r3, #0
 80054ea:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	3301      	adds	r3, #1
 80054f0:	613b      	str	r3, [r7, #16]
 80054f2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80054f6:	461a      	mov	r2, r3
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d3e3      	bcc.n	80054c6 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2200      	movs	r2, #0
 8005502:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f04f 32ff 	mov.w	r2, #4294967295
 800550a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a18      	ldr	r2, [pc, #96]	@ (8005570 <USB_HostInit+0x170>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d10b      	bne.n	800552c <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800551a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a15      	ldr	r2, [pc, #84]	@ (8005574 <USB_HostInit+0x174>)
 8005520:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4a14      	ldr	r2, [pc, #80]	@ (8005578 <USB_HostInit+0x178>)
 8005526:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800552a:	e009      	b.n	8005540 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2280      	movs	r2, #128	@ 0x80
 8005530:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a11      	ldr	r2, [pc, #68]	@ (800557c <USB_HostInit+0x17c>)
 8005536:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a11      	ldr	r2, [pc, #68]	@ (8005580 <USB_HostInit+0x180>)
 800553c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005540:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005544:	2b00      	cmp	r3, #0
 8005546:	d105      	bne.n	8005554 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	699b      	ldr	r3, [r3, #24]
 800554c:	f043 0210 	orr.w	r2, r3, #16
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	699a      	ldr	r2, [r3, #24]
 8005558:	4b0a      	ldr	r3, [pc, #40]	@ (8005584 <USB_HostInit+0x184>)
 800555a:	4313      	orrs	r3, r2
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005560:	7dfb      	ldrb	r3, [r7, #23]
}
 8005562:	4618      	mov	r0, r3
 8005564:	3718      	adds	r7, #24
 8005566:	46bd      	mov	sp, r7
 8005568:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800556c:	b004      	add	sp, #16
 800556e:	4770      	bx	lr
 8005570:	40040000 	.word	0x40040000
 8005574:	01000200 	.word	0x01000200
 8005578:	00e00300 	.word	0x00e00300
 800557c:	00600080 	.word	0x00600080
 8005580:	004000e0 	.word	0x004000e0
 8005584:	a3200008 	.word	0xa3200008

08005588 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005588:	b480      	push	{r7}
 800558a:	b085      	sub	sp, #20
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	460b      	mov	r3, r1
 8005592:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68fa      	ldr	r2, [r7, #12]
 80055a2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80055a6:	f023 0303 	bic.w	r3, r3, #3
 80055aa:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	78fb      	ldrb	r3, [r7, #3]
 80055b6:	f003 0303 	and.w	r3, r3, #3
 80055ba:	68f9      	ldr	r1, [r7, #12]
 80055bc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80055c0:	4313      	orrs	r3, r2
 80055c2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80055c4:	78fb      	ldrb	r3, [r7, #3]
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d107      	bne.n	80055da <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80055d0:	461a      	mov	r2, r3
 80055d2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80055d6:	6053      	str	r3, [r2, #4]
 80055d8:	e00c      	b.n	80055f4 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80055da:	78fb      	ldrb	r3, [r7, #3]
 80055dc:	2b02      	cmp	r3, #2
 80055de:	d107      	bne.n	80055f0 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80055e6:	461a      	mov	r2, r3
 80055e8:	f241 7370 	movw	r3, #6000	@ 0x1770
 80055ec:	6053      	str	r3, [r2, #4]
 80055ee:	e001      	b.n	80055f4 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e000      	b.n	80055f6 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3714      	adds	r7, #20
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr

08005602 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8005602:	b580      	push	{r7, lr}
 8005604:	b084      	sub	sp, #16
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800560e:	2300      	movs	r3, #0
 8005610:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005622:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	68fa      	ldr	r2, [r7, #12]
 8005628:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800562c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005630:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005632:	2064      	movs	r0, #100	@ 0x64
 8005634:	f7fb f916 	bl	8000864 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	68fa      	ldr	r2, [r7, #12]
 800563c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005640:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005644:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005646:	200a      	movs	r0, #10
 8005648:	f7fb f90c 	bl	8000864 <HAL_Delay>

  return HAL_OK;
 800564c:	2300      	movs	r3, #0
}
 800564e:	4618      	mov	r0, r3
 8005650:	3710      	adds	r7, #16
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}

08005656 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005656:	b480      	push	{r7}
 8005658:	b085      	sub	sp, #20
 800565a:	af00      	add	r7, sp, #0
 800565c:	6078      	str	r0, [r7, #4]
 800565e:	460b      	mov	r3, r1
 8005660:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005666:	2300      	movs	r3, #0
 8005668:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800567a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005682:	2b00      	cmp	r3, #0
 8005684:	d109      	bne.n	800569a <USB_DriveVbus+0x44>
 8005686:	78fb      	ldrb	r3, [r7, #3]
 8005688:	2b01      	cmp	r3, #1
 800568a:	d106      	bne.n	800569a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	68fa      	ldr	r2, [r7, #12]
 8005690:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005694:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005698:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80056a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056a4:	d109      	bne.n	80056ba <USB_DriveVbus+0x64>
 80056a6:	78fb      	ldrb	r3, [r7, #3]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d106      	bne.n	80056ba <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80056b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056b8:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80056ba:	2300      	movs	r3, #0
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3714      	adds	r7, #20
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b085      	sub	sp, #20
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80056d4:	2300      	movs	r3, #0
 80056d6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	0c5b      	lsrs	r3, r3, #17
 80056e6:	f003 0303 	and.w	r3, r3, #3
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3714      	adds	r7, #20
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr

080056f6 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80056f6:	b480      	push	{r7}
 80056f8:	b085      	sub	sp, #20
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	b29b      	uxth	r3, r3
}
 800570c:	4618      	mov	r0, r3
 800570e:	3714      	adds	r7, #20
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b088      	sub	sp, #32
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	4608      	mov	r0, r1
 8005722:	4611      	mov	r1, r2
 8005724:	461a      	mov	r2, r3
 8005726:	4603      	mov	r3, r0
 8005728:	70fb      	strb	r3, [r7, #3]
 800572a:	460b      	mov	r3, r1
 800572c:	70bb      	strb	r3, [r7, #2]
 800572e:	4613      	mov	r3, r2
 8005730:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005732:	2300      	movs	r3, #0
 8005734:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800573a:	78fb      	ldrb	r3, [r7, #3]
 800573c:	015a      	lsls	r2, r3, #5
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	4413      	add	r3, r2
 8005742:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005746:	461a      	mov	r2, r3
 8005748:	f04f 33ff 	mov.w	r3, #4294967295
 800574c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800574e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005752:	2b03      	cmp	r3, #3
 8005754:	d87c      	bhi.n	8005850 <USB_HC_Init+0x138>
 8005756:	a201      	add	r2, pc, #4	@ (adr r2, 800575c <USB_HC_Init+0x44>)
 8005758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800575c:	0800576d 	.word	0x0800576d
 8005760:	08005813 	.word	0x08005813
 8005764:	0800576d 	.word	0x0800576d
 8005768:	080057d5 	.word	0x080057d5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800576c:	78fb      	ldrb	r3, [r7, #3]
 800576e:	015a      	lsls	r2, r3, #5
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	4413      	add	r3, r2
 8005774:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005778:	461a      	mov	r2, r3
 800577a:	f240 439d 	movw	r3, #1181	@ 0x49d
 800577e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005780:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005784:	2b00      	cmp	r3, #0
 8005786:	da10      	bge.n	80057aa <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005788:	78fb      	ldrb	r3, [r7, #3]
 800578a:	015a      	lsls	r2, r3, #5
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	4413      	add	r3, r2
 8005790:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	78fa      	ldrb	r2, [r7, #3]
 8005798:	0151      	lsls	r1, r2, #5
 800579a:	693a      	ldr	r2, [r7, #16]
 800579c:	440a      	add	r2, r1
 800579e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80057a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057a6:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80057a8:	e055      	b.n	8005856 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a6f      	ldr	r2, [pc, #444]	@ (800596c <USB_HC_Init+0x254>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d151      	bne.n	8005856 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80057b2:	78fb      	ldrb	r3, [r7, #3]
 80057b4:	015a      	lsls	r2, r3, #5
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	4413      	add	r3, r2
 80057ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	78fa      	ldrb	r2, [r7, #3]
 80057c2:	0151      	lsls	r1, r2, #5
 80057c4:	693a      	ldr	r2, [r7, #16]
 80057c6:	440a      	add	r2, r1
 80057c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80057cc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80057d0:	60d3      	str	r3, [r2, #12]
      break;
 80057d2:	e040      	b.n	8005856 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80057d4:	78fb      	ldrb	r3, [r7, #3]
 80057d6:	015a      	lsls	r2, r3, #5
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	4413      	add	r3, r2
 80057dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057e0:	461a      	mov	r2, r3
 80057e2:	f240 639d 	movw	r3, #1693	@ 0x69d
 80057e6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80057e8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	da34      	bge.n	800585a <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80057f0:	78fb      	ldrb	r3, [r7, #3]
 80057f2:	015a      	lsls	r2, r3, #5
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	4413      	add	r3, r2
 80057f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	78fa      	ldrb	r2, [r7, #3]
 8005800:	0151      	lsls	r1, r2, #5
 8005802:	693a      	ldr	r2, [r7, #16]
 8005804:	440a      	add	r2, r1
 8005806:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800580a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800580e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005810:	e023      	b.n	800585a <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005812:	78fb      	ldrb	r3, [r7, #3]
 8005814:	015a      	lsls	r2, r3, #5
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	4413      	add	r3, r2
 800581a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800581e:	461a      	mov	r2, r3
 8005820:	f240 2325 	movw	r3, #549	@ 0x225
 8005824:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005826:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800582a:	2b00      	cmp	r3, #0
 800582c:	da17      	bge.n	800585e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800582e:	78fb      	ldrb	r3, [r7, #3]
 8005830:	015a      	lsls	r2, r3, #5
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	4413      	add	r3, r2
 8005836:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800583a:	68db      	ldr	r3, [r3, #12]
 800583c:	78fa      	ldrb	r2, [r7, #3]
 800583e:	0151      	lsls	r1, r2, #5
 8005840:	693a      	ldr	r2, [r7, #16]
 8005842:	440a      	add	r2, r1
 8005844:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005848:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800584c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800584e:	e006      	b.n	800585e <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	77fb      	strb	r3, [r7, #31]
      break;
 8005854:	e004      	b.n	8005860 <USB_HC_Init+0x148>
      break;
 8005856:	bf00      	nop
 8005858:	e002      	b.n	8005860 <USB_HC_Init+0x148>
      break;
 800585a:	bf00      	nop
 800585c:	e000      	b.n	8005860 <USB_HC_Init+0x148>
      break;
 800585e:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005860:	78fb      	ldrb	r3, [r7, #3]
 8005862:	015a      	lsls	r2, r3, #5
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	4413      	add	r3, r2
 8005868:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800586c:	461a      	mov	r2, r3
 800586e:	2300      	movs	r3, #0
 8005870:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005872:	78fb      	ldrb	r3, [r7, #3]
 8005874:	015a      	lsls	r2, r3, #5
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	4413      	add	r3, r2
 800587a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	78fa      	ldrb	r2, [r7, #3]
 8005882:	0151      	lsls	r1, r2, #5
 8005884:	693a      	ldr	r2, [r7, #16]
 8005886:	440a      	add	r2, r1
 8005888:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800588c:	f043 0302 	orr.w	r3, r3, #2
 8005890:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005898:	699a      	ldr	r2, [r3, #24]
 800589a:	78fb      	ldrb	r3, [r7, #3]
 800589c:	f003 030f 	and.w	r3, r3, #15
 80058a0:	2101      	movs	r1, #1
 80058a2:	fa01 f303 	lsl.w	r3, r1, r3
 80058a6:	6939      	ldr	r1, [r7, #16]
 80058a8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80058ac:	4313      	orrs	r3, r2
 80058ae:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	699b      	ldr	r3, [r3, #24]
 80058b4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80058bc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	da03      	bge.n	80058cc <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80058c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058c8:	61bb      	str	r3, [r7, #24]
 80058ca:	e001      	b.n	80058d0 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80058cc:	2300      	movs	r3, #0
 80058ce:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f7ff fef9 	bl	80056c8 <USB_GetHostSpeed>
 80058d6:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80058d8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80058dc:	2b02      	cmp	r3, #2
 80058de:	d106      	bne.n	80058ee <USB_HC_Init+0x1d6>
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d003      	beq.n	80058ee <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80058e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80058ea:	617b      	str	r3, [r7, #20]
 80058ec:	e001      	b.n	80058f2 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80058ee:	2300      	movs	r3, #0
 80058f0:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80058f2:	787b      	ldrb	r3, [r7, #1]
 80058f4:	059b      	lsls	r3, r3, #22
 80058f6:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80058fa:	78bb      	ldrb	r3, [r7, #2]
 80058fc:	02db      	lsls	r3, r3, #11
 80058fe:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005902:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005904:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005908:	049b      	lsls	r3, r3, #18
 800590a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800590e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8005910:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005912:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005916:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	431a      	orrs	r2, r3
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005920:	78fa      	ldrb	r2, [r7, #3]
 8005922:	0151      	lsls	r1, r2, #5
 8005924:	693a      	ldr	r2, [r7, #16]
 8005926:	440a      	add	r2, r1
 8005928:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800592c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005930:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005932:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005936:	2b03      	cmp	r3, #3
 8005938:	d003      	beq.n	8005942 <USB_HC_Init+0x22a>
 800593a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800593e:	2b01      	cmp	r3, #1
 8005940:	d10f      	bne.n	8005962 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005942:	78fb      	ldrb	r3, [r7, #3]
 8005944:	015a      	lsls	r2, r3, #5
 8005946:	693b      	ldr	r3, [r7, #16]
 8005948:	4413      	add	r3, r2
 800594a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	78fa      	ldrb	r2, [r7, #3]
 8005952:	0151      	lsls	r1, r2, #5
 8005954:	693a      	ldr	r2, [r7, #16]
 8005956:	440a      	add	r2, r1
 8005958:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800595c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005960:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005962:	7ffb      	ldrb	r3, [r7, #31]
}
 8005964:	4618      	mov	r0, r3
 8005966:	3720      	adds	r7, #32
 8005968:	46bd      	mov	sp, r7
 800596a:	bd80      	pop	{r7, pc}
 800596c:	40040000 	.word	0x40040000

08005970 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b08c      	sub	sp, #48	@ 0x30
 8005974:	af02      	add	r7, sp, #8
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	60b9      	str	r1, [r7, #8]
 800597a:	4613      	mov	r3, r2
 800597c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	785b      	ldrb	r3, [r3, #1]
 8005986:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8005988:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800598c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	4a5d      	ldr	r2, [pc, #372]	@ (8005b08 <USB_HC_StartXfer+0x198>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d12f      	bne.n	80059f6 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8005996:	79fb      	ldrb	r3, [r7, #7]
 8005998:	2b01      	cmp	r3, #1
 800599a:	d11c      	bne.n	80059d6 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	7c9b      	ldrb	r3, [r3, #18]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d003      	beq.n	80059ac <USB_HC_StartXfer+0x3c>
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	7c9b      	ldrb	r3, [r3, #18]
 80059a8:	2b02      	cmp	r3, #2
 80059aa:	d124      	bne.n	80059f6 <USB_HC_StartXfer+0x86>
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	799b      	ldrb	r3, [r3, #6]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d120      	bne.n	80059f6 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80059b4:	69fb      	ldr	r3, [r7, #28]
 80059b6:	015a      	lsls	r2, r3, #5
 80059b8:	6a3b      	ldr	r3, [r7, #32]
 80059ba:	4413      	add	r3, r2
 80059bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	69fa      	ldr	r2, [r7, #28]
 80059c4:	0151      	lsls	r1, r2, #5
 80059c6:	6a3a      	ldr	r2, [r7, #32]
 80059c8:	440a      	add	r2, r1
 80059ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80059ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059d2:	60d3      	str	r3, [r2, #12]
 80059d4:	e00f      	b.n	80059f6 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	791b      	ldrb	r3, [r3, #4]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d10b      	bne.n	80059f6 <USB_HC_StartXfer+0x86>
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	795b      	ldrb	r3, [r3, #5]
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d107      	bne.n	80059f6 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	785b      	ldrb	r3, [r3, #1]
 80059ea:	4619      	mov	r1, r3
 80059ec:	68f8      	ldr	r0, [r7, #12]
 80059ee:	f000 fb6b 	bl	80060c8 <USB_DoPing>
        return HAL_OK;
 80059f2:	2300      	movs	r3, #0
 80059f4:	e232      	b.n	8005e5c <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	799b      	ldrb	r3, [r3, #6]
 80059fa:	2b01      	cmp	r3, #1
 80059fc:	d158      	bne.n	8005ab0 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80059fe:	2301      	movs	r3, #1
 8005a00:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	78db      	ldrb	r3, [r3, #3]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d007      	beq.n	8005a1a <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005a0a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005a0c:	68ba      	ldr	r2, [r7, #8]
 8005a0e:	8a92      	ldrh	r2, [r2, #20]
 8005a10:	fb03 f202 	mul.w	r2, r3, r2
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	61da      	str	r2, [r3, #28]
 8005a18:	e07c      	b.n	8005b14 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	7c9b      	ldrb	r3, [r3, #18]
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	d130      	bne.n	8005a84 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	6a1b      	ldr	r3, [r3, #32]
 8005a26:	2bbc      	cmp	r3, #188	@ 0xbc
 8005a28:	d918      	bls.n	8005a5c <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	8a9b      	ldrh	r3, [r3, #20]
 8005a2e:	461a      	mov	r2, r3
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	69da      	ldr	r2, [r3, #28]
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d003      	beq.n	8005a4c <USB_HC_StartXfer+0xdc>
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	68db      	ldr	r3, [r3, #12]
 8005a48:	2b02      	cmp	r3, #2
 8005a4a:	d103      	bne.n	8005a54 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	2202      	movs	r2, #2
 8005a50:	60da      	str	r2, [r3, #12]
 8005a52:	e05f      	b.n	8005b14 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	2201      	movs	r2, #1
 8005a58:	60da      	str	r2, [r3, #12]
 8005a5a:	e05b      	b.n	8005b14 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	6a1a      	ldr	r2, [r3, #32]
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d007      	beq.n	8005a7c <USB_HC_StartXfer+0x10c>
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	2b02      	cmp	r3, #2
 8005a72:	d003      	beq.n	8005a7c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	2204      	movs	r2, #4
 8005a78:	60da      	str	r2, [r3, #12]
 8005a7a:	e04b      	b.n	8005b14 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	2203      	movs	r2, #3
 8005a80:	60da      	str	r2, [r3, #12]
 8005a82:	e047      	b.n	8005b14 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8005a84:	79fb      	ldrb	r3, [r7, #7]
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d10d      	bne.n	8005aa6 <USB_HC_StartXfer+0x136>
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	6a1b      	ldr	r3, [r3, #32]
 8005a8e:	68ba      	ldr	r2, [r7, #8]
 8005a90:	8a92      	ldrh	r2, [r2, #20]
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d907      	bls.n	8005aa6 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005a96:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005a98:	68ba      	ldr	r2, [r7, #8]
 8005a9a:	8a92      	ldrh	r2, [r2, #20]
 8005a9c:	fb03 f202 	mul.w	r2, r3, r2
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	61da      	str	r2, [r3, #28]
 8005aa4:	e036      	b.n	8005b14 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	6a1a      	ldr	r2, [r3, #32]
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	61da      	str	r2, [r3, #28]
 8005aae:	e031      	b.n	8005b14 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	6a1b      	ldr	r3, [r3, #32]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d018      	beq.n	8005aea <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	6a1b      	ldr	r3, [r3, #32]
 8005abc:	68ba      	ldr	r2, [r7, #8]
 8005abe:	8a92      	ldrh	r2, [r2, #20]
 8005ac0:	4413      	add	r3, r2
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	68ba      	ldr	r2, [r7, #8]
 8005ac6:	8a92      	ldrh	r2, [r2, #20]
 8005ac8:	fbb3 f3f2 	udiv	r3, r3, r2
 8005acc:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8005ace:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005ad0:	8b7b      	ldrh	r3, [r7, #26]
 8005ad2:	429a      	cmp	r2, r3
 8005ad4:	d90b      	bls.n	8005aee <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8005ad6:	8b7b      	ldrh	r3, [r7, #26]
 8005ad8:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005ada:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005adc:	68ba      	ldr	r2, [r7, #8]
 8005ade:	8a92      	ldrh	r2, [r2, #20]
 8005ae0:	fb03 f202 	mul.w	r2, r3, r2
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	61da      	str	r2, [r3, #28]
 8005ae8:	e001      	b.n	8005aee <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8005aea:	2301      	movs	r3, #1
 8005aec:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	78db      	ldrb	r3, [r3, #3]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00a      	beq.n	8005b0c <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005af6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005af8:	68ba      	ldr	r2, [r7, #8]
 8005afa:	8a92      	ldrh	r2, [r2, #20]
 8005afc:	fb03 f202 	mul.w	r2, r3, r2
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	61da      	str	r2, [r3, #28]
 8005b04:	e006      	b.n	8005b14 <USB_HC_StartXfer+0x1a4>
 8005b06:	bf00      	nop
 8005b08:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	6a1a      	ldr	r2, [r3, #32]
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	69db      	ldr	r3, [r3, #28]
 8005b18:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005b1c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005b1e:	04d9      	lsls	r1, r3, #19
 8005b20:	4ba3      	ldr	r3, [pc, #652]	@ (8005db0 <USB_HC_StartXfer+0x440>)
 8005b22:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005b24:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	7d9b      	ldrb	r3, [r3, #22]
 8005b2a:	075b      	lsls	r3, r3, #29
 8005b2c:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005b30:	69f9      	ldr	r1, [r7, #28]
 8005b32:	0148      	lsls	r0, r1, #5
 8005b34:	6a39      	ldr	r1, [r7, #32]
 8005b36:	4401      	add	r1, r0
 8005b38:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005b3c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005b3e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005b40:	79fb      	ldrb	r3, [r7, #7]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d009      	beq.n	8005b5a <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	6999      	ldr	r1, [r3, #24]
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	015a      	lsls	r2, r3, #5
 8005b4e:	6a3b      	ldr	r3, [r7, #32]
 8005b50:	4413      	add	r3, r2
 8005b52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b56:	460a      	mov	r2, r1
 8005b58:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005b5a:	6a3b      	ldr	r3, [r7, #32]
 8005b5c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	f003 0301 	and.w	r3, r3, #1
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	bf0c      	ite	eq
 8005b6a:	2301      	moveq	r3, #1
 8005b6c:	2300      	movne	r3, #0
 8005b6e:	b2db      	uxtb	r3, r3
 8005b70:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	015a      	lsls	r2, r3, #5
 8005b76:	6a3b      	ldr	r3, [r7, #32]
 8005b78:	4413      	add	r3, r2
 8005b7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	69fa      	ldr	r2, [r7, #28]
 8005b82:	0151      	lsls	r1, r2, #5
 8005b84:	6a3a      	ldr	r2, [r7, #32]
 8005b86:	440a      	add	r2, r1
 8005b88:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b8c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005b90:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005b92:	69fb      	ldr	r3, [r7, #28]
 8005b94:	015a      	lsls	r2, r3, #5
 8005b96:	6a3b      	ldr	r3, [r7, #32]
 8005b98:	4413      	add	r3, r2
 8005b9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	7e7b      	ldrb	r3, [r7, #25]
 8005ba2:	075b      	lsls	r3, r3, #29
 8005ba4:	69f9      	ldr	r1, [r7, #28]
 8005ba6:	0148      	lsls	r0, r1, #5
 8005ba8:	6a39      	ldr	r1, [r7, #32]
 8005baa:	4401      	add	r1, r0
 8005bac:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	799b      	ldrb	r3, [r3, #6]
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	f040 80c3 	bne.w	8005d44 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	7c5b      	ldrb	r3, [r3, #17]
 8005bc2:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8005bc4:	68ba      	ldr	r2, [r7, #8]
 8005bc6:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	69fa      	ldr	r2, [r7, #28]
 8005bcc:	0151      	lsls	r1, r2, #5
 8005bce:	6a3a      	ldr	r2, [r7, #32]
 8005bd0:	440a      	add	r2, r1
 8005bd2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8005bd6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005bda:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8005bdc:	69fb      	ldr	r3, [r7, #28]
 8005bde:	015a      	lsls	r2, r3, #5
 8005be0:	6a3b      	ldr	r3, [r7, #32]
 8005be2:	4413      	add	r3, r2
 8005be4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005be8:	68db      	ldr	r3, [r3, #12]
 8005bea:	69fa      	ldr	r2, [r7, #28]
 8005bec:	0151      	lsls	r1, r2, #5
 8005bee:	6a3a      	ldr	r2, [r7, #32]
 8005bf0:	440a      	add	r2, r1
 8005bf2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005bf6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005bfa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	79db      	ldrb	r3, [r3, #7]
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d123      	bne.n	8005c4c <USB_HC_StartXfer+0x2dc>
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	78db      	ldrb	r3, [r3, #3]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d11f      	bne.n	8005c4c <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	015a      	lsls	r2, r3, #5
 8005c10:	6a3b      	ldr	r3, [r7, #32]
 8005c12:	4413      	add	r3, r2
 8005c14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	69fa      	ldr	r2, [r7, #28]
 8005c1c:	0151      	lsls	r1, r2, #5
 8005c1e:	6a3a      	ldr	r2, [r7, #32]
 8005c20:	440a      	add	r2, r1
 8005c22:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c2a:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	015a      	lsls	r2, r3, #5
 8005c30:	6a3b      	ldr	r3, [r7, #32]
 8005c32:	4413      	add	r3, r2
 8005c34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c38:	68db      	ldr	r3, [r3, #12]
 8005c3a:	69fa      	ldr	r2, [r7, #28]
 8005c3c:	0151      	lsls	r1, r2, #5
 8005c3e:	6a3a      	ldr	r2, [r7, #32]
 8005c40:	440a      	add	r2, r1
 8005c42:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c4a:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	7c9b      	ldrb	r3, [r3, #18]
 8005c50:	2b01      	cmp	r3, #1
 8005c52:	d003      	beq.n	8005c5c <USB_HC_StartXfer+0x2ec>
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	7c9b      	ldrb	r3, [r3, #18]
 8005c58:	2b03      	cmp	r3, #3
 8005c5a:	d117      	bne.n	8005c8c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d113      	bne.n	8005c8c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	78db      	ldrb	r3, [r3, #3]
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d10f      	bne.n	8005c8c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005c6c:	69fb      	ldr	r3, [r7, #28]
 8005c6e:	015a      	lsls	r2, r3, #5
 8005c70:	6a3b      	ldr	r3, [r7, #32]
 8005c72:	4413      	add	r3, r2
 8005c74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	69fa      	ldr	r2, [r7, #28]
 8005c7c:	0151      	lsls	r1, r2, #5
 8005c7e:	6a3a      	ldr	r2, [r7, #32]
 8005c80:	440a      	add	r2, r1
 8005c82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c8a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	7c9b      	ldrb	r3, [r3, #18]
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d162      	bne.n	8005d5a <USB_HC_StartXfer+0x3ea>
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	78db      	ldrb	r3, [r3, #3]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d15e      	bne.n	8005d5a <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	3b01      	subs	r3, #1
 8005ca2:	2b03      	cmp	r3, #3
 8005ca4:	d858      	bhi.n	8005d58 <USB_HC_StartXfer+0x3e8>
 8005ca6:	a201      	add	r2, pc, #4	@ (adr r2, 8005cac <USB_HC_StartXfer+0x33c>)
 8005ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cac:	08005cbd 	.word	0x08005cbd
 8005cb0:	08005cdf 	.word	0x08005cdf
 8005cb4:	08005d01 	.word	0x08005d01
 8005cb8:	08005d23 	.word	0x08005d23
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	015a      	lsls	r2, r3, #5
 8005cc0:	6a3b      	ldr	r3, [r7, #32]
 8005cc2:	4413      	add	r3, r2
 8005cc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	69fa      	ldr	r2, [r7, #28]
 8005ccc:	0151      	lsls	r1, r2, #5
 8005cce:	6a3a      	ldr	r2, [r7, #32]
 8005cd0:	440a      	add	r2, r1
 8005cd2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005cd6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005cda:	6053      	str	r3, [r2, #4]
          break;
 8005cdc:	e03d      	b.n	8005d5a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8005cde:	69fb      	ldr	r3, [r7, #28]
 8005ce0:	015a      	lsls	r2, r3, #5
 8005ce2:	6a3b      	ldr	r3, [r7, #32]
 8005ce4:	4413      	add	r3, r2
 8005ce6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	69fa      	ldr	r2, [r7, #28]
 8005cee:	0151      	lsls	r1, r2, #5
 8005cf0:	6a3a      	ldr	r2, [r7, #32]
 8005cf2:	440a      	add	r2, r1
 8005cf4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005cf8:	f043 030e 	orr.w	r3, r3, #14
 8005cfc:	6053      	str	r3, [r2, #4]
          break;
 8005cfe:	e02c      	b.n	8005d5a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8005d00:	69fb      	ldr	r3, [r7, #28]
 8005d02:	015a      	lsls	r2, r3, #5
 8005d04:	6a3b      	ldr	r3, [r7, #32]
 8005d06:	4413      	add	r3, r2
 8005d08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	69fa      	ldr	r2, [r7, #28]
 8005d10:	0151      	lsls	r1, r2, #5
 8005d12:	6a3a      	ldr	r2, [r7, #32]
 8005d14:	440a      	add	r2, r1
 8005d16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005d1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005d1e:	6053      	str	r3, [r2, #4]
          break;
 8005d20:	e01b      	b.n	8005d5a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8005d22:	69fb      	ldr	r3, [r7, #28]
 8005d24:	015a      	lsls	r2, r3, #5
 8005d26:	6a3b      	ldr	r3, [r7, #32]
 8005d28:	4413      	add	r3, r2
 8005d2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	69fa      	ldr	r2, [r7, #28]
 8005d32:	0151      	lsls	r1, r2, #5
 8005d34:	6a3a      	ldr	r2, [r7, #32]
 8005d36:	440a      	add	r2, r1
 8005d38:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005d3c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005d40:	6053      	str	r3, [r2, #4]
          break;
 8005d42:	e00a      	b.n	8005d5a <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005d44:	69fb      	ldr	r3, [r7, #28]
 8005d46:	015a      	lsls	r2, r3, #5
 8005d48:	6a3b      	ldr	r3, [r7, #32]
 8005d4a:	4413      	add	r3, r2
 8005d4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d50:	461a      	mov	r2, r3
 8005d52:	2300      	movs	r3, #0
 8005d54:	6053      	str	r3, [r2, #4]
 8005d56:	e000      	b.n	8005d5a <USB_HC_StartXfer+0x3ea>
          break;
 8005d58:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005d5a:	69fb      	ldr	r3, [r7, #28]
 8005d5c:	015a      	lsls	r2, r3, #5
 8005d5e:	6a3b      	ldr	r3, [r7, #32]
 8005d60:	4413      	add	r3, r2
 8005d62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005d70:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	78db      	ldrb	r3, [r3, #3]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d004      	beq.n	8005d84 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d80:	613b      	str	r3, [r7, #16]
 8005d82:	e003      	b.n	8005d8c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005d8a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005d92:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	015a      	lsls	r2, r3, #5
 8005d98:	6a3b      	ldr	r3, [r7, #32]
 8005d9a:	4413      	add	r3, r2
 8005d9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005da0:	461a      	mov	r2, r3
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005da6:	79fb      	ldrb	r3, [r7, #7]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d003      	beq.n	8005db4 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8005dac:	2300      	movs	r3, #0
 8005dae:	e055      	b.n	8005e5c <USB_HC_StartXfer+0x4ec>
 8005db0:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	78db      	ldrb	r3, [r3, #3]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d14e      	bne.n	8005e5a <USB_HC_StartXfer+0x4ea>
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	6a1b      	ldr	r3, [r3, #32]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d04a      	beq.n	8005e5a <USB_HC_StartXfer+0x4ea>
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	79db      	ldrb	r3, [r3, #7]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d146      	bne.n	8005e5a <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	7c9b      	ldrb	r3, [r3, #18]
 8005dd0:	2b03      	cmp	r3, #3
 8005dd2:	d831      	bhi.n	8005e38 <USB_HC_StartXfer+0x4c8>
 8005dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8005ddc <USB_HC_StartXfer+0x46c>)
 8005dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dda:	bf00      	nop
 8005ddc:	08005ded 	.word	0x08005ded
 8005de0:	08005e11 	.word	0x08005e11
 8005de4:	08005ded 	.word	0x08005ded
 8005de8:	08005e11 	.word	0x08005e11
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	6a1b      	ldr	r3, [r3, #32]
 8005df0:	3303      	adds	r3, #3
 8005df2:	089b      	lsrs	r3, r3, #2
 8005df4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005df6:	8afa      	ldrh	r2, [r7, #22]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d91c      	bls.n	8005e3c <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	699b      	ldr	r3, [r3, #24]
 8005e06:	f043 0220 	orr.w	r2, r3, #32
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	619a      	str	r2, [r3, #24]
        }
        break;
 8005e0e:	e015      	b.n	8005e3c <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	6a1b      	ldr	r3, [r3, #32]
 8005e14:	3303      	adds	r3, #3
 8005e16:	089b      	lsrs	r3, r3, #2
 8005e18:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005e1a:	8afa      	ldrh	r2, [r7, #22]
 8005e1c:	6a3b      	ldr	r3, [r7, #32]
 8005e1e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e22:	691b      	ldr	r3, [r3, #16]
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d90a      	bls.n	8005e40 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	619a      	str	r2, [r3, #24]
        }
        break;
 8005e36:	e003      	b.n	8005e40 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8005e38:	bf00      	nop
 8005e3a:	e002      	b.n	8005e42 <USB_HC_StartXfer+0x4d2>
        break;
 8005e3c:	bf00      	nop
 8005e3e:	e000      	b.n	8005e42 <USB_HC_StartXfer+0x4d2>
        break;
 8005e40:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	6999      	ldr	r1, [r3, #24]
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	785a      	ldrb	r2, [r3, #1]
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	6a1b      	ldr	r3, [r3, #32]
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	2000      	movs	r0, #0
 8005e52:	9000      	str	r0, [sp, #0]
 8005e54:	68f8      	ldr	r0, [r7, #12]
 8005e56:	f7ff f9c3 	bl	80051e0 <USB_WritePacket>
  }

  return HAL_OK;
 8005e5a:	2300      	movs	r3, #0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3728      	adds	r7, #40	@ 0x28
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b085      	sub	sp, #20
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e76:	695b      	ldr	r3, [r3, #20]
 8005e78:	b29b      	uxth	r3, r3
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3714      	adds	r7, #20
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr

08005e86 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005e86:	b480      	push	{r7}
 8005e88:	b089      	sub	sp, #36	@ 0x24
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6078      	str	r0, [r7, #4]
 8005e8e:	460b      	mov	r3, r1
 8005e90:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8005e96:	78fb      	ldrb	r3, [r7, #3]
 8005e98:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	015a      	lsls	r2, r3, #5
 8005ea2:	69fb      	ldr	r3, [r7, #28]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	0c9b      	lsrs	r3, r3, #18
 8005eae:	f003 0303 	and.w	r3, r3, #3
 8005eb2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	015a      	lsls	r2, r3, #5
 8005eb8:	69fb      	ldr	r3, [r7, #28]
 8005eba:	4413      	add	r3, r2
 8005ebc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	0fdb      	lsrs	r3, r3, #31
 8005ec4:	f003 0301 	and.w	r3, r3, #1
 8005ec8:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	015a      	lsls	r2, r3, #5
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	4413      	add	r3, r2
 8005ed2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	0fdb      	lsrs	r3, r3, #31
 8005eda:	f003 0301 	and.w	r3, r3, #1
 8005ede:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	f003 0320 	and.w	r3, r3, #32
 8005ee8:	2b20      	cmp	r3, #32
 8005eea:	d10d      	bne.n	8005f08 <USB_HC_Halt+0x82>
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d10a      	bne.n	8005f08 <USB_HC_Halt+0x82>
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d005      	beq.n	8005f04 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d002      	beq.n	8005f04 <USB_HC_Halt+0x7e>
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	2b03      	cmp	r3, #3
 8005f02:	d101      	bne.n	8005f08 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8005f04:	2300      	movs	r3, #0
 8005f06:	e0d8      	b.n	80060ba <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d002      	beq.n	8005f14 <USB_HC_Halt+0x8e>
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	d173      	bne.n	8005ffc <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005f14:	69bb      	ldr	r3, [r7, #24]
 8005f16:	015a      	lsls	r2, r3, #5
 8005f18:	69fb      	ldr	r3, [r7, #28]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	69ba      	ldr	r2, [r7, #24]
 8005f24:	0151      	lsls	r1, r2, #5
 8005f26:	69fa      	ldr	r2, [r7, #28]
 8005f28:	440a      	add	r2, r1
 8005f2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f2e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005f32:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f003 0320 	and.w	r3, r3, #32
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d14a      	bne.n	8005fd6 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f44:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d133      	bne.n	8005fb4 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005f4c:	69bb      	ldr	r3, [r7, #24]
 8005f4e:	015a      	lsls	r2, r3, #5
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	4413      	add	r3, r2
 8005f54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	69ba      	ldr	r2, [r7, #24]
 8005f5c:	0151      	lsls	r1, r2, #5
 8005f5e:	69fa      	ldr	r2, [r7, #28]
 8005f60:	440a      	add	r2, r1
 8005f62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f66:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005f6a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005f6c:	69bb      	ldr	r3, [r7, #24]
 8005f6e:	015a      	lsls	r2, r3, #5
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	4413      	add	r3, r2
 8005f74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	69ba      	ldr	r2, [r7, #24]
 8005f7c:	0151      	lsls	r1, r2, #5
 8005f7e:	69fa      	ldr	r2, [r7, #28]
 8005f80:	440a      	add	r2, r1
 8005f82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005f8a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	3301      	adds	r3, #1
 8005f90:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005f98:	d82e      	bhi.n	8005ff8 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005f9a:	69bb      	ldr	r3, [r7, #24]
 8005f9c:	015a      	lsls	r2, r3, #5
 8005f9e:	69fb      	ldr	r3, [r7, #28]
 8005fa0:	4413      	add	r3, r2
 8005fa2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005fac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005fb0:	d0ec      	beq.n	8005f8c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005fb2:	e081      	b.n	80060b8 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005fb4:	69bb      	ldr	r3, [r7, #24]
 8005fb6:	015a      	lsls	r2, r3, #5
 8005fb8:	69fb      	ldr	r3, [r7, #28]
 8005fba:	4413      	add	r3, r2
 8005fbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	69ba      	ldr	r2, [r7, #24]
 8005fc4:	0151      	lsls	r1, r2, #5
 8005fc6:	69fa      	ldr	r2, [r7, #28]
 8005fc8:	440a      	add	r2, r1
 8005fca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005fce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005fd2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005fd4:	e070      	b.n	80060b8 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005fd6:	69bb      	ldr	r3, [r7, #24]
 8005fd8:	015a      	lsls	r2, r3, #5
 8005fda:	69fb      	ldr	r3, [r7, #28]
 8005fdc:	4413      	add	r3, r2
 8005fde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	69ba      	ldr	r2, [r7, #24]
 8005fe6:	0151      	lsls	r1, r2, #5
 8005fe8:	69fa      	ldr	r2, [r7, #28]
 8005fea:	440a      	add	r2, r1
 8005fec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005ff0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005ff4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ff6:	e05f      	b.n	80060b8 <USB_HC_Halt+0x232>
            break;
 8005ff8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ffa:	e05d      	b.n	80060b8 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005ffc:	69bb      	ldr	r3, [r7, #24]
 8005ffe:	015a      	lsls	r2, r3, #5
 8006000:	69fb      	ldr	r3, [r7, #28]
 8006002:	4413      	add	r3, r2
 8006004:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	69ba      	ldr	r2, [r7, #24]
 800600c:	0151      	lsls	r1, r2, #5
 800600e:	69fa      	ldr	r2, [r7, #28]
 8006010:	440a      	add	r2, r1
 8006012:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006016:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800601a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006022:	691b      	ldr	r3, [r3, #16]
 8006024:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006028:	2b00      	cmp	r3, #0
 800602a:	d133      	bne.n	8006094 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800602c:	69bb      	ldr	r3, [r7, #24]
 800602e:	015a      	lsls	r2, r3, #5
 8006030:	69fb      	ldr	r3, [r7, #28]
 8006032:	4413      	add	r3, r2
 8006034:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	69ba      	ldr	r2, [r7, #24]
 800603c:	0151      	lsls	r1, r2, #5
 800603e:	69fa      	ldr	r2, [r7, #28]
 8006040:	440a      	add	r2, r1
 8006042:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006046:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800604a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800604c:	69bb      	ldr	r3, [r7, #24]
 800604e:	015a      	lsls	r2, r3, #5
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	4413      	add	r3, r2
 8006054:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	69ba      	ldr	r2, [r7, #24]
 800605c:	0151      	lsls	r1, r2, #5
 800605e:	69fa      	ldr	r2, [r7, #28]
 8006060:	440a      	add	r2, r1
 8006062:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006066:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800606a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	3301      	adds	r3, #1
 8006070:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006078:	d81d      	bhi.n	80060b6 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800607a:	69bb      	ldr	r3, [r7, #24]
 800607c:	015a      	lsls	r2, r3, #5
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	4413      	add	r3, r2
 8006082:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800608c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006090:	d0ec      	beq.n	800606c <USB_HC_Halt+0x1e6>
 8006092:	e011      	b.n	80060b8 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	015a      	lsls	r2, r3, #5
 8006098:	69fb      	ldr	r3, [r7, #28]
 800609a:	4413      	add	r3, r2
 800609c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	69ba      	ldr	r2, [r7, #24]
 80060a4:	0151      	lsls	r1, r2, #5
 80060a6:	69fa      	ldr	r2, [r7, #28]
 80060a8:	440a      	add	r2, r1
 80060aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80060ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80060b2:	6013      	str	r3, [r2, #0]
 80060b4:	e000      	b.n	80060b8 <USB_HC_Halt+0x232>
          break;
 80060b6:	bf00      	nop
    }
  }

  return HAL_OK;
 80060b8:	2300      	movs	r3, #0
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3724      	adds	r7, #36	@ 0x24
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr
	...

080060c8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b087      	sub	sp, #28
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
 80060d0:	460b      	mov	r3, r1
 80060d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80060d8:	78fb      	ldrb	r3, [r7, #3]
 80060da:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80060dc:	2301      	movs	r3, #1
 80060de:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	04da      	lsls	r2, r3, #19
 80060e4:	4b15      	ldr	r3, [pc, #84]	@ (800613c <USB_DoPing+0x74>)
 80060e6:	4013      	ands	r3, r2
 80060e8:	693a      	ldr	r2, [r7, #16]
 80060ea:	0151      	lsls	r1, r2, #5
 80060ec:	697a      	ldr	r2, [r7, #20]
 80060ee:	440a      	add	r2, r1
 80060f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80060f4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80060f8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	015a      	lsls	r2, r3, #5
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	4413      	add	r3, r2
 8006102:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006110:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006118:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	015a      	lsls	r2, r3, #5
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	4413      	add	r3, r2
 8006122:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006126:	461a      	mov	r2, r3
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800612c:	2300      	movs	r3, #0
}
 800612e:	4618      	mov	r0, r3
 8006130:	371c      	adds	r7, #28
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr
 800613a:	bf00      	nop
 800613c:	1ff80000 	.word	0x1ff80000

08006140 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b088      	sub	sp, #32
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8006148:	2300      	movs	r3, #0
 800614a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8006150:	2300      	movs	r3, #0
 8006152:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	f7fe ff86 	bl	8005066 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800615a:	2110      	movs	r1, #16
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f7fe ffdf 	bl	8005120 <USB_FlushTxFifo>
 8006162:	4603      	mov	r3, r0
 8006164:	2b00      	cmp	r3, #0
 8006166:	d001      	beq.n	800616c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f7ff f809 	bl	8005184 <USB_FlushRxFifo>
 8006172:	4603      	mov	r3, r0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d001      	beq.n	800617c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800617c:	2300      	movs	r3, #0
 800617e:	61bb      	str	r3, [r7, #24]
 8006180:	e01f      	b.n	80061c2 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8006182:	69bb      	ldr	r3, [r7, #24]
 8006184:	015a      	lsls	r2, r3, #5
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	4413      	add	r3, r2
 800618a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006198:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80061a0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80061a8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80061aa:	69bb      	ldr	r3, [r7, #24]
 80061ac:	015a      	lsls	r2, r3, #5
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	4413      	add	r3, r2
 80061b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061b6:	461a      	mov	r2, r3
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80061bc:	69bb      	ldr	r3, [r7, #24]
 80061be:	3301      	adds	r3, #1
 80061c0:	61bb      	str	r3, [r7, #24]
 80061c2:	69bb      	ldr	r3, [r7, #24]
 80061c4:	2b0f      	cmp	r3, #15
 80061c6:	d9dc      	bls.n	8006182 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80061c8:	2300      	movs	r3, #0
 80061ca:	61bb      	str	r3, [r7, #24]
 80061cc:	e034      	b.n	8006238 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80061ce:	69bb      	ldr	r3, [r7, #24]
 80061d0:	015a      	lsls	r2, r3, #5
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	4413      	add	r3, r2
 80061d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80061e4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80061ec:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80061f4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	015a      	lsls	r2, r3, #5
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	4413      	add	r3, r2
 80061fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006202:	461a      	mov	r2, r3
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	3301      	adds	r3, #1
 800620c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006214:	d80c      	bhi.n	8006230 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006216:	69bb      	ldr	r3, [r7, #24]
 8006218:	015a      	lsls	r2, r3, #5
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	4413      	add	r3, r2
 800621e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006228:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800622c:	d0ec      	beq.n	8006208 <USB_StopHost+0xc8>
 800622e:	e000      	b.n	8006232 <USB_StopHost+0xf2>
        break;
 8006230:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006232:	69bb      	ldr	r3, [r7, #24]
 8006234:	3301      	adds	r3, #1
 8006236:	61bb      	str	r3, [r7, #24]
 8006238:	69bb      	ldr	r3, [r7, #24]
 800623a:	2b0f      	cmp	r3, #15
 800623c:	d9c7      	bls.n	80061ce <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006244:	461a      	mov	r2, r3
 8006246:	f04f 33ff 	mov.w	r3, #4294967295
 800624a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f04f 32ff 	mov.w	r2, #4294967295
 8006252:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f7fe fef5 	bl	8005044 <USB_EnableGlobalInt>

  return ret;
 800625a:	7ffb      	ldrb	r3, [r7, #31]
}
 800625c:	4618      	mov	r0, r3
 800625e:	3720      	adds	r7, #32
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}

08006264 <Sys_Init>:
#include "stm32f4xx_hal_rcc.h"
#include "usb_host.h"
#include "Sys_Prv.h"

void Sys_Init(void)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	af00      	add	r7, sp, #0
	HAL_Init();
 8006268:	f7fa faba 	bl	80007e0 <HAL_Init>
	SystemClock_Config();
 800626c:	f000 f80a 	bl	8006284 <SystemClock_Config>
	MX_GPIO_Init();
 8006270:	f000 f872 	bl	8006358 <MX_GPIO_Init>
	HAL_Delay(100);
 8006274:	2064      	movs	r0, #100	@ 0x64
 8006276:	f7fa faf5 	bl	8000864 <HAL_Delay>
	MX_USB_HOST_Init();
 800627a:	f005 fbad 	bl	800b9d8 <MX_USB_HOST_Init>
}
 800627e:	bf00      	nop
 8006280:	bd80      	pop	{r7, pc}
	...

08006284 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */

void SystemClock_Config(void)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b094      	sub	sp, #80	@ 0x50
 8006288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800628a:	f107 0320 	add.w	r3, r7, #32
 800628e:	2230      	movs	r2, #48	@ 0x30
 8006290:	2100      	movs	r1, #0
 8006292:	4618      	mov	r0, r3
 8006294:	f005 ff56 	bl	800c144 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006298:	f107 030c 	add.w	r3, r7, #12
 800629c:	2200      	movs	r2, #0
 800629e:	601a      	str	r2, [r3, #0]
 80062a0:	605a      	str	r2, [r3, #4]
 80062a2:	609a      	str	r2, [r3, #8]
 80062a4:	60da      	str	r2, [r3, #12]
 80062a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80062a8:	2300      	movs	r3, #0
 80062aa:	60bb      	str	r3, [r7, #8]
 80062ac:	4b28      	ldr	r3, [pc, #160]	@ (8006350 <SystemClock_Config+0xcc>)
 80062ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062b0:	4a27      	ldr	r2, [pc, #156]	@ (8006350 <SystemClock_Config+0xcc>)
 80062b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80062b8:	4b25      	ldr	r3, [pc, #148]	@ (8006350 <SystemClock_Config+0xcc>)
 80062ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062c0:	60bb      	str	r3, [r7, #8]
 80062c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80062c4:	2300      	movs	r3, #0
 80062c6:	607b      	str	r3, [r7, #4]
 80062c8:	4b22      	ldr	r3, [pc, #136]	@ (8006354 <SystemClock_Config+0xd0>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a21      	ldr	r2, [pc, #132]	@ (8006354 <SystemClock_Config+0xd0>)
 80062ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80062d2:	6013      	str	r3, [r2, #0]
 80062d4:	4b1f      	ldr	r3, [pc, #124]	@ (8006354 <SystemClock_Config+0xd0>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80062dc:	607b      	str	r3, [r7, #4]
 80062de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80062e0:	2301      	movs	r3, #1
 80062e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80062e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80062e8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80062ea:	2302      	movs	r3, #2
 80062ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80062ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80062f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80062f4:	2304      	movs	r3, #4
 80062f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80062f8:	23a8      	movs	r3, #168	@ 0xa8
 80062fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80062fc:	2302      	movs	r3, #2
 80062fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8006300:	2307      	movs	r3, #7
 8006302:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006304:	f107 0320 	add.w	r3, r7, #32
 8006308:	4618      	mov	r0, r3
 800630a:	f7fc ff09 	bl	8003120 <HAL_RCC_OscConfig>
 800630e:	4603      	mov	r3, r0
 8006310:	2b00      	cmp	r3, #0
 8006312:	d001      	beq.n	8006318 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8006314:	f000 f8a8 	bl	8006468 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006318:	230f      	movs	r3, #15
 800631a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800631c:	2302      	movs	r3, #2
 800631e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006320:	2300      	movs	r3, #0
 8006322:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006324:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8006328:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800632a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800632e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8006330:	f107 030c 	add.w	r3, r7, #12
 8006334:	2105      	movs	r1, #5
 8006336:	4618      	mov	r0, r3
 8006338:	f7fd f96a 	bl	8003610 <HAL_RCC_ClockConfig>
 800633c:	4603      	mov	r3, r0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d001      	beq.n	8006346 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8006342:	f000 f891 	bl	8006468 <Error_Handler>
  }
}
 8006346:	bf00      	nop
 8006348:	3750      	adds	r7, #80	@ 0x50
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	40023800 	.word	0x40023800
 8006354:	40007000 	.word	0x40007000

08006358 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
 void MX_GPIO_Init(void)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b08a      	sub	sp, #40	@ 0x28
 800635c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800635e:	f107 0314 	add.w	r3, r7, #20
 8006362:	2200      	movs	r2, #0
 8006364:	601a      	str	r2, [r3, #0]
 8006366:	605a      	str	r2, [r3, #4]
 8006368:	609a      	str	r2, [r3, #8]
 800636a:	60da      	str	r2, [r3, #12]
 800636c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800636e:	2300      	movs	r3, #0
 8006370:	613b      	str	r3, [r7, #16]
 8006372:	4b39      	ldr	r3, [pc, #228]	@ (8006458 <MX_GPIO_Init+0x100>)
 8006374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006376:	4a38      	ldr	r2, [pc, #224]	@ (8006458 <MX_GPIO_Init+0x100>)
 8006378:	f043 0304 	orr.w	r3, r3, #4
 800637c:	6313      	str	r3, [r2, #48]	@ 0x30
 800637e:	4b36      	ldr	r3, [pc, #216]	@ (8006458 <MX_GPIO_Init+0x100>)
 8006380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006382:	f003 0304 	and.w	r3, r3, #4
 8006386:	613b      	str	r3, [r7, #16]
 8006388:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800638a:	2300      	movs	r3, #0
 800638c:	60fb      	str	r3, [r7, #12]
 800638e:	4b32      	ldr	r3, [pc, #200]	@ (8006458 <MX_GPIO_Init+0x100>)
 8006390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006392:	4a31      	ldr	r2, [pc, #196]	@ (8006458 <MX_GPIO_Init+0x100>)
 8006394:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006398:	6313      	str	r3, [r2, #48]	@ 0x30
 800639a:	4b2f      	ldr	r3, [pc, #188]	@ (8006458 <MX_GPIO_Init+0x100>)
 800639c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800639e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063a2:	60fb      	str	r3, [r7, #12]
 80063a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80063a6:	2300      	movs	r3, #0
 80063a8:	60bb      	str	r3, [r7, #8]
 80063aa:	4b2b      	ldr	r3, [pc, #172]	@ (8006458 <MX_GPIO_Init+0x100>)
 80063ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ae:	4a2a      	ldr	r2, [pc, #168]	@ (8006458 <MX_GPIO_Init+0x100>)
 80063b0:	f043 0302 	orr.w	r3, r3, #2
 80063b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80063b6:	4b28      	ldr	r3, [pc, #160]	@ (8006458 <MX_GPIO_Init+0x100>)
 80063b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ba:	f003 0302 	and.w	r3, r3, #2
 80063be:	60bb      	str	r3, [r7, #8]
 80063c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80063c2:	2300      	movs	r3, #0
 80063c4:	607b      	str	r3, [r7, #4]
 80063c6:	4b24      	ldr	r3, [pc, #144]	@ (8006458 <MX_GPIO_Init+0x100>)
 80063c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ca:	4a23      	ldr	r2, [pc, #140]	@ (8006458 <MX_GPIO_Init+0x100>)
 80063cc:	f043 0301 	orr.w	r3, r3, #1
 80063d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80063d2:	4b21      	ldr	r3, [pc, #132]	@ (8006458 <MX_GPIO_Init+0x100>)
 80063d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063d6:	f003 0301 	and.w	r3, r3, #1
 80063da:	607b      	str	r3, [r7, #4]
 80063dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80063de:	2300      	movs	r3, #0
 80063e0:	603b      	str	r3, [r7, #0]
 80063e2:	4b1d      	ldr	r3, [pc, #116]	@ (8006458 <MX_GPIO_Init+0x100>)
 80063e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063e6:	4a1c      	ldr	r2, [pc, #112]	@ (8006458 <MX_GPIO_Init+0x100>)
 80063e8:	f043 0308 	orr.w	r3, r3, #8
 80063ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80063ee:	4b1a      	ldr	r3, [pc, #104]	@ (8006458 <MX_GPIO_Init+0x100>)
 80063f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063f2:	f003 0308 	and.w	r3, r3, #8
 80063f6:	603b      	str	r3, [r7, #0]
 80063f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80063fa:	2201      	movs	r2, #1
 80063fc:	2101      	movs	r1, #1
 80063fe:	4817      	ldr	r0, [pc, #92]	@ (800645c <MX_GPIO_Init+0x104>)
 8006400:	f7fa fd64 	bl	8000ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8006404:	2301      	movs	r3, #1
 8006406:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006408:	2301      	movs	r3, #1
 800640a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800640c:	2300      	movs	r3, #0
 800640e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006410:	2300      	movs	r3, #0
 8006412:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8006414:	f107 0314 	add.w	r3, r7, #20
 8006418:	4619      	mov	r1, r3
 800641a:	4810      	ldr	r0, [pc, #64]	@ (800645c <MX_GPIO_Init+0x104>)
 800641c:	f7fa fbba 	bl	8000b94 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8006420:	2304      	movs	r3, #4
 8006422:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006424:	2300      	movs	r3, #0
 8006426:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006428:	2300      	movs	r3, #0
 800642a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800642c:	f107 0314 	add.w	r3, r7, #20
 8006430:	4619      	mov	r1, r3
 8006432:	480b      	ldr	r0, [pc, #44]	@ (8006460 <MX_GPIO_Init+0x108>)
 8006434:	f7fa fbae 	bl	8000b94 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8006438:	2320      	movs	r3, #32
 800643a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800643c:	2300      	movs	r3, #0
 800643e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006440:	2300      	movs	r3, #0
 8006442:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8006444:	f107 0314 	add.w	r3, r7, #20
 8006448:	4619      	mov	r1, r3
 800644a:	4806      	ldr	r0, [pc, #24]	@ (8006464 <MX_GPIO_Init+0x10c>)
 800644c:	f7fa fba2 	bl	8000b94 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8006450:	bf00      	nop
 8006452:	3728      	adds	r7, #40	@ 0x28
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}
 8006458:	40023800 	.word	0x40023800
 800645c:	40020800 	.word	0x40020800
 8006460:	40020400 	.word	0x40020400
 8006464:	40020c00 	.word	0x40020c00

08006468 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006468:	b480      	push	{r7}
 800646a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800646c:	b672      	cpsid	i
}
 800646e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006470:	bf00      	nop
 8006472:	e7fd      	b.n	8006470 <Error_Handler+0x8>

08006474 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006484:	2b80      	cmp	r3, #128	@ 0x80
 8006486:	bf0c      	ite	eq
 8006488:	2301      	moveq	r3, #1
 800648a:	2300      	movne	r3, #0
 800648c:	b2db      	uxtb	r3, r3
}
 800648e:	4618      	mov	r0, r3
 8006490:	370c      	adds	r7, #12
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr

0800649a <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800649a:	b480      	push	{r7}
 800649c:	b083      	sub	sp, #12
 800649e:	af00      	add	r7, sp, #0
 80064a0:	6078      	str	r0, [r7, #4]
 80064a2:	460b      	mov	r3, r1
 80064a4:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80064a6:	78fa      	ldrb	r2, [r7, #3]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	605a      	str	r2, [r3, #4]
}
 80064ac:	bf00      	nop
 80064ae:	370c      	adds	r7, #12
 80064b0:	46bd      	mov	sp, r7
 80064b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b6:	4770      	bx	lr

080064b8 <USART_Init>:
 * Returns:
 *   - USART_InitSuccess on success
 *   - Error codes on invalid args, HAL init failure, queue creation failure, etc.
 */
USART_Err_St_t USART_Init(USART_Num_t USART_Num)
{
 80064b8:	b590      	push	{r4, r7, lr}
 80064ba:	b089      	sub	sp, #36	@ 0x24
 80064bc:	af00      	add	r7, sp, #0
 80064be:	4603      	mov	r3, r0
 80064c0:	71fb      	strb	r3, [r7, #7]
	USART_Err_St_t USART_Err_Ret = USART_InitSuccess;
 80064c2:	2302      	movs	r3, #2
 80064c4:	77fb      	strb	r3, [r7, #31]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064c6:	f107 0308 	add.w	r3, r7, #8
 80064ca:	2200      	movs	r2, #0
 80064cc:	601a      	str	r2, [r3, #0]
 80064ce:	605a      	str	r2, [r3, #4]
 80064d0:	609a      	str	r2, [r3, #8]
 80064d2:	60da      	str	r2, [r3, #12]
 80064d4:	611a      	str	r2, [r3, #16]

	/* 1) Validate argument: USART_Num must be within configured range. */
	if(USART_Num >= USART_MAX_NUM)
 80064d6:	79fb      	ldrb	r3, [r7, #7]
 80064d8:	2b05      	cmp	r3, #5
 80064da:	d902      	bls.n	80064e2 <USART_Init+0x2a>
	{
		USART_Err_Ret = USART_Invalid_Arg;
 80064dc:	2303      	movs	r3, #3
 80064de:	77fb      	strb	r3, [r7, #31]
 80064e0:	e12f      	b.n	8006742 <USART_Init+0x28a>
	}
	else
	{
		/* 2) Enable USART peripheral clock. */
		usart_clk_enable(USART_Num);
 80064e2:	79fb      	ldrb	r3, [r7, #7]
 80064e4:	4618      	mov	r0, r3
 80064e6:	f000 f9ed 	bl	80068c4 <usart_clk_enable>

		/* 3) Enable GPIO clocks for configured TX/RX ports. */
		usart_gpio_clk_enable(USART_Pin_Config[USART_Num].Tx_Port);
 80064ea:	79fa      	ldrb	r2, [r7, #7]
 80064ec:	4997      	ldr	r1, [pc, #604]	@ (800674c <USART_Init+0x294>)
 80064ee:	4613      	mov	r3, r2
 80064f0:	005b      	lsls	r3, r3, #1
 80064f2:	4413      	add	r3, r2
 80064f4:	009b      	lsls	r3, r3, #2
 80064f6:	440b      	add	r3, r1
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4618      	mov	r0, r3
 80064fc:	f000 fa5e 	bl	80069bc <usart_gpio_clk_enable>
		usart_gpio_clk_enable(USART_Pin_Config[USART_Num].Rx_Port);
 8006500:	79fa      	ldrb	r2, [r7, #7]
 8006502:	4992      	ldr	r1, [pc, #584]	@ (800674c <USART_Init+0x294>)
 8006504:	4613      	mov	r3, r2
 8006506:	005b      	lsls	r3, r3, #1
 8006508:	4413      	add	r3, r2
 800650a:	009b      	lsls	r3, r3, #2
 800650c:	440b      	add	r3, r1
 800650e:	3304      	adds	r3, #4
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4618      	mov	r0, r3
 8006514:	f000 fa52 	bl	80069bc <usart_gpio_clk_enable>

		/* 4) Configure TX pin as Alternate Function Push-Pull. */
		GPIO_InitStruct.Pin = USART_Pin_Config[USART_Num].Tx_Pin;
 8006518:	79fa      	ldrb	r2, [r7, #7]
 800651a:	498c      	ldr	r1, [pc, #560]	@ (800674c <USART_Init+0x294>)
 800651c:	4613      	mov	r3, r2
 800651e:	005b      	lsls	r3, r3, #1
 8006520:	4413      	add	r3, r2
 8006522:	009b      	lsls	r3, r3, #2
 8006524:	440b      	add	r3, r1
 8006526:	3308      	adds	r3, #8
 8006528:	881b      	ldrh	r3, [r3, #0]
 800652a:	60bb      	str	r3, [r7, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800652c:	2302      	movs	r3, #2
 800652e:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006530:	2300      	movs	r3, #0
 8006532:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006534:	2303      	movs	r3, #3
 8006536:	617b      	str	r3, [r7, #20]

		/* Select AF mapping: USART1/2/3 use AF7, UART4/5/USART6 often AF8 on STM32F4. */
		if((USART_Num == USART_NUM_1) || (USART_Num == USART_NUM_2) || (USART_Num == USART_NUM_3))
 8006538:	79fb      	ldrb	r3, [r7, #7]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d005      	beq.n	800654a <USART_Init+0x92>
 800653e:	79fb      	ldrb	r3, [r7, #7]
 8006540:	2b01      	cmp	r3, #1
 8006542:	d002      	beq.n	800654a <USART_Init+0x92>
 8006544:	79fb      	ldrb	r3, [r7, #7]
 8006546:	2b02      	cmp	r3, #2
 8006548:	d102      	bne.n	8006550 <USART_Init+0x98>
		{
			GPIO_InitStruct.Alternate = USART_GPIO_AF7;
 800654a:	2307      	movs	r3, #7
 800654c:	61bb      	str	r3, [r7, #24]
 800654e:	e001      	b.n	8006554 <USART_Init+0x9c>
		}
		else
		{
			GPIO_InitStruct.Alternate = USART_GPIO_AF8;
 8006550:	2308      	movs	r3, #8
 8006552:	61bb      	str	r3, [r7, #24]
		}

		HAL_GPIO_Init(USART_Pin_Config[USART_Num].Tx_Port, &GPIO_InitStruct);
 8006554:	79fa      	ldrb	r2, [r7, #7]
 8006556:	497d      	ldr	r1, [pc, #500]	@ (800674c <USART_Init+0x294>)
 8006558:	4613      	mov	r3, r2
 800655a:	005b      	lsls	r3, r3, #1
 800655c:	4413      	add	r3, r2
 800655e:	009b      	lsls	r3, r3, #2
 8006560:	440b      	add	r3, r1
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f107 0208 	add.w	r2, r7, #8
 8006568:	4611      	mov	r1, r2
 800656a:	4618      	mov	r0, r3
 800656c:	f7fa fb12 	bl	8000b94 <HAL_GPIO_Init>

		/* Configure RX pin with the same AF parameters (Pin field changed only). */
		GPIO_InitStruct.Pin = USART_Pin_Config[USART_Num].Rx_Pin;
 8006570:	79fa      	ldrb	r2, [r7, #7]
 8006572:	4976      	ldr	r1, [pc, #472]	@ (800674c <USART_Init+0x294>)
 8006574:	4613      	mov	r3, r2
 8006576:	005b      	lsls	r3, r3, #1
 8006578:	4413      	add	r3, r2
 800657a:	009b      	lsls	r3, r3, #2
 800657c:	440b      	add	r3, r1
 800657e:	330a      	adds	r3, #10
 8006580:	881b      	ldrh	r3, [r3, #0]
 8006582:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_Init(USART_Pin_Config[USART_Num].Rx_Port, &GPIO_InitStruct);
 8006584:	79fa      	ldrb	r2, [r7, #7]
 8006586:	4971      	ldr	r1, [pc, #452]	@ (800674c <USART_Init+0x294>)
 8006588:	4613      	mov	r3, r2
 800658a:	005b      	lsls	r3, r3, #1
 800658c:	4413      	add	r3, r2
 800658e:	009b      	lsls	r3, r3, #2
 8006590:	440b      	add	r3, r1
 8006592:	3304      	adds	r3, #4
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f107 0208 	add.w	r2, r7, #8
 800659a:	4611      	mov	r1, r2
 800659c:	4618      	mov	r0, r3
 800659e:	f7fa faf9 	bl	8000b94 <HAL_GPIO_Init>

		/* 5) Fill HAL handle init parameters from configuration tables. */
		USART_Handler[USART_Num].Instance          = USART_Base_Num[USART_Num];
 80065a2:	79fb      	ldrb	r3, [r7, #7]
 80065a4:	79fa      	ldrb	r2, [r7, #7]
 80065a6:	496a      	ldr	r1, [pc, #424]	@ (8006750 <USART_Init+0x298>)
 80065a8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80065ac:	4869      	ldr	r0, [pc, #420]	@ (8006754 <USART_Init+0x29c>)
 80065ae:	4613      	mov	r3, r2
 80065b0:	00db      	lsls	r3, r3, #3
 80065b2:	4413      	add	r3, r2
 80065b4:	00db      	lsls	r3, r3, #3
 80065b6:	4403      	add	r3, r0
 80065b8:	6019      	str	r1, [r3, #0]
		USART_Handler[USART_Num].Init.BaudRate     = USART_Config[USART_Num].BaudRate;
 80065ba:	79f9      	ldrb	r1, [r7, #7]
 80065bc:	79fa      	ldrb	r2, [r7, #7]
 80065be:	4866      	ldr	r0, [pc, #408]	@ (8006758 <USART_Init+0x2a0>)
 80065c0:	460b      	mov	r3, r1
 80065c2:	005b      	lsls	r3, r3, #1
 80065c4:	440b      	add	r3, r1
 80065c6:	009b      	lsls	r3, r3, #2
 80065c8:	4403      	add	r3, r0
 80065ca:	3304      	adds	r3, #4
 80065cc:	6819      	ldr	r1, [r3, #0]
 80065ce:	4861      	ldr	r0, [pc, #388]	@ (8006754 <USART_Init+0x29c>)
 80065d0:	4613      	mov	r3, r2
 80065d2:	00db      	lsls	r3, r3, #3
 80065d4:	4413      	add	r3, r2
 80065d6:	00db      	lsls	r3, r3, #3
 80065d8:	4403      	add	r3, r0
 80065da:	3304      	adds	r3, #4
 80065dc:	6019      	str	r1, [r3, #0]
		USART_Handler[USART_Num].Init.WordLength   = USART_Config[USART_Num].WordLength;
 80065de:	79fa      	ldrb	r2, [r7, #7]
 80065e0:	495d      	ldr	r1, [pc, #372]	@ (8006758 <USART_Init+0x2a0>)
 80065e2:	4613      	mov	r3, r2
 80065e4:	005b      	lsls	r3, r3, #1
 80065e6:	4413      	add	r3, r2
 80065e8:	009b      	lsls	r3, r3, #2
 80065ea:	440b      	add	r3, r1
 80065ec:	3302      	adds	r3, #2
 80065ee:	781b      	ldrb	r3, [r3, #0]
 80065f0:	79fa      	ldrb	r2, [r7, #7]
 80065f2:	4618      	mov	r0, r3
 80065f4:	4957      	ldr	r1, [pc, #348]	@ (8006754 <USART_Init+0x29c>)
 80065f6:	4613      	mov	r3, r2
 80065f8:	00db      	lsls	r3, r3, #3
 80065fa:	4413      	add	r3, r2
 80065fc:	00db      	lsls	r3, r3, #3
 80065fe:	440b      	add	r3, r1
 8006600:	3308      	adds	r3, #8
 8006602:	6018      	str	r0, [r3, #0]
		USART_Handler[USART_Num].Init.StopBits     = USART_Config[USART_Num].stop_bit;
 8006604:	79fa      	ldrb	r2, [r7, #7]
 8006606:	4954      	ldr	r1, [pc, #336]	@ (8006758 <USART_Init+0x2a0>)
 8006608:	4613      	mov	r3, r2
 800660a:	005b      	lsls	r3, r3, #1
 800660c:	4413      	add	r3, r2
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	440b      	add	r3, r1
 8006612:	781b      	ldrb	r3, [r3, #0]
 8006614:	79fa      	ldrb	r2, [r7, #7]
 8006616:	4618      	mov	r0, r3
 8006618:	494e      	ldr	r1, [pc, #312]	@ (8006754 <USART_Init+0x29c>)
 800661a:	4613      	mov	r3, r2
 800661c:	00db      	lsls	r3, r3, #3
 800661e:	4413      	add	r3, r2
 8006620:	00db      	lsls	r3, r3, #3
 8006622:	440b      	add	r3, r1
 8006624:	330c      	adds	r3, #12
 8006626:	6018      	str	r0, [r3, #0]
		USART_Handler[USART_Num].Init.Parity       = USART_Config[USART_Num].Parity;
 8006628:	79fa      	ldrb	r2, [r7, #7]
 800662a:	494b      	ldr	r1, [pc, #300]	@ (8006758 <USART_Init+0x2a0>)
 800662c:	4613      	mov	r3, r2
 800662e:	005b      	lsls	r3, r3, #1
 8006630:	4413      	add	r3, r2
 8006632:	009b      	lsls	r3, r3, #2
 8006634:	440b      	add	r3, r1
 8006636:	3301      	adds	r3, #1
 8006638:	781b      	ldrb	r3, [r3, #0]
 800663a:	79fa      	ldrb	r2, [r7, #7]
 800663c:	4618      	mov	r0, r3
 800663e:	4945      	ldr	r1, [pc, #276]	@ (8006754 <USART_Init+0x29c>)
 8006640:	4613      	mov	r3, r2
 8006642:	00db      	lsls	r3, r3, #3
 8006644:	4413      	add	r3, r2
 8006646:	00db      	lsls	r3, r3, #3
 8006648:	440b      	add	r3, r1
 800664a:	3310      	adds	r3, #16
 800664c:	6018      	str	r0, [r3, #0]
		USART_Handler[USART_Num].Init.Mode         = UART_MODE_TX_RX;
 800664e:	79fa      	ldrb	r2, [r7, #7]
 8006650:	4940      	ldr	r1, [pc, #256]	@ (8006754 <USART_Init+0x29c>)
 8006652:	4613      	mov	r3, r2
 8006654:	00db      	lsls	r3, r3, #3
 8006656:	4413      	add	r3, r2
 8006658:	00db      	lsls	r3, r3, #3
 800665a:	440b      	add	r3, r1
 800665c:	3314      	adds	r3, #20
 800665e:	220c      	movs	r2, #12
 8006660:	601a      	str	r2, [r3, #0]
		USART_Handler[USART_Num].Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 8006662:	79fa      	ldrb	r2, [r7, #7]
 8006664:	493b      	ldr	r1, [pc, #236]	@ (8006754 <USART_Init+0x29c>)
 8006666:	4613      	mov	r3, r2
 8006668:	00db      	lsls	r3, r3, #3
 800666a:	4413      	add	r3, r2
 800666c:	00db      	lsls	r3, r3, #3
 800666e:	440b      	add	r3, r1
 8006670:	3318      	adds	r3, #24
 8006672:	2200      	movs	r2, #0
 8006674:	601a      	str	r2, [r3, #0]
		USART_Handler[USART_Num].Init.OverSampling = USART_Config[USART_Num].OverSampling;
 8006676:	79f9      	ldrb	r1, [r7, #7]
 8006678:	79fa      	ldrb	r2, [r7, #7]
 800667a:	4837      	ldr	r0, [pc, #220]	@ (8006758 <USART_Init+0x2a0>)
 800667c:	460b      	mov	r3, r1
 800667e:	005b      	lsls	r3, r3, #1
 8006680:	440b      	add	r3, r1
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	4403      	add	r3, r0
 8006686:	3308      	adds	r3, #8
 8006688:	6819      	ldr	r1, [r3, #0]
 800668a:	4832      	ldr	r0, [pc, #200]	@ (8006754 <USART_Init+0x29c>)
 800668c:	4613      	mov	r3, r2
 800668e:	00db      	lsls	r3, r3, #3
 8006690:	4413      	add	r3, r2
 8006692:	00db      	lsls	r3, r3, #3
 8006694:	4403      	add	r3, r0
 8006696:	331c      	adds	r3, #28
 8006698:	6019      	str	r1, [r3, #0]

		/* 6) Initialize hardware via HAL. */
		if(HAL_UART_Init(&USART_Handler[USART_Num]) != HAL_OK)
 800669a:	79fa      	ldrb	r2, [r7, #7]
 800669c:	4613      	mov	r3, r2
 800669e:	00db      	lsls	r3, r3, #3
 80066a0:	4413      	add	r3, r2
 80066a2:	00db      	lsls	r3, r3, #3
 80066a4:	4a2b      	ldr	r2, [pc, #172]	@ (8006754 <USART_Init+0x29c>)
 80066a6:	4413      	add	r3, r2
 80066a8:	4618      	mov	r0, r3
 80066aa:	f7fd fca9 	bl	8004000 <HAL_UART_Init>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d001      	beq.n	80066b8 <USART_Init+0x200>
		{
			USART_Err_Ret = USART_InitFailed;
 80066b4:	2301      	movs	r3, #1
 80066b6:	77fb      	strb	r3, [r7, #31]
		}

		if( USART_Err_Ret == USART_InitSuccess)
 80066b8:	7ffb      	ldrb	r3, [r7, #31]
 80066ba:	2b02      	cmp	r3, #2
 80066bc:	d141      	bne.n	8006742 <USART_Init+0x28a>
		{
			/* 7) Create TX/RX queues (byte-sized elements). */
			USART_Tx_Buffer[USART_Num] =  xQueueCreate(USART_MAX_BUFF, sizeof(uint8_t));
 80066be:	79fc      	ldrb	r4, [r7, #7]
 80066c0:	2200      	movs	r2, #0
 80066c2:	2101      	movs	r1, #1
 80066c4:	20c8      	movs	r0, #200	@ 0xc8
 80066c6:	f002 fd0f 	bl	80090e8 <xQueueGenericCreate>
 80066ca:	4603      	mov	r3, r0
 80066cc:	4a23      	ldr	r2, [pc, #140]	@ (800675c <USART_Init+0x2a4>)
 80066ce:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			USART_Rx_Buffer[USART_Num] =  xQueueCreate(USART_MAX_BUFF, sizeof(uint8_t));
 80066d2:	79fc      	ldrb	r4, [r7, #7]
 80066d4:	2200      	movs	r2, #0
 80066d6:	2101      	movs	r1, #1
 80066d8:	20c8      	movs	r0, #200	@ 0xc8
 80066da:	f002 fd05 	bl	80090e8 <xQueueGenericCreate>
 80066de:	4603      	mov	r3, r0
 80066e0:	4a1f      	ldr	r2, [pc, #124]	@ (8006760 <USART_Init+0x2a8>)
 80066e2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]

			if( USART_Tx_Buffer[USART_Num] == NULL ||  USART_Rx_Buffer[USART_Num] == NULL)
 80066e6:	79fb      	ldrb	r3, [r7, #7]
 80066e8:	4a1c      	ldr	r2, [pc, #112]	@ (800675c <USART_Init+0x2a4>)
 80066ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d005      	beq.n	80066fe <USART_Init+0x246>
 80066f2:	79fb      	ldrb	r3, [r7, #7]
 80066f4:	4a1a      	ldr	r2, [pc, #104]	@ (8006760 <USART_Init+0x2a8>)
 80066f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d101      	bne.n	8006702 <USART_Init+0x24a>
			{
				USART_Err_Ret = USART_CreateBuff_Failed;
 80066fe:	2304      	movs	r3, #4
 8006700:	77fb      	strb	r3, [r7, #31]
			}

			/* 8) Configure NVIC only if at least one direction uses interrupts. */
#if  ((USART_RX_INT ==  ENABLE) || (USART_TX_INT ==  ENABLE))
			HAL_NVIC_SetPriority(USART_IRQ[USART_Num], USART_NVIC_GROUP_PRIORITY, USART_NVIC_SUB_PRIORITY);
 8006702:	79fb      	ldrb	r3, [r7, #7]
 8006704:	4a17      	ldr	r2, [pc, #92]	@ (8006764 <USART_Init+0x2ac>)
 8006706:	56d3      	ldrsb	r3, [r2, r3]
 8006708:	2204      	movs	r2, #4
 800670a:	2104      	movs	r1, #4
 800670c:	4618      	mov	r0, r3
 800670e:	f7fa f985 	bl	8000a1c <HAL_NVIC_SetPriority>
			HAL_NVIC_EnableIRQ(USART_IRQ[USART_Num]);
 8006712:	79fb      	ldrb	r3, [r7, #7]
 8006714:	4a13      	ldr	r2, [pc, #76]	@ (8006764 <USART_Init+0x2ac>)
 8006716:	56d3      	ldrsb	r3, [r2, r3]
 8006718:	4618      	mov	r0, r3
 800671a:	f7fa f99b 	bl	8000a54 <HAL_NVIC_EnableIRQ>
#endif

			/* 9) Start RX interrupt reception (one byte at a time) if enabled. */
#if (USART_RX_INT ==  ENABLE)
			HAL_UART_Receive_IT(&USART_Handler[USART_Num] , &USART_Rx_Byte[USART_Num], 1);
 800671e:	79fa      	ldrb	r2, [r7, #7]
 8006720:	4613      	mov	r3, r2
 8006722:	00db      	lsls	r3, r3, #3
 8006724:	4413      	add	r3, r2
 8006726:	00db      	lsls	r3, r3, #3
 8006728:	4a0a      	ldr	r2, [pc, #40]	@ (8006754 <USART_Init+0x29c>)
 800672a:	1898      	adds	r0, r3, r2
 800672c:	79fb      	ldrb	r3, [r7, #7]
 800672e:	4a0e      	ldr	r2, [pc, #56]	@ (8006768 <USART_Init+0x2b0>)
 8006730:	4413      	add	r3, r2
 8006732:	2201      	movs	r2, #1
 8006734:	4619      	mov	r1, r3
 8006736:	f7fd fcf3 	bl	8004120 <HAL_UART_Receive_IT>
#endif

			USART_Init_St[USART_Num] = USART_InitSuccess;
 800673a:	79fb      	ldrb	r3, [r7, #7]
 800673c:	4a0b      	ldr	r2, [pc, #44]	@ (800676c <USART_Init+0x2b4>)
 800673e:	2102      	movs	r1, #2
 8006740:	54d1      	strb	r1, [r2, r3]
		}
	}
	return USART_Err_Ret;
 8006742:	7ffb      	ldrb	r3, [r7, #31]
}
 8006744:	4618      	mov	r0, r3
 8006746:	3724      	adds	r7, #36	@ 0x24
 8006748:	46bd      	mov	sp, r7
 800674a:	bd90      	pop	{r4, r7, pc}
 800674c:	0800c2e8 	.word	0x0800c2e8
 8006750:	2000000c 	.word	0x2000000c
 8006754:	2000010c 	.word	0x2000010c
 8006758:	0800c330 	.word	0x0800c330
 800675c:	200002bc 	.word	0x200002bc
 8006760:	200002d4 	.word	0x200002d4
 8006764:	20000024 	.word	0x20000024
 8006768:	200002f4 	.word	0x200002f4
 800676c:	20000304 	.word	0x20000304

08006770 <USART_SendByte>:
 *  - USART_Tx_Ok: byte accepted (sent immediately or queued)
 *  - USART_Tx_Busy: queue full, byte rejected
 *  - USART_Not_Init / USART_Invalid_Arg: invalid usage
 */
USART_Err_St_t USART_SendByte(USART_Num_t USART_Num , uint8_t Tx_data)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b086      	sub	sp, #24
 8006774:	af00      	add	r7, sp, #0
 8006776:	4603      	mov	r3, r0
 8006778:	460a      	mov	r2, r1
 800677a:	71fb      	strb	r3, [r7, #7]
 800677c:	4613      	mov	r3, r2
 800677e:	71bb      	strb	r3, [r7, #6]
	USART_Err_St_t USART_Err_Ret =  USART_Tx_Ok;
 8006780:	2308      	movs	r3, #8
 8006782:	75fb      	strb	r3, [r7, #23]
	USART_TypeDef *USART_Instance = NULL ;
 8006784:	2300      	movs	r3, #0
 8006786:	613b      	str	r3, [r7, #16]

	/* Validate arguments. */
	if(USART_Num >= USART_MAX_NUM )
 8006788:	79fb      	ldrb	r3, [r7, #7]
 800678a:	2b05      	cmp	r3, #5
 800678c:	d902      	bls.n	8006794 <USART_SendByte+0x24>
	{
		USART_Err_Ret =  USART_Invalid_Arg;
 800678e:	2303      	movs	r3, #3
 8006790:	75fb      	strb	r3, [r7, #23]
 8006792:	e085      	b.n	80068a0 <USART_SendByte+0x130>
	}
	else if(USART_Init_St[USART_Num] == USART_Not_Init)
 8006794:	79fb      	ldrb	r3, [r7, #7]
 8006796:	4a45      	ldr	r2, [pc, #276]	@ (80068ac <USART_SendByte+0x13c>)
 8006798:	5cd3      	ldrb	r3, [r2, r3]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d102      	bne.n	80067a4 <USART_SendByte+0x34>
	{
		USART_Err_Ret =  USART_Not_Init;
 800679e:	2300      	movs	r3, #0
 80067a0:	75fb      	strb	r3, [r7, #23]
 80067a2:	e07d      	b.n	80068a0 <USART_SendByte+0x130>
	}
	else
	{
#if USART_TX_INT == DISABLE

		USART_Instance = USART_Handler[USART_Num].Instance;
 80067a4:	79fa      	ldrb	r2, [r7, #7]
 80067a6:	4942      	ldr	r1, [pc, #264]	@ (80068b0 <USART_SendByte+0x140>)
 80067a8:	4613      	mov	r3, r2
 80067aa:	00db      	lsls	r3, r3, #3
 80067ac:	4413      	add	r3, r2
 80067ae:	00db      	lsls	r3, r3, #3
 80067b0:	440b      	add	r3, r1
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	613b      	str	r3, [r7, #16]

		/* 1) Drain queued bytes into HW while TXE is ready. */
		while( (uxQueueMessagesWaiting(USART_Tx_Buffer[USART_Num]) > 0) &&
 80067b6:	e024      	b.n	8006802 <USART_SendByte+0x92>
			   (LL_USART_IsActiveFlag_TXE(USART_Instance) != RESET) )
		{
			if(xQueueReceive(USART_Tx_Buffer[USART_Num], &USART_Tx_Byte[USART_Num], 0) == pdPASS)
 80067b8:	79fb      	ldrb	r3, [r7, #7]
 80067ba:	4a3e      	ldr	r2, [pc, #248]	@ (80068b4 <USART_SendByte+0x144>)
 80067bc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80067c0:	79fb      	ldrb	r3, [r7, #7]
 80067c2:	4a3d      	ldr	r2, [pc, #244]	@ (80068b8 <USART_SendByte+0x148>)
 80067c4:	4413      	add	r3, r2
 80067c6:	2200      	movs	r2, #0
 80067c8:	4619      	mov	r1, r3
 80067ca:	f002 fe9f 	bl	800950c <xQueueReceive>
 80067ce:	4603      	mov	r3, r0
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	d116      	bne.n	8006802 <USART_SendByte+0x92>
			{
				LL_USART_TransmitData8(USART_Instance, USART_Tx_Byte[USART_Num]);
 80067d4:	79fb      	ldrb	r3, [r7, #7]
 80067d6:	4a38      	ldr	r2, [pc, #224]	@ (80068b8 <USART_SendByte+0x148>)
 80067d8:	5cd3      	ldrb	r3, [r2, r3]
 80067da:	4619      	mov	r1, r3
 80067dc:	6938      	ldr	r0, [r7, #16]
 80067de:	f7ff fe5c 	bl	800649a <LL_USART_TransmitData8>
				D_C++;
 80067e2:	4b36      	ldr	r3, [pc, #216]	@ (80068bc <USART_SendByte+0x14c>)
 80067e4:	781b      	ldrb	r3, [r3, #0]
 80067e6:	3301      	adds	r3, #1
 80067e8:	b2da      	uxtb	r2, r3
 80067ea:	4b34      	ldr	r3, [pc, #208]	@ (80068bc <USART_SendByte+0x14c>)
 80067ec:	701a      	strb	r2, [r3, #0]

				/* Optional debug: track buffered bytes count. */
				if(Buffering_Counter > 0)
 80067ee:	4b34      	ldr	r3, [pc, #208]	@ (80068c0 <USART_SendByte+0x150>)
 80067f0:	781b      	ldrb	r3, [r3, #0]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d005      	beq.n	8006802 <USART_SendByte+0x92>
				{
					Buffering_Counter--;
 80067f6:	4b32      	ldr	r3, [pc, #200]	@ (80068c0 <USART_SendByte+0x150>)
 80067f8:	781b      	ldrb	r3, [r3, #0]
 80067fa:	3b01      	subs	r3, #1
 80067fc:	b2da      	uxtb	r2, r3
 80067fe:	4b30      	ldr	r3, [pc, #192]	@ (80068c0 <USART_SendByte+0x150>)
 8006800:	701a      	strb	r2, [r3, #0]
		while( (uxQueueMessagesWaiting(USART_Tx_Buffer[USART_Num]) > 0) &&
 8006802:	79fb      	ldrb	r3, [r7, #7]
 8006804:	4a2b      	ldr	r2, [pc, #172]	@ (80068b4 <USART_SendByte+0x144>)
 8006806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800680a:	4618      	mov	r0, r3
 800680c:	f002 fff0 	bl	80097f0 <uxQueueMessagesWaiting>
 8006810:	4603      	mov	r3, r0
 8006812:	2b00      	cmp	r3, #0
 8006814:	d005      	beq.n	8006822 <USART_SendByte+0xb2>
			   (LL_USART_IsActiveFlag_TXE(USART_Instance) != RESET) )
 8006816:	6938      	ldr	r0, [r7, #16]
 8006818:	f7ff fe2c 	bl	8006474 <LL_USART_IsActiveFlag_TXE>
 800681c:	4603      	mov	r3, r0
		while( (uxQueueMessagesWaiting(USART_Tx_Buffer[USART_Num]) > 0) &&
 800681e:	2b00      	cmp	r3, #0
 8006820:	d1ca      	bne.n	80067b8 <USART_SendByte+0x48>
				}
			}
		}

		/* 2) If nothing buffered and TXE is ready, send directly (no queue latency). */
		if((uxQueueMessagesWaiting(USART_Tx_Buffer[USART_Num]) == 0) &&
 8006822:	79fb      	ldrb	r3, [r7, #7]
 8006824:	4a23      	ldr	r2, [pc, #140]	@ (80068b4 <USART_SendByte+0x144>)
 8006826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800682a:	4618      	mov	r0, r3
 800682c:	f002 ffe0 	bl	80097f0 <uxQueueMessagesWaiting>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d111      	bne.n	800685a <USART_SendByte+0xea>
		   (LL_USART_IsActiveFlag_TXE(USART_Instance) != RESET))
 8006836:	6938      	ldr	r0, [r7, #16]
 8006838:	f7ff fe1c 	bl	8006474 <LL_USART_IsActiveFlag_TXE>
 800683c:	4603      	mov	r3, r0
		if((uxQueueMessagesWaiting(USART_Tx_Buffer[USART_Num]) == 0) &&
 800683e:	2b00      	cmp	r3, #0
 8006840:	d00b      	beq.n	800685a <USART_SendByte+0xea>
		{
			LL_USART_TransmitData8(USART_Instance,Tx_data);
 8006842:	79bb      	ldrb	r3, [r7, #6]
 8006844:	4619      	mov	r1, r3
 8006846:	6938      	ldr	r0, [r7, #16]
 8006848:	f7ff fe27 	bl	800649a <LL_USART_TransmitData8>
			D_C++;
 800684c:	4b1b      	ldr	r3, [pc, #108]	@ (80068bc <USART_SendByte+0x14c>)
 800684e:	781b      	ldrb	r3, [r3, #0]
 8006850:	3301      	adds	r3, #1
 8006852:	b2da      	uxtb	r2, r3
 8006854:	4b19      	ldr	r3, [pc, #100]	@ (80068bc <USART_SendByte+0x14c>)
 8006856:	701a      	strb	r2, [r3, #0]
 8006858:	e022      	b.n	80068a0 <USART_SendByte+0x130>
		}
		else
		{
			/* 3) Otherwise buffer the byte in the TX queue. */
			USART_Tx_Byte[USART_Num] = Tx_data;
 800685a:	79fb      	ldrb	r3, [r7, #7]
 800685c:	4916      	ldr	r1, [pc, #88]	@ (80068b8 <USART_SendByte+0x148>)
 800685e:	79ba      	ldrb	r2, [r7, #6]
 8006860:	54ca      	strb	r2, [r1, r3]

			if(xQueueSend(USART_Tx_Buffer[USART_Num], &USART_Tx_Byte[USART_Num], 0) != pdPASS)
 8006862:	79fb      	ldrb	r3, [r7, #7]
 8006864:	4a13      	ldr	r2, [pc, #76]	@ (80068b4 <USART_SendByte+0x144>)
 8006866:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800686a:	79fb      	ldrb	r3, [r7, #7]
 800686c:	4a12      	ldr	r2, [pc, #72]	@ (80068b8 <USART_SendByte+0x148>)
 800686e:	1899      	adds	r1, r3, r2
 8006870:	2300      	movs	r3, #0
 8006872:	2200      	movs	r2, #0
 8006874:	f002 fcaa 	bl	80091cc <xQueueGenericSend>
 8006878:	4603      	mov	r3, r0
 800687a:	2b01      	cmp	r3, #1
 800687c:	d00a      	beq.n	8006894 <USART_SendByte+0x124>
			{
				/* Queue full -> cannot accept new byte. */
				UBaseType_t Buff_Curr_Count = uxQueueMessagesWaiting(USART_Tx_Buffer[USART_Num]);
 800687e:	79fb      	ldrb	r3, [r7, #7]
 8006880:	4a0c      	ldr	r2, [pc, #48]	@ (80068b4 <USART_SendByte+0x144>)
 8006882:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006886:	4618      	mov	r0, r3
 8006888:	f002 ffb2 	bl	80097f0 <uxQueueMessagesWaiting>
 800688c:	60f8      	str	r0, [r7, #12]
				(void)Buff_Curr_Count; /* Keep local var for debugging (avoid unused warning). */

				USART_Err_Ret =  USART_Tx_Busy;
 800688e:	2307      	movs	r3, #7
 8006890:	75fb      	strb	r3, [r7, #23]
 8006892:	e005      	b.n	80068a0 <USART_SendByte+0x130>
			}
			else
			{
				Buffering_Counter++;
 8006894:	4b0a      	ldr	r3, [pc, #40]	@ (80068c0 <USART_SendByte+0x150>)
 8006896:	781b      	ldrb	r3, [r3, #0]
 8006898:	3301      	adds	r3, #1
 800689a:	b2da      	uxtb	r2, r3
 800689c:	4b08      	ldr	r3, [pc, #32]	@ (80068c0 <USART_SendByte+0x150>)
 800689e:	701a      	strb	r2, [r3, #0]
		}

		taskEXIT_CRITICAL();
#endif
	}
	return USART_Err_Ret;
 80068a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80068a2:	4618      	mov	r0, r3
 80068a4:	3718      	adds	r7, #24
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}
 80068aa:	bf00      	nop
 80068ac:	20000304 	.word	0x20000304
 80068b0:	2000010c 	.word	0x2000010c
 80068b4:	200002bc 	.word	0x200002bc
 80068b8:	200002fc 	.word	0x200002fc
 80068bc:	2000030b 	.word	0x2000030b
 80068c0:	2000030a 	.word	0x2000030a

080068c4 <usart_clk_enable>:
 *
 * usart_gpio_clk_enable():
 *  - Enables AHB clock for the GPIO port used by TX/RX pins.
 */
void usart_clk_enable(USART_Num_t USART_Num)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b089      	sub	sp, #36	@ 0x24
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	4603      	mov	r3, r0
 80068cc:	71fb      	strb	r3, [r7, #7]
	switch(USART_Num)
 80068ce:	79fb      	ldrb	r3, [r7, #7]
 80068d0:	2b05      	cmp	r3, #5
 80068d2:	d869      	bhi.n	80069a8 <usart_clk_enable+0xe4>
 80068d4:	a201      	add	r2, pc, #4	@ (adr r2, 80068dc <usart_clk_enable+0x18>)
 80068d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068da:	bf00      	nop
 80068dc:	080068f5 	.word	0x080068f5
 80068e0:	08006913 	.word	0x08006913
 80068e4:	08006931 	.word	0x08006931
 80068e8:	0800694f 	.word	0x0800694f
 80068ec:	0800696d 	.word	0x0800696d
 80068f0:	0800698b 	.word	0x0800698b
	{
	case USART_NUM_1:
		__HAL_RCC_USART1_CLK_ENABLE();
 80068f4:	2300      	movs	r3, #0
 80068f6:	61fb      	str	r3, [r7, #28]
 80068f8:	4b2f      	ldr	r3, [pc, #188]	@ (80069b8 <usart_clk_enable+0xf4>)
 80068fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068fc:	4a2e      	ldr	r2, [pc, #184]	@ (80069b8 <usart_clk_enable+0xf4>)
 80068fe:	f043 0310 	orr.w	r3, r3, #16
 8006902:	6453      	str	r3, [r2, #68]	@ 0x44
 8006904:	4b2c      	ldr	r3, [pc, #176]	@ (80069b8 <usart_clk_enable+0xf4>)
 8006906:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006908:	f003 0310 	and.w	r3, r3, #16
 800690c:	61fb      	str	r3, [r7, #28]
 800690e:	69fb      	ldr	r3, [r7, #28]
		break;
 8006910:	e04b      	b.n	80069aa <usart_clk_enable+0xe6>

	case USART_NUM_2:
		__HAL_RCC_USART2_CLK_ENABLE();
 8006912:	2300      	movs	r3, #0
 8006914:	61bb      	str	r3, [r7, #24]
 8006916:	4b28      	ldr	r3, [pc, #160]	@ (80069b8 <usart_clk_enable+0xf4>)
 8006918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800691a:	4a27      	ldr	r2, [pc, #156]	@ (80069b8 <usart_clk_enable+0xf4>)
 800691c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006920:	6413      	str	r3, [r2, #64]	@ 0x40
 8006922:	4b25      	ldr	r3, [pc, #148]	@ (80069b8 <usart_clk_enable+0xf4>)
 8006924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800692a:	61bb      	str	r3, [r7, #24]
 800692c:	69bb      	ldr	r3, [r7, #24]
		break;
 800692e:	e03c      	b.n	80069aa <usart_clk_enable+0xe6>

	case USART_NUM_3:
		__HAL_RCC_USART3_CLK_ENABLE();
 8006930:	2300      	movs	r3, #0
 8006932:	617b      	str	r3, [r7, #20]
 8006934:	4b20      	ldr	r3, [pc, #128]	@ (80069b8 <usart_clk_enable+0xf4>)
 8006936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006938:	4a1f      	ldr	r2, [pc, #124]	@ (80069b8 <usart_clk_enable+0xf4>)
 800693a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800693e:	6413      	str	r3, [r2, #64]	@ 0x40
 8006940:	4b1d      	ldr	r3, [pc, #116]	@ (80069b8 <usart_clk_enable+0xf4>)
 8006942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006944:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006948:	617b      	str	r3, [r7, #20]
 800694a:	697b      	ldr	r3, [r7, #20]
		break;
 800694c:	e02d      	b.n	80069aa <usart_clk_enable+0xe6>

	case USART_NUM_4:
		__HAL_RCC_UART4_CLK_ENABLE();
 800694e:	2300      	movs	r3, #0
 8006950:	613b      	str	r3, [r7, #16]
 8006952:	4b19      	ldr	r3, [pc, #100]	@ (80069b8 <usart_clk_enable+0xf4>)
 8006954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006956:	4a18      	ldr	r2, [pc, #96]	@ (80069b8 <usart_clk_enable+0xf4>)
 8006958:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800695c:	6413      	str	r3, [r2, #64]	@ 0x40
 800695e:	4b16      	ldr	r3, [pc, #88]	@ (80069b8 <usart_clk_enable+0xf4>)
 8006960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006962:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006966:	613b      	str	r3, [r7, #16]
 8006968:	693b      	ldr	r3, [r7, #16]
		break;
 800696a:	e01e      	b.n	80069aa <usart_clk_enable+0xe6>

	case USART_NUM_5:
		__HAL_RCC_UART5_CLK_ENABLE();
 800696c:	2300      	movs	r3, #0
 800696e:	60fb      	str	r3, [r7, #12]
 8006970:	4b11      	ldr	r3, [pc, #68]	@ (80069b8 <usart_clk_enable+0xf4>)
 8006972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006974:	4a10      	ldr	r2, [pc, #64]	@ (80069b8 <usart_clk_enable+0xf4>)
 8006976:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800697a:	6413      	str	r3, [r2, #64]	@ 0x40
 800697c:	4b0e      	ldr	r3, [pc, #56]	@ (80069b8 <usart_clk_enable+0xf4>)
 800697e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006980:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006984:	60fb      	str	r3, [r7, #12]
 8006986:	68fb      	ldr	r3, [r7, #12]
		break;
 8006988:	e00f      	b.n	80069aa <usart_clk_enable+0xe6>

	case USART_NUM_6:
		__HAL_RCC_USART6_CLK_ENABLE();
 800698a:	2300      	movs	r3, #0
 800698c:	60bb      	str	r3, [r7, #8]
 800698e:	4b0a      	ldr	r3, [pc, #40]	@ (80069b8 <usart_clk_enable+0xf4>)
 8006990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006992:	4a09      	ldr	r2, [pc, #36]	@ (80069b8 <usart_clk_enable+0xf4>)
 8006994:	f043 0320 	orr.w	r3, r3, #32
 8006998:	6453      	str	r3, [r2, #68]	@ 0x44
 800699a:	4b07      	ldr	r3, [pc, #28]	@ (80069b8 <usart_clk_enable+0xf4>)
 800699c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800699e:	f003 0320 	and.w	r3, r3, #32
 80069a2:	60bb      	str	r3, [r7, #8]
 80069a4:	68bb      	ldr	r3, [r7, #8]
		break;
 80069a6:	e000      	b.n	80069aa <usart_clk_enable+0xe6>

	default:
		/* Defensive: if USART_Num is invalid, do nothing. */
		break;
 80069a8:	bf00      	nop
	}
}
 80069aa:	bf00      	nop
 80069ac:	3724      	adds	r7, #36	@ 0x24
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr
 80069b6:	bf00      	nop
 80069b8:	40023800 	.word	0x40023800

080069bc <usart_gpio_clk_enable>:

void usart_gpio_clk_enable(GPIO_TypeDef *port)
{
 80069bc:	b480      	push	{r7}
 80069be:	b08b      	sub	sp, #44	@ 0x2c
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
	 *
	 * By casting the pointer to (uint32_t), we convert the pointer address into its
	 * raw numerical value. This allows the switch statement to match the provided
	 * GPIO port against the known base addresses of GPIOA, GPIOB, etc.
	 */
	switch((uint32_t)port)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a58      	ldr	r2, [pc, #352]	@ (8006b28 <usart_gpio_clk_enable+0x16c>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	f000 8096 	beq.w	8006afa <usart_gpio_clk_enable+0x13e>
 80069ce:	4a56      	ldr	r2, [pc, #344]	@ (8006b28 <usart_gpio_clk_enable+0x16c>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	f200 80a1 	bhi.w	8006b18 <usart_gpio_clk_enable+0x15c>
 80069d6:	4a55      	ldr	r2, [pc, #340]	@ (8006b2c <usart_gpio_clk_enable+0x170>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d07f      	beq.n	8006adc <usart_gpio_clk_enable+0x120>
 80069dc:	4a53      	ldr	r2, [pc, #332]	@ (8006b2c <usart_gpio_clk_enable+0x170>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	f200 809a 	bhi.w	8006b18 <usart_gpio_clk_enable+0x15c>
 80069e4:	4a52      	ldr	r2, [pc, #328]	@ (8006b30 <usart_gpio_clk_enable+0x174>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d069      	beq.n	8006abe <usart_gpio_clk_enable+0x102>
 80069ea:	4a51      	ldr	r2, [pc, #324]	@ (8006b30 <usart_gpio_clk_enable+0x174>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	f200 8093 	bhi.w	8006b18 <usart_gpio_clk_enable+0x15c>
 80069f2:	4a50      	ldr	r2, [pc, #320]	@ (8006b34 <usart_gpio_clk_enable+0x178>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d053      	beq.n	8006aa0 <usart_gpio_clk_enable+0xe4>
 80069f8:	4a4e      	ldr	r2, [pc, #312]	@ (8006b34 <usart_gpio_clk_enable+0x178>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	f200 808c 	bhi.w	8006b18 <usart_gpio_clk_enable+0x15c>
 8006a00:	4a4d      	ldr	r2, [pc, #308]	@ (8006b38 <usart_gpio_clk_enable+0x17c>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d03d      	beq.n	8006a82 <usart_gpio_clk_enable+0xc6>
 8006a06:	4a4c      	ldr	r2, [pc, #304]	@ (8006b38 <usart_gpio_clk_enable+0x17c>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	f200 8085 	bhi.w	8006b18 <usart_gpio_clk_enable+0x15c>
 8006a0e:	4a4b      	ldr	r2, [pc, #300]	@ (8006b3c <usart_gpio_clk_enable+0x180>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d027      	beq.n	8006a64 <usart_gpio_clk_enable+0xa8>
 8006a14:	4a49      	ldr	r2, [pc, #292]	@ (8006b3c <usart_gpio_clk_enable+0x180>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d87e      	bhi.n	8006b18 <usart_gpio_clk_enable+0x15c>
 8006a1a:	4a49      	ldr	r2, [pc, #292]	@ (8006b40 <usart_gpio_clk_enable+0x184>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d003      	beq.n	8006a28 <usart_gpio_clk_enable+0x6c>
 8006a20:	4a48      	ldr	r2, [pc, #288]	@ (8006b44 <usart_gpio_clk_enable+0x188>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d00f      	beq.n	8006a46 <usart_gpio_clk_enable+0x8a>
		__HAL_RCC_GPIOH_CLK_ENABLE();
		break;

	default:
		/* Unknown port pointer -> do nothing. */
		break;
 8006a26:	e077      	b.n	8006b18 <usart_gpio_clk_enable+0x15c>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8006a28:	2300      	movs	r3, #0
 8006a2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a2c:	4b46      	ldr	r3, [pc, #280]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a30:	4a45      	ldr	r2, [pc, #276]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006a32:	f043 0301 	orr.w	r3, r3, #1
 8006a36:	6313      	str	r3, [r2, #48]	@ 0x30
 8006a38:	4b43      	ldr	r3, [pc, #268]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a3c:	f003 0301 	and.w	r3, r3, #1
 8006a40:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
		break;
 8006a44:	e069      	b.n	8006b1a <usart_gpio_clk_enable+0x15e>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8006a46:	2300      	movs	r3, #0
 8006a48:	623b      	str	r3, [r7, #32]
 8006a4a:	4b3f      	ldr	r3, [pc, #252]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a4e:	4a3e      	ldr	r2, [pc, #248]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006a50:	f043 0302 	orr.w	r3, r3, #2
 8006a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8006a56:	4b3c      	ldr	r3, [pc, #240]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a5a:	f003 0302 	and.w	r3, r3, #2
 8006a5e:	623b      	str	r3, [r7, #32]
 8006a60:	6a3b      	ldr	r3, [r7, #32]
		break;
 8006a62:	e05a      	b.n	8006b1a <usart_gpio_clk_enable+0x15e>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8006a64:	2300      	movs	r3, #0
 8006a66:	61fb      	str	r3, [r7, #28]
 8006a68:	4b37      	ldr	r3, [pc, #220]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a6c:	4a36      	ldr	r2, [pc, #216]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006a6e:	f043 0304 	orr.w	r3, r3, #4
 8006a72:	6313      	str	r3, [r2, #48]	@ 0x30
 8006a74:	4b34      	ldr	r3, [pc, #208]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a78:	f003 0304 	and.w	r3, r3, #4
 8006a7c:	61fb      	str	r3, [r7, #28]
 8006a7e:	69fb      	ldr	r3, [r7, #28]
		break;
 8006a80:	e04b      	b.n	8006b1a <usart_gpio_clk_enable+0x15e>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8006a82:	2300      	movs	r3, #0
 8006a84:	61bb      	str	r3, [r7, #24]
 8006a86:	4b30      	ldr	r3, [pc, #192]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a8a:	4a2f      	ldr	r2, [pc, #188]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006a8c:	f043 0308 	orr.w	r3, r3, #8
 8006a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8006a92:	4b2d      	ldr	r3, [pc, #180]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a96:	f003 0308 	and.w	r3, r3, #8
 8006a9a:	61bb      	str	r3, [r7, #24]
 8006a9c:	69bb      	ldr	r3, [r7, #24]
		break;
 8006a9e:	e03c      	b.n	8006b1a <usart_gpio_clk_enable+0x15e>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	617b      	str	r3, [r7, #20]
 8006aa4:	4b28      	ldr	r3, [pc, #160]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aa8:	4a27      	ldr	r2, [pc, #156]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006aaa:	f043 0310 	orr.w	r3, r3, #16
 8006aae:	6313      	str	r3, [r2, #48]	@ 0x30
 8006ab0:	4b25      	ldr	r3, [pc, #148]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ab4:	f003 0310 	and.w	r3, r3, #16
 8006ab8:	617b      	str	r3, [r7, #20]
 8006aba:	697b      	ldr	r3, [r7, #20]
		break;
 8006abc:	e02d      	b.n	8006b1a <usart_gpio_clk_enable+0x15e>
		__HAL_RCC_GPIOF_CLK_ENABLE();
 8006abe:	2300      	movs	r3, #0
 8006ac0:	613b      	str	r3, [r7, #16]
 8006ac2:	4b21      	ldr	r3, [pc, #132]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ac6:	4a20      	ldr	r2, [pc, #128]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006ac8:	f043 0320 	orr.w	r3, r3, #32
 8006acc:	6313      	str	r3, [r2, #48]	@ 0x30
 8006ace:	4b1e      	ldr	r3, [pc, #120]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ad2:	f003 0320 	and.w	r3, r3, #32
 8006ad6:	613b      	str	r3, [r7, #16]
 8006ad8:	693b      	ldr	r3, [r7, #16]
		break;
 8006ada:	e01e      	b.n	8006b1a <usart_gpio_clk_enable+0x15e>
		__HAL_RCC_GPIOG_CLK_ENABLE();
 8006adc:	2300      	movs	r3, #0
 8006ade:	60fb      	str	r3, [r7, #12]
 8006ae0:	4b19      	ldr	r3, [pc, #100]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ae4:	4a18      	ldr	r2, [pc, #96]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006ae6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006aea:	6313      	str	r3, [r2, #48]	@ 0x30
 8006aec:	4b16      	ldr	r3, [pc, #88]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006af0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006af4:	60fb      	str	r3, [r7, #12]
 8006af6:	68fb      	ldr	r3, [r7, #12]
		break;
 8006af8:	e00f      	b.n	8006b1a <usart_gpio_clk_enable+0x15e>
		__HAL_RCC_GPIOH_CLK_ENABLE();
 8006afa:	2300      	movs	r3, #0
 8006afc:	60bb      	str	r3, [r7, #8]
 8006afe:	4b12      	ldr	r3, [pc, #72]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b02:	4a11      	ldr	r2, [pc, #68]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006b04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b08:	6313      	str	r3, [r2, #48]	@ 0x30
 8006b0a:	4b0f      	ldr	r3, [pc, #60]	@ (8006b48 <usart_gpio_clk_enable+0x18c>)
 8006b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b12:	60bb      	str	r3, [r7, #8]
 8006b14:	68bb      	ldr	r3, [r7, #8]
		break;
 8006b16:	e000      	b.n	8006b1a <usart_gpio_clk_enable+0x15e>
		break;
 8006b18:	bf00      	nop
	}
}
 8006b1a:	bf00      	nop
 8006b1c:	372c      	adds	r7, #44	@ 0x2c
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b24:	4770      	bx	lr
 8006b26:	bf00      	nop
 8006b28:	40021c00 	.word	0x40021c00
 8006b2c:	40021800 	.word	0x40021800
 8006b30:	40021400 	.word	0x40021400
 8006b34:	40021000 	.word	0x40021000
 8006b38:	40020c00 	.word	0x40020c00
 8006b3c:	40020800 	.word	0x40020800
 8006b40:	40020000 	.word	0x40020000
 8006b44:	40020400 	.word	0x40020400
 8006b48:	40023800 	.word	0x40023800

08006b4c <HAL_UART_TxCpltCallback>:
 *  - xQueueSendFromISR / xQueueReceiveFromISR can optionally request a context switch.
 *    For best responsiveness, use a BaseType_t xHigherPriorityTaskWoken and call
 *    portYIELD_FROM_ISR(xHigherPriorityTaskWoken).
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
	USART_Num_t USRAT_Num ;

	/* Map HAL handle instance to driver logical USART number. */
	if(huart->Instance == USART1)      { USRAT_Num = USART_NUM_1; }
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4a26      	ldr	r2, [pc, #152]	@ (8006bf4 <HAL_UART_TxCpltCallback+0xa8>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d102      	bne.n	8006b64 <HAL_UART_TxCpltCallback+0x18>
 8006b5e:	2300      	movs	r3, #0
 8006b60:	73fb      	strb	r3, [r7, #15]
 8006b62:	e021      	b.n	8006ba8 <HAL_UART_TxCpltCallback+0x5c>
	else if(huart->Instance == USART2) { USRAT_Num = USART_NUM_2; }
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a23      	ldr	r2, [pc, #140]	@ (8006bf8 <HAL_UART_TxCpltCallback+0xac>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d102      	bne.n	8006b74 <HAL_UART_TxCpltCallback+0x28>
 8006b6e:	2301      	movs	r3, #1
 8006b70:	73fb      	strb	r3, [r7, #15]
 8006b72:	e019      	b.n	8006ba8 <HAL_UART_TxCpltCallback+0x5c>
	else if(huart->Instance == USART3) { USRAT_Num = USART_NUM_3; }
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a20      	ldr	r2, [pc, #128]	@ (8006bfc <HAL_UART_TxCpltCallback+0xb0>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d102      	bne.n	8006b84 <HAL_UART_TxCpltCallback+0x38>
 8006b7e:	2302      	movs	r3, #2
 8006b80:	73fb      	strb	r3, [r7, #15]
 8006b82:	e011      	b.n	8006ba8 <HAL_UART_TxCpltCallback+0x5c>
	else if(huart->Instance == UART4)  { USRAT_Num = USART_NUM_4; }
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a1d      	ldr	r2, [pc, #116]	@ (8006c00 <HAL_UART_TxCpltCallback+0xb4>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d102      	bne.n	8006b94 <HAL_UART_TxCpltCallback+0x48>
 8006b8e:	2303      	movs	r3, #3
 8006b90:	73fb      	strb	r3, [r7, #15]
 8006b92:	e009      	b.n	8006ba8 <HAL_UART_TxCpltCallback+0x5c>
	else if(huart->Instance == UART5)  { USRAT_Num = USART_NUM_5; }
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a1a      	ldr	r2, [pc, #104]	@ (8006c04 <HAL_UART_TxCpltCallback+0xb8>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d102      	bne.n	8006ba4 <HAL_UART_TxCpltCallback+0x58>
 8006b9e:	2304      	movs	r3, #4
 8006ba0:	73fb      	strb	r3, [r7, #15]
 8006ba2:	e001      	b.n	8006ba8 <HAL_UART_TxCpltCallback+0x5c>
	else                               { USRAT_Num = USART_NUM_6; }
 8006ba4:	2305      	movs	r3, #5
 8006ba6:	73fb      	strb	r3, [r7, #15]

	/* If more bytes queued, continue transmitting next byte. */
	if(xQueueReceiveFromISR(USART_Tx_Buffer[USRAT_Num], &USART_Tx_Byte[USRAT_Num], NULL) == pdPASS)
 8006ba8:	7bfb      	ldrb	r3, [r7, #15]
 8006baa:	4a17      	ldr	r2, [pc, #92]	@ (8006c08 <HAL_UART_TxCpltCallback+0xbc>)
 8006bac:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8006bb0:	7bfb      	ldrb	r3, [r7, #15]
 8006bb2:	4a16      	ldr	r2, [pc, #88]	@ (8006c0c <HAL_UART_TxCpltCallback+0xc0>)
 8006bb4:	4413      	add	r3, r2
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	4619      	mov	r1, r3
 8006bba:	f002 fd7f 	bl	80096bc <xQueueReceiveFromISR>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d10e      	bne.n	8006be2 <HAL_UART_TxCpltCallback+0x96>
	{
		HAL_UART_Transmit_IT(&USART_Handler[USRAT_Num], &USART_Tx_Byte[USRAT_Num], 1);
 8006bc4:	7bfa      	ldrb	r2, [r7, #15]
 8006bc6:	4613      	mov	r3, r2
 8006bc8:	00db      	lsls	r3, r3, #3
 8006bca:	4413      	add	r3, r2
 8006bcc:	00db      	lsls	r3, r3, #3
 8006bce:	4a10      	ldr	r2, [pc, #64]	@ (8006c10 <HAL_UART_TxCpltCallback+0xc4>)
 8006bd0:	1898      	adds	r0, r3, r2
 8006bd2:	7bfb      	ldrb	r3, [r7, #15]
 8006bd4:	4a0d      	ldr	r2, [pc, #52]	@ (8006c0c <HAL_UART_TxCpltCallback+0xc0>)
 8006bd6:	4413      	add	r3, r2
 8006bd8:	2201      	movs	r2, #1
 8006bda:	4619      	mov	r1, r3
 8006bdc:	f7fd fa6a 	bl	80040b4 <HAL_UART_Transmit_IT>
	else
	{
		/* Queue empty -> mark TX chain inactive. */
		usart_active_flag[USRAT_Num] = 0;
	}
}
 8006be0:	e003      	b.n	8006bea <HAL_UART_TxCpltCallback+0x9e>
		usart_active_flag[USRAT_Num] = 0;
 8006be2:	7bfb      	ldrb	r3, [r7, #15]
 8006be4:	4a0b      	ldr	r2, [pc, #44]	@ (8006c14 <HAL_UART_TxCpltCallback+0xc8>)
 8006be6:	2100      	movs	r1, #0
 8006be8:	54d1      	strb	r1, [r2, r3]
}
 8006bea:	bf00      	nop
 8006bec:	3710      	adds	r7, #16
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	40011000 	.word	0x40011000
 8006bf8:	40004400 	.word	0x40004400
 8006bfc:	40004800 	.word	0x40004800
 8006c00:	40004c00 	.word	0x40004c00
 8006c04:	40005000 	.word	0x40005000
 8006c08:	200002bc 	.word	0x200002bc
 8006c0c:	200002fc 	.word	0x200002fc
 8006c10:	2000010c 	.word	0x2000010c
 8006c14:	200002ec 	.word	0x200002ec

08006c18 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b084      	sub	sp, #16
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
	USART_Num_t USRAT_Num ;

	/* Map HAL handle instance to driver logical USART number. */
	if(huart->Instance == USART1)      { USRAT_Num = USART_NUM_1; }
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a22      	ldr	r2, [pc, #136]	@ (8006cb0 <HAL_UART_RxCpltCallback+0x98>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d102      	bne.n	8006c30 <HAL_UART_RxCpltCallback+0x18>
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	73fb      	strb	r3, [r7, #15]
 8006c2e:	e021      	b.n	8006c74 <HAL_UART_RxCpltCallback+0x5c>
	else if(huart->Instance == USART2) { USRAT_Num = USART_NUM_2; }
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a1f      	ldr	r2, [pc, #124]	@ (8006cb4 <HAL_UART_RxCpltCallback+0x9c>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d102      	bne.n	8006c40 <HAL_UART_RxCpltCallback+0x28>
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	73fb      	strb	r3, [r7, #15]
 8006c3e:	e019      	b.n	8006c74 <HAL_UART_RxCpltCallback+0x5c>
	else if(huart->Instance == USART3) { USRAT_Num = USART_NUM_3; }
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a1c      	ldr	r2, [pc, #112]	@ (8006cb8 <HAL_UART_RxCpltCallback+0xa0>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d102      	bne.n	8006c50 <HAL_UART_RxCpltCallback+0x38>
 8006c4a:	2302      	movs	r3, #2
 8006c4c:	73fb      	strb	r3, [r7, #15]
 8006c4e:	e011      	b.n	8006c74 <HAL_UART_RxCpltCallback+0x5c>
	else if(huart->Instance == UART4)  { USRAT_Num = USART_NUM_4; }
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4a19      	ldr	r2, [pc, #100]	@ (8006cbc <HAL_UART_RxCpltCallback+0xa4>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d102      	bne.n	8006c60 <HAL_UART_RxCpltCallback+0x48>
 8006c5a:	2303      	movs	r3, #3
 8006c5c:	73fb      	strb	r3, [r7, #15]
 8006c5e:	e009      	b.n	8006c74 <HAL_UART_RxCpltCallback+0x5c>
	else if(huart->Instance == UART5)  { USRAT_Num = USART_NUM_5; }
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a16      	ldr	r2, [pc, #88]	@ (8006cc0 <HAL_UART_RxCpltCallback+0xa8>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d102      	bne.n	8006c70 <HAL_UART_RxCpltCallback+0x58>
 8006c6a:	2304      	movs	r3, #4
 8006c6c:	73fb      	strb	r3, [r7, #15]
 8006c6e:	e001      	b.n	8006c74 <HAL_UART_RxCpltCallback+0x5c>
	else                               { USRAT_Num = USART_NUM_6; }
 8006c70:	2305      	movs	r3, #5
 8006c72:	73fb      	strb	r3, [r7, #15]

	/* Push received byte into RX queue (ISR context). */
	xQueueSendFromISR(USART_Rx_Buffer[USRAT_Num], &USART_Rx_Byte[USRAT_Num], NULL);
 8006c74:	7bfb      	ldrb	r3, [r7, #15]
 8006c76:	4a13      	ldr	r2, [pc, #76]	@ (8006cc4 <HAL_UART_RxCpltCallback+0xac>)
 8006c78:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8006c7c:	7bfb      	ldrb	r3, [r7, #15]
 8006c7e:	4a12      	ldr	r2, [pc, #72]	@ (8006cc8 <HAL_UART_RxCpltCallback+0xb0>)
 8006c80:	1899      	adds	r1, r3, r2
 8006c82:	2300      	movs	r3, #0
 8006c84:	2200      	movs	r2, #0
 8006c86:	f002 fb8b 	bl	80093a0 <xQueueGenericSendFromISR>

	/* Restart single-byte reception for continuous stream capture. */
	HAL_UART_Receive_IT(&USART_Handler[USRAT_Num], &USART_Rx_Byte[USRAT_Num], 1);
 8006c8a:	7bfa      	ldrb	r2, [r7, #15]
 8006c8c:	4613      	mov	r3, r2
 8006c8e:	00db      	lsls	r3, r3, #3
 8006c90:	4413      	add	r3, r2
 8006c92:	00db      	lsls	r3, r3, #3
 8006c94:	4a0d      	ldr	r2, [pc, #52]	@ (8006ccc <HAL_UART_RxCpltCallback+0xb4>)
 8006c96:	1898      	adds	r0, r3, r2
 8006c98:	7bfb      	ldrb	r3, [r7, #15]
 8006c9a:	4a0b      	ldr	r2, [pc, #44]	@ (8006cc8 <HAL_UART_RxCpltCallback+0xb0>)
 8006c9c:	4413      	add	r3, r2
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	f7fd fa3d 	bl	8004120 <HAL_UART_Receive_IT>
}
 8006ca6:	bf00      	nop
 8006ca8:	3710      	adds	r7, #16
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	40011000 	.word	0x40011000
 8006cb4:	40004400 	.word	0x40004400
 8006cb8:	40004800 	.word	0x40004800
 8006cbc:	40004c00 	.word	0x40004c00
 8006cc0:	40005000 	.word	0x40005000
 8006cc4:	200002d4 	.word	0x200002d4
 8006cc8:	200002f4 	.word	0x200002f4
 8006ccc:	2000010c 	.word	0x2000010c

08006cd0 <USART1_IRQHandler>:
 *
 * NOTE:
 *  - These handlers must match the vector table names for STM32F4 startup code.
 */
void USART1_IRQHandler(void)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&USART_Handler[USART_NUM_1]);
 8006cd4:	4802      	ldr	r0, [pc, #8]	@ (8006ce0 <USART1_IRQHandler+0x10>)
 8006cd6:	f7fd fa49 	bl	800416c <HAL_UART_IRQHandler>
}
 8006cda:	bf00      	nop
 8006cdc:	bd80      	pop	{r7, pc}
 8006cde:	bf00      	nop
 8006ce0:	2000010c 	.word	0x2000010c

08006ce4 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&USART_Handler[USART_NUM_2]);
 8006ce8:	4802      	ldr	r0, [pc, #8]	@ (8006cf4 <USART2_IRQHandler+0x10>)
 8006cea:	f7fd fa3f 	bl	800416c <HAL_UART_IRQHandler>
}
 8006cee:	bf00      	nop
 8006cf0:	bd80      	pop	{r7, pc}
 8006cf2:	bf00      	nop
 8006cf4:	20000154 	.word	0x20000154

08006cf8 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&USART_Handler[USART_NUM_3]);
 8006cfc:	4802      	ldr	r0, [pc, #8]	@ (8006d08 <USART3_IRQHandler+0x10>)
 8006cfe:	f7fd fa35 	bl	800416c <HAL_UART_IRQHandler>
}
 8006d02:	bf00      	nop
 8006d04:	bd80      	pop	{r7, pc}
 8006d06:	bf00      	nop
 8006d08:	2000019c 	.word	0x2000019c

08006d0c <UART4_IRQHandler>:

void UART4_IRQHandler(void)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&USART_Handler[USART_NUM_4]);
 8006d10:	4802      	ldr	r0, [pc, #8]	@ (8006d1c <UART4_IRQHandler+0x10>)
 8006d12:	f7fd fa2b 	bl	800416c <HAL_UART_IRQHandler>
}
 8006d16:	bf00      	nop
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	200001e4 	.word	0x200001e4

08006d20 <UART5_IRQHandler>:

void UART5_IRQHandler(void)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&USART_Handler[USART_NUM_5]);
 8006d24:	4802      	ldr	r0, [pc, #8]	@ (8006d30 <UART5_IRQHandler+0x10>)
 8006d26:	f7fd fa21 	bl	800416c <HAL_UART_IRQHandler>
}
 8006d2a:	bf00      	nop
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	2000022c 	.word	0x2000022c

08006d34 <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&USART_Handler[USART_NUM_6]);
 8006d38:	4802      	ldr	r0, [pc, #8]	@ (8006d44 <USART6_IRQHandler+0x10>)
 8006d3a:	f7fd fa17 	bl	800416c <HAL_UART_IRQHandler>
}
 8006d3e:	bf00      	nop
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	20000274 	.word	0x20000274

08006d48 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006d48:	b590      	push	{r4, r7, lr}
 8006d4a:	b089      	sub	sp, #36	@ 0x24
 8006d4c:	af04      	add	r7, sp, #16
 8006d4e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8006d50:	2301      	movs	r3, #1
 8006d52:	2202      	movs	r2, #2
 8006d54:	2102      	movs	r1, #2
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f000 fc83 	bl	8007662 <USBH_FindInterface>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006d60:	7bfb      	ldrb	r3, [r7, #15]
 8006d62:	2bff      	cmp	r3, #255	@ 0xff
 8006d64:	d002      	beq.n	8006d6c <USBH_CDC_InterfaceInit+0x24>
 8006d66:	7bfb      	ldrb	r3, [r7, #15]
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d901      	bls.n	8006d70 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006d6c:	2302      	movs	r3, #2
 8006d6e:	e13d      	b.n	8006fec <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8006d70:	7bfb      	ldrb	r3, [r7, #15]
 8006d72:	4619      	mov	r1, r3
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f000 fc58 	bl	800762a <USBH_SelectInterface>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006d7e:	7bbb      	ldrb	r3, [r7, #14]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d001      	beq.n	8006d88 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8006d84:	2302      	movs	r3, #2
 8006d86:	e131      	b.n	8006fec <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8006d8e:	2050      	movs	r0, #80	@ 0x50
 8006d90:	f005 f91a 	bl	800bfc8 <malloc>
 8006d94:	4603      	mov	r3, r0
 8006d96:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006d9e:	69db      	ldr	r3, [r3, #28]
 8006da0:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d101      	bne.n	8006dac <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006da8:	2302      	movs	r3, #2
 8006daa:	e11f      	b.n	8006fec <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006dac:	2250      	movs	r2, #80	@ 0x50
 8006dae:	2100      	movs	r1, #0
 8006db0:	68b8      	ldr	r0, [r7, #8]
 8006db2:	f005 f9c7 	bl	800c144 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006db6:	7bfb      	ldrb	r3, [r7, #15]
 8006db8:	687a      	ldr	r2, [r7, #4]
 8006dba:	211a      	movs	r1, #26
 8006dbc:	fb01 f303 	mul.w	r3, r1, r3
 8006dc0:	4413      	add	r3, r2
 8006dc2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006dc6:	781b      	ldrb	r3, [r3, #0]
 8006dc8:	b25b      	sxtb	r3, r3
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	da15      	bge.n	8006dfa <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006dce:	7bfb      	ldrb	r3, [r7, #15]
 8006dd0:	687a      	ldr	r2, [r7, #4]
 8006dd2:	211a      	movs	r1, #26
 8006dd4:	fb01 f303 	mul.w	r3, r1, r3
 8006dd8:	4413      	add	r3, r2
 8006dda:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006dde:	781a      	ldrb	r2, [r3, #0]
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006de4:	7bfb      	ldrb	r3, [r7, #15]
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	211a      	movs	r1, #26
 8006dea:	fb01 f303 	mul.w	r3, r1, r3
 8006dee:	4413      	add	r3, r2
 8006df0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006df4:	881a      	ldrh	r2, [r3, #0]
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	785b      	ldrb	r3, [r3, #1]
 8006dfe:	4619      	mov	r1, r3
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f001 ffc4 	bl	8008d8e <USBH_AllocPipe>
 8006e06:	4603      	mov	r3, r0
 8006e08:	461a      	mov	r2, r3
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	7819      	ldrb	r1, [r3, #0]
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	7858      	ldrb	r0, [r3, #1]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006e22:	68ba      	ldr	r2, [r7, #8]
 8006e24:	8952      	ldrh	r2, [r2, #10]
 8006e26:	9202      	str	r2, [sp, #8]
 8006e28:	2203      	movs	r2, #3
 8006e2a:	9201      	str	r2, [sp, #4]
 8006e2c:	9300      	str	r3, [sp, #0]
 8006e2e:	4623      	mov	r3, r4
 8006e30:	4602      	mov	r2, r0
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f001 ff7c 	bl	8008d30 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	781b      	ldrb	r3, [r3, #0]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	4619      	mov	r1, r3
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f005 f83b 	bl	800bebc <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8006e46:	2300      	movs	r3, #0
 8006e48:	2200      	movs	r2, #0
 8006e4a:	210a      	movs	r1, #10
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f000 fc08 	bl	8007662 <USBH_FindInterface>
 8006e52:	4603      	mov	r3, r0
 8006e54:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006e56:	7bfb      	ldrb	r3, [r7, #15]
 8006e58:	2bff      	cmp	r3, #255	@ 0xff
 8006e5a:	d002      	beq.n	8006e62 <USBH_CDC_InterfaceInit+0x11a>
 8006e5c:	7bfb      	ldrb	r3, [r7, #15]
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d901      	bls.n	8006e66 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006e62:	2302      	movs	r3, #2
 8006e64:	e0c2      	b.n	8006fec <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006e66:	7bfb      	ldrb	r3, [r7, #15]
 8006e68:	687a      	ldr	r2, [r7, #4]
 8006e6a:	211a      	movs	r1, #26
 8006e6c:	fb01 f303 	mul.w	r3, r1, r3
 8006e70:	4413      	add	r3, r2
 8006e72:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006e76:	781b      	ldrb	r3, [r3, #0]
 8006e78:	b25b      	sxtb	r3, r3
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	da16      	bge.n	8006eac <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006e7e:	7bfb      	ldrb	r3, [r7, #15]
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	211a      	movs	r1, #26
 8006e84:	fb01 f303 	mul.w	r3, r1, r3
 8006e88:	4413      	add	r3, r2
 8006e8a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006e8e:	781a      	ldrb	r2, [r3, #0]
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006e94:	7bfb      	ldrb	r3, [r7, #15]
 8006e96:	687a      	ldr	r2, [r7, #4]
 8006e98:	211a      	movs	r1, #26
 8006e9a:	fb01 f303 	mul.w	r3, r1, r3
 8006e9e:	4413      	add	r3, r2
 8006ea0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006ea4:	881a      	ldrh	r2, [r3, #0]
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	835a      	strh	r2, [r3, #26]
 8006eaa:	e015      	b.n	8006ed8 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006eac:	7bfb      	ldrb	r3, [r7, #15]
 8006eae:	687a      	ldr	r2, [r7, #4]
 8006eb0:	211a      	movs	r1, #26
 8006eb2:	fb01 f303 	mul.w	r3, r1, r3
 8006eb6:	4413      	add	r3, r2
 8006eb8:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006ebc:	781a      	ldrb	r2, [r3, #0]
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006ec2:	7bfb      	ldrb	r3, [r7, #15]
 8006ec4:	687a      	ldr	r2, [r7, #4]
 8006ec6:	211a      	movs	r1, #26
 8006ec8:	fb01 f303 	mul.w	r3, r1, r3
 8006ecc:	4413      	add	r3, r2
 8006ece:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006ed2:	881a      	ldrh	r2, [r3, #0]
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8006ed8:	7bfb      	ldrb	r3, [r7, #15]
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	211a      	movs	r1, #26
 8006ede:	fb01 f303 	mul.w	r3, r1, r3
 8006ee2:	4413      	add	r3, r2
 8006ee4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006ee8:	781b      	ldrb	r3, [r3, #0]
 8006eea:	b25b      	sxtb	r3, r3
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	da16      	bge.n	8006f1e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006ef0:	7bfb      	ldrb	r3, [r7, #15]
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	211a      	movs	r1, #26
 8006ef6:	fb01 f303 	mul.w	r3, r1, r3
 8006efa:	4413      	add	r3, r2
 8006efc:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006f00:	781a      	ldrb	r2, [r3, #0]
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006f06:	7bfb      	ldrb	r3, [r7, #15]
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	211a      	movs	r1, #26
 8006f0c:	fb01 f303 	mul.w	r3, r1, r3
 8006f10:	4413      	add	r3, r2
 8006f12:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8006f16:	881a      	ldrh	r2, [r3, #0]
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	835a      	strh	r2, [r3, #26]
 8006f1c:	e015      	b.n	8006f4a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006f1e:	7bfb      	ldrb	r3, [r7, #15]
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	211a      	movs	r1, #26
 8006f24:	fb01 f303 	mul.w	r3, r1, r3
 8006f28:	4413      	add	r3, r2
 8006f2a:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006f2e:	781a      	ldrb	r2, [r3, #0]
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006f34:	7bfb      	ldrb	r3, [r7, #15]
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	211a      	movs	r1, #26
 8006f3a:	fb01 f303 	mul.w	r3, r1, r3
 8006f3e:	4413      	add	r3, r2
 8006f40:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8006f44:	881a      	ldrh	r2, [r3, #0]
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	7b9b      	ldrb	r3, [r3, #14]
 8006f4e:	4619      	mov	r1, r3
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f001 ff1c 	bl	8008d8e <USBH_AllocPipe>
 8006f56:	4603      	mov	r3, r0
 8006f58:	461a      	mov	r2, r3
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	7bdb      	ldrb	r3, [r3, #15]
 8006f62:	4619      	mov	r1, r3
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f001 ff12 	bl	8008d8e <USBH_AllocPipe>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	461a      	mov	r2, r3
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	7b59      	ldrb	r1, [r3, #13]
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	7b98      	ldrb	r0, [r3, #14]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006f86:	68ba      	ldr	r2, [r7, #8]
 8006f88:	8b12      	ldrh	r2, [r2, #24]
 8006f8a:	9202      	str	r2, [sp, #8]
 8006f8c:	2202      	movs	r2, #2
 8006f8e:	9201      	str	r2, [sp, #4]
 8006f90:	9300      	str	r3, [sp, #0]
 8006f92:	4623      	mov	r3, r4
 8006f94:	4602      	mov	r2, r0
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f001 feca 	bl	8008d30 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	7b19      	ldrb	r1, [r3, #12]
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	7bd8      	ldrb	r0, [r3, #15]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006fb0:	68ba      	ldr	r2, [r7, #8]
 8006fb2:	8b52      	ldrh	r2, [r2, #26]
 8006fb4:	9202      	str	r2, [sp, #8]
 8006fb6:	2202      	movs	r2, #2
 8006fb8:	9201      	str	r2, [sp, #4]
 8006fba:	9300      	str	r3, [sp, #0]
 8006fbc:	4623      	mov	r3, r4
 8006fbe:	4602      	mov	r2, r0
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f001 feb5 	bl	8008d30 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	7b5b      	ldrb	r3, [r3, #13]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	4619      	mov	r1, r3
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f004 ff70 	bl	800bebc <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	7b1b      	ldrb	r3, [r3, #12]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	4619      	mov	r1, r3
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f004 ff69 	bl	800bebc <USBH_LL_SetToggle>

  return USBH_OK;
 8006fea:	2300      	movs	r3, #0
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3714      	adds	r7, #20
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd90      	pop	{r4, r7, pc}

08006ff4 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007002:	69db      	ldr	r3, [r3, #28]
 8007004:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	781b      	ldrb	r3, [r3, #0]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d00e      	beq.n	800702c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	781b      	ldrb	r3, [r3, #0]
 8007012:	4619      	mov	r1, r3
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f001 feaa 	bl	8008d6e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	781b      	ldrb	r3, [r3, #0]
 800701e:	4619      	mov	r1, r3
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f001 fed5 	bl	8008dd0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2200      	movs	r2, #0
 800702a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	7b1b      	ldrb	r3, [r3, #12]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d00e      	beq.n	8007052 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	7b1b      	ldrb	r3, [r3, #12]
 8007038:	4619      	mov	r1, r3
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f001 fe97 	bl	8008d6e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	7b1b      	ldrb	r3, [r3, #12]
 8007044:	4619      	mov	r1, r3
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f001 fec2 	bl	8008dd0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2200      	movs	r2, #0
 8007050:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	7b5b      	ldrb	r3, [r3, #13]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d00e      	beq.n	8007078 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	7b5b      	ldrb	r3, [r3, #13]
 800705e:	4619      	mov	r1, r3
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f001 fe84 	bl	8008d6e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	7b5b      	ldrb	r3, [r3, #13]
 800706a:	4619      	mov	r1, r3
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f001 feaf 	bl	8008dd0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2200      	movs	r2, #0
 8007076:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800707e:	69db      	ldr	r3, [r3, #28]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d00b      	beq.n	800709c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800708a:	69db      	ldr	r3, [r3, #28]
 800708c:	4618      	mov	r0, r3
 800708e:	f004 ffa3 	bl	800bfd8 <free>
    phost->pActiveClass->pData = 0U;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007098:	2200      	movs	r2, #0
 800709a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800709c:	2300      	movs	r3, #0
}
 800709e:	4618      	mov	r0, r3
 80070a0:	3710      	adds	r7, #16
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd80      	pop	{r7, pc}

080070a6 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80070a6:	b580      	push	{r7, lr}
 80070a8:	b084      	sub	sp, #16
 80070aa:	af00      	add	r7, sp, #0
 80070ac:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80070b4:	69db      	ldr	r3, [r3, #28]
 80070b6:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	3340      	adds	r3, #64	@ 0x40
 80070bc:	4619      	mov	r1, r3
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f000 f8b1 	bl	8007226 <GetLineCoding>
 80070c4:	4603      	mov	r3, r0
 80070c6:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80070c8:	7afb      	ldrb	r3, [r7, #11]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d105      	bne.n	80070da <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80070d4:	2102      	movs	r1, #2
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80070da:	7afb      	ldrb	r3, [r7, #11]
}
 80070dc:	4618      	mov	r0, r3
 80070de:	3710      	adds	r7, #16
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}

080070e4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80070ec:	2301      	movs	r3, #1
 80070ee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80070f0:	2300      	movs	r3, #0
 80070f2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80070fa:	69db      	ldr	r3, [r3, #28]
 80070fc:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8007104:	2b04      	cmp	r3, #4
 8007106:	d877      	bhi.n	80071f8 <USBH_CDC_Process+0x114>
 8007108:	a201      	add	r2, pc, #4	@ (adr r2, 8007110 <USBH_CDC_Process+0x2c>)
 800710a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800710e:	bf00      	nop
 8007110:	08007125 	.word	0x08007125
 8007114:	0800712b 	.word	0x0800712b
 8007118:	0800715b 	.word	0x0800715b
 800711c:	080071cf 	.word	0x080071cf
 8007120:	080071dd 	.word	0x080071dd
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007124:	2300      	movs	r3, #0
 8007126:	73fb      	strb	r3, [r7, #15]
      break;
 8007128:	e06d      	b.n	8007206 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800712e:	4619      	mov	r1, r3
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f000 f897 	bl	8007264 <SetLineCoding>
 8007136:	4603      	mov	r3, r0
 8007138:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800713a:	7bbb      	ldrb	r3, [r7, #14]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d104      	bne.n	800714a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	2202      	movs	r2, #2
 8007144:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007148:	e058      	b.n	80071fc <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800714a:	7bbb      	ldrb	r3, [r7, #14]
 800714c:	2b01      	cmp	r3, #1
 800714e:	d055      	beq.n	80071fc <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	2204      	movs	r2, #4
 8007154:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007158:	e050      	b.n	80071fc <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	3340      	adds	r3, #64	@ 0x40
 800715e:	4619      	mov	r1, r3
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f000 f860 	bl	8007226 <GetLineCoding>
 8007166:	4603      	mov	r3, r0
 8007168:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800716a:	7bbb      	ldrb	r3, [r7, #14]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d126      	bne.n	80071be <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	2200      	movs	r2, #0
 8007174:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007182:	791b      	ldrb	r3, [r3, #4]
 8007184:	429a      	cmp	r2, r3
 8007186:	d13b      	bne.n	8007200 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007192:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007194:	429a      	cmp	r2, r3
 8007196:	d133      	bne.n	8007200 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071a2:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d12b      	bne.n	8007200 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071b0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d124      	bne.n	8007200 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f000 f958 	bl	800746c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80071bc:	e020      	b.n	8007200 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80071be:	7bbb      	ldrb	r3, [r7, #14]
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d01d      	beq.n	8007200 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	2204      	movs	r2, #4
 80071c8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80071cc:	e018      	b.n	8007200 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f000 f867 	bl	80072a2 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f000 f8da 	bl	800738e <CDC_ProcessReception>
      break;
 80071da:	e014      	b.n	8007206 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80071dc:	2100      	movs	r1, #0
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f001 f81e 	bl	8008220 <USBH_ClrFeature>
 80071e4:	4603      	mov	r3, r0
 80071e6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80071e8:	7bbb      	ldrb	r3, [r7, #14]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d10a      	bne.n	8007204 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	2200      	movs	r2, #0
 80071f2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80071f6:	e005      	b.n	8007204 <USBH_CDC_Process+0x120>

    default:
      break;
 80071f8:	bf00      	nop
 80071fa:	e004      	b.n	8007206 <USBH_CDC_Process+0x122>
      break;
 80071fc:	bf00      	nop
 80071fe:	e002      	b.n	8007206 <USBH_CDC_Process+0x122>
      break;
 8007200:	bf00      	nop
 8007202:	e000      	b.n	8007206 <USBH_CDC_Process+0x122>
      break;
 8007204:	bf00      	nop

  }

  return status;
 8007206:	7bfb      	ldrb	r3, [r7, #15]
}
 8007208:	4618      	mov	r0, r3
 800720a:	3710      	adds	r7, #16
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}

08007210 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007210:	b480      	push	{r7}
 8007212:	b083      	sub	sp, #12
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	370c      	adds	r7, #12
 800721e:	46bd      	mov	sp, r7
 8007220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007224:	4770      	bx	lr

08007226 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8007226:	b580      	push	{r7, lr}
 8007228:	b082      	sub	sp, #8
 800722a:	af00      	add	r7, sp, #0
 800722c:	6078      	str	r0, [r7, #4]
 800722e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	22a1      	movs	r2, #161	@ 0xa1
 8007234:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2221      	movs	r2, #33	@ 0x21
 800723a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2200      	movs	r2, #0
 8007240:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2200      	movs	r2, #0
 8007246:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2207      	movs	r2, #7
 800724c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	2207      	movs	r2, #7
 8007252:	4619      	mov	r1, r3
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f001 fb17 	bl	8008888 <USBH_CtlReq>
 800725a:	4603      	mov	r3, r0
}
 800725c:	4618      	mov	r0, r3
 800725e:	3708      	adds	r7, #8
 8007260:	46bd      	mov	sp, r7
 8007262:	bd80      	pop	{r7, pc}

08007264 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b082      	sub	sp, #8
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
 800726c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2221      	movs	r2, #33	@ 0x21
 8007272:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2220      	movs	r2, #32
 8007278:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2207      	movs	r2, #7
 800728a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	2207      	movs	r2, #7
 8007290:	4619      	mov	r1, r3
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f001 faf8 	bl	8008888 <USBH_CtlReq>
 8007298:	4603      	mov	r3, r0
}
 800729a:	4618      	mov	r0, r3
 800729c:	3708      	adds	r7, #8
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}

080072a2 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80072a2:	b580      	push	{r7, lr}
 80072a4:	b086      	sub	sp, #24
 80072a6:	af02      	add	r7, sp, #8
 80072a8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80072b0:	69db      	ldr	r3, [r3, #28]
 80072b2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80072b4:	2300      	movs	r3, #0
 80072b6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80072be:	2b01      	cmp	r3, #1
 80072c0:	d002      	beq.n	80072c8 <CDC_ProcessTransmission+0x26>
 80072c2:	2b02      	cmp	r3, #2
 80072c4:	d023      	beq.n	800730e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80072c6:	e05e      	b.n	8007386 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072cc:	68fa      	ldr	r2, [r7, #12]
 80072ce:	8b12      	ldrh	r2, [r2, #24]
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d90b      	bls.n	80072ec <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	69d9      	ldr	r1, [r3, #28]
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	8b1a      	ldrh	r2, [r3, #24]
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	7b5b      	ldrb	r3, [r3, #13]
 80072e0:	2001      	movs	r0, #1
 80072e2:	9000      	str	r0, [sp, #0]
 80072e4:	6878      	ldr	r0, [r7, #4]
 80072e6:	f001 fce0 	bl	8008caa <USBH_BulkSendData>
 80072ea:	e00b      	b.n	8007304 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80072f4:	b29a      	uxth	r2, r3
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	7b5b      	ldrb	r3, [r3, #13]
 80072fa:	2001      	movs	r0, #1
 80072fc:	9000      	str	r0, [sp, #0]
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f001 fcd3 	bl	8008caa <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2202      	movs	r2, #2
 8007308:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800730c:	e03b      	b.n	8007386 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	7b5b      	ldrb	r3, [r3, #13]
 8007312:	4619      	mov	r1, r3
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f004 fda7 	bl	800be68 <USBH_LL_GetURBState>
 800731a:	4603      	mov	r3, r0
 800731c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800731e:	7afb      	ldrb	r3, [r7, #11]
 8007320:	2b01      	cmp	r3, #1
 8007322:	d128      	bne.n	8007376 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007328:	68fa      	ldr	r2, [r7, #12]
 800732a:	8b12      	ldrh	r2, [r2, #24]
 800732c:	4293      	cmp	r3, r2
 800732e:	d90e      	bls.n	800734e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007334:	68fa      	ldr	r2, [r7, #12]
 8007336:	8b12      	ldrh	r2, [r2, #24]
 8007338:	1a9a      	subs	r2, r3, r2
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	69db      	ldr	r3, [r3, #28]
 8007342:	68fa      	ldr	r2, [r7, #12]
 8007344:	8b12      	ldrh	r2, [r2, #24]
 8007346:	441a      	add	r2, r3
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	61da      	str	r2, [r3, #28]
 800734c:	e002      	b.n	8007354 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2200      	movs	r2, #0
 8007352:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007358:	2b00      	cmp	r3, #0
 800735a:	d004      	beq.n	8007366 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007364:	e00e      	b.n	8007384 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2200      	movs	r2, #0
 800736a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f000 f868 	bl	8007444 <USBH_CDC_TransmitCallback>
      break;
 8007374:	e006      	b.n	8007384 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8007376:	7afb      	ldrb	r3, [r7, #11]
 8007378:	2b02      	cmp	r3, #2
 800737a:	d103      	bne.n	8007384 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007384:	bf00      	nop
  }
}
 8007386:	bf00      	nop
 8007388:	3710      	adds	r7, #16
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}

0800738e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800738e:	b580      	push	{r7, lr}
 8007390:	b086      	sub	sp, #24
 8007392:	af00      	add	r7, sp, #0
 8007394:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800739c:	69db      	ldr	r3, [r3, #28]
 800739e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80073a0:	2300      	movs	r3, #0
 80073a2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80073aa:	2b03      	cmp	r3, #3
 80073ac:	d002      	beq.n	80073b4 <CDC_ProcessReception+0x26>
 80073ae:	2b04      	cmp	r3, #4
 80073b0:	d00e      	beq.n	80073d0 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 80073b2:	e043      	b.n	800743c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	6a19      	ldr	r1, [r3, #32]
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	8b5a      	ldrh	r2, [r3, #26]
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	7b1b      	ldrb	r3, [r3, #12]
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f001 fc97 	bl	8008cf4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	2204      	movs	r2, #4
 80073ca:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80073ce:	e035      	b.n	800743c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	7b1b      	ldrb	r3, [r3, #12]
 80073d4:	4619      	mov	r1, r3
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f004 fd46 	bl	800be68 <USBH_LL_GetURBState>
 80073dc:	4603      	mov	r3, r0
 80073de:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80073e0:	7cfb      	ldrb	r3, [r7, #19]
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	d129      	bne.n	800743a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80073e6:	697b      	ldr	r3, [r7, #20]
 80073e8:	7b1b      	ldrb	r3, [r3, #12]
 80073ea:	4619      	mov	r1, r3
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f004 fcbb 	bl	800bd68 <USBH_LL_GetLastXferSize>
 80073f2:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073f8:	68fa      	ldr	r2, [r7, #12]
 80073fa:	429a      	cmp	r2, r3
 80073fc:	d016      	beq.n	800742c <CDC_ProcessReception+0x9e>
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	8b5b      	ldrh	r3, [r3, #26]
 8007402:	461a      	mov	r2, r3
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	4293      	cmp	r3, r2
 8007408:	d110      	bne.n	800742c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	1ad2      	subs	r2, r2, r3
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	6a1a      	ldr	r2, [r3, #32]
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	441a      	add	r2, r3
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	2203      	movs	r2, #3
 8007426:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800742a:	e006      	b.n	800743a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	2200      	movs	r2, #0
 8007430:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f000 f80f 	bl	8007458 <USBH_CDC_ReceiveCallback>
      break;
 800743a:	bf00      	nop
  }
}
 800743c:	bf00      	nop
 800743e:	3718      	adds	r7, #24
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}

08007444 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007444:	b480      	push	{r7}
 8007446:	b083      	sub	sp, #12
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800744c:	bf00      	nop
 800744e:	370c      	adds	r7, #12
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr

08007458 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007458:	b480      	push	{r7}
 800745a:	b083      	sub	sp, #12
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007460:	bf00      	nop
 8007462:	370c      	adds	r7, #12
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800746c:	b480      	push	{r7}
 800746e:	b083      	sub	sp, #12
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007474:	bf00      	nop
 8007476:	370c      	adds	r7, #12
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr

08007480 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b084      	sub	sp, #16
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	4613      	mov	r3, r2
 800748c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d101      	bne.n	8007498 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007494:	2302      	movs	r3, #2
 8007496:	e029      	b.n	80074ec <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	79fa      	ldrb	r2, [r7, #7]
 800749c:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	2200      	movs	r2, #0
 80074a4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2200      	movs	r2, #0
 80074ac:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80074b0:	68f8      	ldr	r0, [r7, #12]
 80074b2:	f000 f81f 	bl	80074f4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2200      	movs	r2, #0
 80074ba:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	2200      	movs	r2, #0
 80074ca:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2200      	movs	r2, #0
 80074d2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d003      	beq.n	80074e4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	68ba      	ldr	r2, [r7, #8]
 80074e0:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80074e4:	68f8      	ldr	r0, [r7, #12]
 80074e6:	f004 fb8b 	bl	800bc00 <USBH_LL_Init>

  return USBH_OK;
 80074ea:	2300      	movs	r3, #0
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3710      	adds	r7, #16
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}

080074f4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b084      	sub	sp, #16
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80074fc:	2300      	movs	r3, #0
 80074fe:	60fb      	str	r3, [r7, #12]
 8007500:	e009      	b.n	8007516 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	33e0      	adds	r3, #224	@ 0xe0
 8007508:	009b      	lsls	r3, r3, #2
 800750a:	4413      	add	r3, r2
 800750c:	2200      	movs	r2, #0
 800750e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	3301      	adds	r3, #1
 8007514:	60fb      	str	r3, [r7, #12]
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2b0f      	cmp	r3, #15
 800751a:	d9f2      	bls.n	8007502 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800751c:	2300      	movs	r3, #0
 800751e:	60fb      	str	r3, [r7, #12]
 8007520:	e009      	b.n	8007536 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8007522:	687a      	ldr	r2, [r7, #4]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	4413      	add	r3, r2
 8007528:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800752c:	2200      	movs	r2, #0
 800752e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	3301      	adds	r3, #1
 8007534:	60fb      	str	r3, [r7, #12]
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800753c:	d3f1      	bcc.n	8007522 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2200      	movs	r2, #0
 8007542:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2200      	movs	r2, #0
 8007548:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2201      	movs	r2, #1
 800754e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2200      	movs	r2, #0
 8007554:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2240      	movs	r2, #64	@ 0x40
 8007562:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2200      	movs	r2, #0
 8007568:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2200      	movs	r2, #0
 800756e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2201      	movs	r2, #1
 8007576:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2200      	movs	r2, #0
 800757e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2200      	movs	r2, #0
 8007586:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	331c      	adds	r3, #28
 800758e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007592:	2100      	movs	r1, #0
 8007594:	4618      	mov	r0, r3
 8007596:	f004 fdd5 	bl	800c144 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80075a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80075a4:	2100      	movs	r1, #0
 80075a6:	4618      	mov	r0, r3
 80075a8:	f004 fdcc 	bl	800c144 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80075b2:	2212      	movs	r2, #18
 80075b4:	2100      	movs	r1, #0
 80075b6:	4618      	mov	r0, r3
 80075b8:	f004 fdc4 	bl	800c144 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80075c2:	223e      	movs	r2, #62	@ 0x3e
 80075c4:	2100      	movs	r1, #0
 80075c6:	4618      	mov	r0, r3
 80075c8:	f004 fdbc 	bl	800c144 <memset>

  return USBH_OK;
 80075cc:	2300      	movs	r3, #0
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3710      	adds	r7, #16
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}

080075d6 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80075d6:	b480      	push	{r7}
 80075d8:	b085      	sub	sp, #20
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]
 80075de:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80075e0:	2300      	movs	r3, #0
 80075e2:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d016      	beq.n	8007618 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d10e      	bne.n	8007612 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80075fa:	1c59      	adds	r1, r3, #1
 80075fc:	687a      	ldr	r2, [r7, #4]
 80075fe:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8007602:	687a      	ldr	r2, [r7, #4]
 8007604:	33de      	adds	r3, #222	@ 0xde
 8007606:	6839      	ldr	r1, [r7, #0]
 8007608:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800760c:	2300      	movs	r3, #0
 800760e:	73fb      	strb	r3, [r7, #15]
 8007610:	e004      	b.n	800761c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007612:	2302      	movs	r3, #2
 8007614:	73fb      	strb	r3, [r7, #15]
 8007616:	e001      	b.n	800761c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007618:	2302      	movs	r3, #2
 800761a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800761c:	7bfb      	ldrb	r3, [r7, #15]
}
 800761e:	4618      	mov	r0, r3
 8007620:	3714      	adds	r7, #20
 8007622:	46bd      	mov	sp, r7
 8007624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007628:	4770      	bx	lr

0800762a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800762a:	b480      	push	{r7}
 800762c:	b085      	sub	sp, #20
 800762e:	af00      	add	r7, sp, #0
 8007630:	6078      	str	r0, [r7, #4]
 8007632:	460b      	mov	r3, r1
 8007634:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007636:	2300      	movs	r3, #0
 8007638:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8007640:	78fa      	ldrb	r2, [r7, #3]
 8007642:	429a      	cmp	r2, r3
 8007644:	d204      	bcs.n	8007650 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	78fa      	ldrb	r2, [r7, #3]
 800764a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800764e:	e001      	b.n	8007654 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007650:	2302      	movs	r3, #2
 8007652:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007654:	7bfb      	ldrb	r3, [r7, #15]
}
 8007656:	4618      	mov	r0, r3
 8007658:	3714      	adds	r7, #20
 800765a:	46bd      	mov	sp, r7
 800765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007660:	4770      	bx	lr

08007662 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007662:	b480      	push	{r7}
 8007664:	b087      	sub	sp, #28
 8007666:	af00      	add	r7, sp, #0
 8007668:	6078      	str	r0, [r7, #4]
 800766a:	4608      	mov	r0, r1
 800766c:	4611      	mov	r1, r2
 800766e:	461a      	mov	r2, r3
 8007670:	4603      	mov	r3, r0
 8007672:	70fb      	strb	r3, [r7, #3]
 8007674:	460b      	mov	r3, r1
 8007676:	70bb      	strb	r3, [r7, #2]
 8007678:	4613      	mov	r3, r2
 800767a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800767c:	2300      	movs	r3, #0
 800767e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007680:	2300      	movs	r3, #0
 8007682:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800768a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800768c:	e025      	b.n	80076da <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800768e:	7dfb      	ldrb	r3, [r7, #23]
 8007690:	221a      	movs	r2, #26
 8007692:	fb02 f303 	mul.w	r3, r2, r3
 8007696:	3308      	adds	r3, #8
 8007698:	68fa      	ldr	r2, [r7, #12]
 800769a:	4413      	add	r3, r2
 800769c:	3302      	adds	r3, #2
 800769e:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80076a0:	693b      	ldr	r3, [r7, #16]
 80076a2:	795b      	ldrb	r3, [r3, #5]
 80076a4:	78fa      	ldrb	r2, [r7, #3]
 80076a6:	429a      	cmp	r2, r3
 80076a8:	d002      	beq.n	80076b0 <USBH_FindInterface+0x4e>
 80076aa:	78fb      	ldrb	r3, [r7, #3]
 80076ac:	2bff      	cmp	r3, #255	@ 0xff
 80076ae:	d111      	bne.n	80076d4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80076b4:	78ba      	ldrb	r2, [r7, #2]
 80076b6:	429a      	cmp	r2, r3
 80076b8:	d002      	beq.n	80076c0 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80076ba:	78bb      	ldrb	r3, [r7, #2]
 80076bc:	2bff      	cmp	r3, #255	@ 0xff
 80076be:	d109      	bne.n	80076d4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80076c4:	787a      	ldrb	r2, [r7, #1]
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d002      	beq.n	80076d0 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80076ca:	787b      	ldrb	r3, [r7, #1]
 80076cc:	2bff      	cmp	r3, #255	@ 0xff
 80076ce:	d101      	bne.n	80076d4 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80076d0:	7dfb      	ldrb	r3, [r7, #23]
 80076d2:	e006      	b.n	80076e2 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80076d4:	7dfb      	ldrb	r3, [r7, #23]
 80076d6:	3301      	adds	r3, #1
 80076d8:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80076da:	7dfb      	ldrb	r3, [r7, #23]
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d9d6      	bls.n	800768e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80076e0:	23ff      	movs	r3, #255	@ 0xff
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	371c      	adds	r7, #28
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr

080076ee <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80076ee:	b580      	push	{r7, lr}
 80076f0:	b082      	sub	sp, #8
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f004 fabe 	bl	800bc78 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80076fc:	2101      	movs	r1, #1
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f004 fbc5 	bl	800be8e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007704:	2300      	movs	r3, #0
}
 8007706:	4618      	mov	r0, r3
 8007708:	3708      	adds	r7, #8
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}
	...

08007710 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b088      	sub	sp, #32
 8007714:	af04      	add	r7, sp, #16
 8007716:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007718:	2302      	movs	r3, #2
 800771a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800771c:	2300      	movs	r3, #0
 800771e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8007726:	b2db      	uxtb	r3, r3
 8007728:	2b01      	cmp	r3, #1
 800772a:	d102      	bne.n	8007732 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2203      	movs	r2, #3
 8007730:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	781b      	ldrb	r3, [r3, #0]
 8007736:	b2db      	uxtb	r3, r3
 8007738:	2b0b      	cmp	r3, #11
 800773a:	f200 81bc 	bhi.w	8007ab6 <USBH_Process+0x3a6>
 800773e:	a201      	add	r2, pc, #4	@ (adr r2, 8007744 <USBH_Process+0x34>)
 8007740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007744:	08007775 	.word	0x08007775
 8007748:	080077a7 	.word	0x080077a7
 800774c:	08007811 	.word	0x08007811
 8007750:	08007a51 	.word	0x08007a51
 8007754:	08007ab7 	.word	0x08007ab7
 8007758:	080078b1 	.word	0x080078b1
 800775c:	080079f7 	.word	0x080079f7
 8007760:	080078e7 	.word	0x080078e7
 8007764:	08007907 	.word	0x08007907
 8007768:	08007925 	.word	0x08007925
 800776c:	08007969 	.word	0x08007969
 8007770:	08007a39 	.word	0x08007a39
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800777a:	b2db      	uxtb	r3, r3
 800777c:	2b00      	cmp	r3, #0
 800777e:	f000 819c 	beq.w	8007aba <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2201      	movs	r2, #1
 8007786:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007788:	20c8      	movs	r0, #200	@ 0xc8
 800778a:	f004 fbca 	bl	800bf22 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f004 facf 	bl	800bd32 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2200      	movs	r2, #0
 8007798:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2200      	movs	r2, #0
 80077a0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80077a4:	e189      	b.n	8007aba <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	2b01      	cmp	r3, #1
 80077b0:	d107      	bne.n	80077c2 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2200      	movs	r2, #0
 80077b6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2202      	movs	r2, #2
 80077be:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80077c0:	e18a      	b.n	8007ad8 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80077c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80077cc:	d914      	bls.n	80077f8 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80077d4:	3301      	adds	r3, #1
 80077d6:	b2da      	uxtb	r2, r3
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80077e4:	2b03      	cmp	r3, #3
 80077e6:	d903      	bls.n	80077f0 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	220d      	movs	r2, #13
 80077ec:	701a      	strb	r2, [r3, #0]
      break;
 80077ee:	e173      	b.n	8007ad8 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2200      	movs	r2, #0
 80077f4:	701a      	strb	r2, [r3, #0]
      break;
 80077f6:	e16f      	b.n	8007ad8 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80077fe:	f103 020a 	add.w	r2, r3, #10
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8007808:	200a      	movs	r0, #10
 800780a:	f004 fb8a 	bl	800bf22 <USBH_Delay>
      break;
 800780e:	e163      	b.n	8007ad8 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007816:	2b00      	cmp	r3, #0
 8007818:	d005      	beq.n	8007826 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007820:	2104      	movs	r1, #4
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007826:	2064      	movs	r0, #100	@ 0x64
 8007828:	f004 fb7b 	bl	800bf22 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f004 fa59 	bl	800bce4 <USBH_LL_GetSpeed>
 8007832:	4603      	mov	r3, r0
 8007834:	461a      	mov	r2, r3
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2205      	movs	r2, #5
 8007840:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007842:	2100      	movs	r1, #0
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f001 faa2 	bl	8008d8e <USBH_AllocPipe>
 800784a:	4603      	mov	r3, r0
 800784c:	461a      	mov	r2, r3
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007852:	2180      	movs	r1, #128	@ 0x80
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f001 fa9a 	bl	8008d8e <USBH_AllocPipe>
 800785a:	4603      	mov	r3, r0
 800785c:	461a      	mov	r2, r3
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	7919      	ldrb	r1, [r3, #4]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007876:	9202      	str	r2, [sp, #8]
 8007878:	2200      	movs	r2, #0
 800787a:	9201      	str	r2, [sp, #4]
 800787c:	9300      	str	r3, [sp, #0]
 800787e:	4603      	mov	r3, r0
 8007880:	2280      	movs	r2, #128	@ 0x80
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f001 fa54 	bl	8008d30 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	7959      	ldrb	r1, [r3, #5]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007898:	687a      	ldr	r2, [r7, #4]
 800789a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800789c:	9202      	str	r2, [sp, #8]
 800789e:	2200      	movs	r2, #0
 80078a0:	9201      	str	r2, [sp, #4]
 80078a2:	9300      	str	r3, [sp, #0]
 80078a4:	4603      	mov	r3, r0
 80078a6:	2200      	movs	r2, #0
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f001 fa41 	bl	8008d30 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80078ae:	e113      	b.n	8007ad8 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f000 f917 	bl	8007ae4 <USBH_HandleEnum>
 80078b6:	4603      	mov	r3, r0
 80078b8:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80078ba:	7bbb      	ldrb	r3, [r7, #14]
 80078bc:	b2db      	uxtb	r3, r3
 80078be:	2b00      	cmp	r3, #0
 80078c0:	f040 80fd 	bne.w	8007abe <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d103      	bne.n	80078de <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2208      	movs	r2, #8
 80078da:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80078dc:	e0ef      	b.n	8007abe <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2207      	movs	r2, #7
 80078e2:	701a      	strb	r2, [r3, #0]
      break;
 80078e4:	e0eb      	b.n	8007abe <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	f000 80e8 	beq.w	8007ac2 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80078f8:	2101      	movs	r1, #1
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2208      	movs	r2, #8
 8007902:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8007904:	e0dd      	b.n	8007ac2 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800790c:	4619      	mov	r1, r3
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f000 fc3f 	bl	8008192 <USBH_SetCfg>
 8007914:	4603      	mov	r3, r0
 8007916:	2b00      	cmp	r3, #0
 8007918:	f040 80d5 	bne.w	8007ac6 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2209      	movs	r2, #9
 8007920:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007922:	e0d0      	b.n	8007ac6 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800792a:	f003 0320 	and.w	r3, r3, #32
 800792e:	2b00      	cmp	r3, #0
 8007930:	d016      	beq.n	8007960 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8007932:	2101      	movs	r1, #1
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f000 fc4f 	bl	80081d8 <USBH_SetFeature>
 800793a:	4603      	mov	r3, r0
 800793c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800793e:	7bbb      	ldrb	r3, [r7, #14]
 8007940:	b2db      	uxtb	r3, r3
 8007942:	2b00      	cmp	r3, #0
 8007944:	d103      	bne.n	800794e <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	220a      	movs	r2, #10
 800794a:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800794c:	e0bd      	b.n	8007aca <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800794e:	7bbb      	ldrb	r3, [r7, #14]
 8007950:	b2db      	uxtb	r3, r3
 8007952:	2b03      	cmp	r3, #3
 8007954:	f040 80b9 	bne.w	8007aca <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	220a      	movs	r2, #10
 800795c:	701a      	strb	r2, [r3, #0]
      break;
 800795e:	e0b4      	b.n	8007aca <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	220a      	movs	r2, #10
 8007964:	701a      	strb	r2, [r3, #0]
      break;
 8007966:	e0b0      	b.n	8007aca <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800796e:	2b00      	cmp	r3, #0
 8007970:	f000 80ad 	beq.w	8007ace <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2200      	movs	r2, #0
 8007978:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800797c:	2300      	movs	r3, #0
 800797e:	73fb      	strb	r3, [r7, #15]
 8007980:	e016      	b.n	80079b0 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007982:	7bfa      	ldrb	r2, [r7, #15]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	32de      	adds	r2, #222	@ 0xde
 8007988:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800798c:	791a      	ldrb	r2, [r3, #4]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8007994:	429a      	cmp	r2, r3
 8007996:	d108      	bne.n	80079aa <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007998:	7bfa      	ldrb	r2, [r7, #15]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	32de      	adds	r2, #222	@ 0xde
 800799e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80079a8:	e005      	b.n	80079b6 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80079aa:	7bfb      	ldrb	r3, [r7, #15]
 80079ac:	3301      	adds	r3, #1
 80079ae:	73fb      	strb	r3, [r7, #15]
 80079b0:	7bfb      	ldrb	r3, [r7, #15]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d0e5      	beq.n	8007982 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d016      	beq.n	80079ee <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80079c6:	689b      	ldr	r3, [r3, #8]
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	4798      	blx	r3
 80079cc:	4603      	mov	r3, r0
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d109      	bne.n	80079e6 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2206      	movs	r2, #6
 80079d6:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80079de:	2103      	movs	r1, #3
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80079e4:	e073      	b.n	8007ace <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	220d      	movs	r2, #13
 80079ea:	701a      	strb	r2, [r3, #0]
      break;
 80079ec:	e06f      	b.n	8007ace <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	220d      	movs	r2, #13
 80079f2:	701a      	strb	r2, [r3, #0]
      break;
 80079f4:	e06b      	b.n	8007ace <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d017      	beq.n	8007a30 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a06:	691b      	ldr	r3, [r3, #16]
 8007a08:	6878      	ldr	r0, [r7, #4]
 8007a0a:	4798      	blx	r3
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007a10:	7bbb      	ldrb	r3, [r7, #14]
 8007a12:	b2db      	uxtb	r3, r3
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d103      	bne.n	8007a20 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	220b      	movs	r2, #11
 8007a1c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007a1e:	e058      	b.n	8007ad2 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 8007a20:	7bbb      	ldrb	r3, [r7, #14]
 8007a22:	b2db      	uxtb	r3, r3
 8007a24:	2b02      	cmp	r3, #2
 8007a26:	d154      	bne.n	8007ad2 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	220d      	movs	r2, #13
 8007a2c:	701a      	strb	r2, [r3, #0]
      break;
 8007a2e:	e050      	b.n	8007ad2 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	220d      	movs	r2, #13
 8007a34:	701a      	strb	r2, [r3, #0]
      break;
 8007a36:	e04c      	b.n	8007ad2 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d049      	beq.n	8007ad6 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a48:	695b      	ldr	r3, [r3, #20]
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	4798      	blx	r3
      }
      break;
 8007a4e:	e042      	b.n	8007ad6 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2200      	movs	r2, #0
 8007a54:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f7ff fd4b 	bl	80074f4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d009      	beq.n	8007a7c <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a6e:	68db      	ldr	r3, [r3, #12]
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2200      	movs	r2, #0
 8007a78:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d005      	beq.n	8007a92 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007a8c:	2105      	movs	r1, #5
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8007a98:	b2db      	uxtb	r3, r3
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	d107      	bne.n	8007aae <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f7ff fe21 	bl	80076ee <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007aac:	e014      	b.n	8007ad8 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f004 f8e2 	bl	800bc78 <USBH_LL_Start>
      break;
 8007ab4:	e010      	b.n	8007ad8 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 8007ab6:	bf00      	nop
 8007ab8:	e00e      	b.n	8007ad8 <USBH_Process+0x3c8>
      break;
 8007aba:	bf00      	nop
 8007abc:	e00c      	b.n	8007ad8 <USBH_Process+0x3c8>
      break;
 8007abe:	bf00      	nop
 8007ac0:	e00a      	b.n	8007ad8 <USBH_Process+0x3c8>
    break;
 8007ac2:	bf00      	nop
 8007ac4:	e008      	b.n	8007ad8 <USBH_Process+0x3c8>
      break;
 8007ac6:	bf00      	nop
 8007ac8:	e006      	b.n	8007ad8 <USBH_Process+0x3c8>
      break;
 8007aca:	bf00      	nop
 8007acc:	e004      	b.n	8007ad8 <USBH_Process+0x3c8>
      break;
 8007ace:	bf00      	nop
 8007ad0:	e002      	b.n	8007ad8 <USBH_Process+0x3c8>
      break;
 8007ad2:	bf00      	nop
 8007ad4:	e000      	b.n	8007ad8 <USBH_Process+0x3c8>
      break;
 8007ad6:	bf00      	nop
  }
  return USBH_OK;
 8007ad8:	2300      	movs	r3, #0
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3710      	adds	r7, #16
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}
 8007ae2:	bf00      	nop

08007ae4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b088      	sub	sp, #32
 8007ae8:	af04      	add	r7, sp, #16
 8007aea:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007aec:	2301      	movs	r3, #1
 8007aee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8007af0:	2301      	movs	r3, #1
 8007af2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	785b      	ldrb	r3, [r3, #1]
 8007af8:	2b07      	cmp	r3, #7
 8007afa:	f200 81bd 	bhi.w	8007e78 <USBH_HandleEnum+0x394>
 8007afe:	a201      	add	r2, pc, #4	@ (adr r2, 8007b04 <USBH_HandleEnum+0x20>)
 8007b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b04:	08007b25 	.word	0x08007b25
 8007b08:	08007bdf 	.word	0x08007bdf
 8007b0c:	08007c49 	.word	0x08007c49
 8007b10:	08007cd3 	.word	0x08007cd3
 8007b14:	08007d3d 	.word	0x08007d3d
 8007b18:	08007dad 	.word	0x08007dad
 8007b1c:	08007df3 	.word	0x08007df3
 8007b20:	08007e39 	.word	0x08007e39
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007b24:	2108      	movs	r1, #8
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f000 fa50 	bl	8007fcc <USBH_Get_DevDesc>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007b30:	7bbb      	ldrb	r3, [r7, #14]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d12e      	bne.n	8007b94 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2201      	movs	r2, #1
 8007b44:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	7919      	ldrb	r1, [r3, #4]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007b5a:	9202      	str	r2, [sp, #8]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	9201      	str	r2, [sp, #4]
 8007b60:	9300      	str	r3, [sp, #0]
 8007b62:	4603      	mov	r3, r0
 8007b64:	2280      	movs	r2, #128	@ 0x80
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f001 f8e2 	bl	8008d30 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	7959      	ldrb	r1, [r3, #5]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007b7c:	687a      	ldr	r2, [r7, #4]
 8007b7e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007b80:	9202      	str	r2, [sp, #8]
 8007b82:	2200      	movs	r2, #0
 8007b84:	9201      	str	r2, [sp, #4]
 8007b86:	9300      	str	r3, [sp, #0]
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f001 f8cf 	bl	8008d30 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007b92:	e173      	b.n	8007e7c <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007b94:	7bbb      	ldrb	r3, [r7, #14]
 8007b96:	2b03      	cmp	r3, #3
 8007b98:	f040 8170 	bne.w	8007e7c <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007ba2:	3301      	adds	r3, #1
 8007ba4:	b2da      	uxtb	r2, r3
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007bb2:	2b03      	cmp	r3, #3
 8007bb4:	d903      	bls.n	8007bbe <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	220d      	movs	r2, #13
 8007bba:	701a      	strb	r2, [r3, #0]
      break;
 8007bbc:	e15e      	b.n	8007e7c <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	795b      	ldrb	r3, [r3, #5]
 8007bc2:	4619      	mov	r1, r3
 8007bc4:	6878      	ldr	r0, [r7, #4]
 8007bc6:	f001 f903 	bl	8008dd0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	791b      	ldrb	r3, [r3, #4]
 8007bce:	4619      	mov	r1, r3
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f001 f8fd 	bl	8008dd0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	701a      	strb	r2, [r3, #0]
      break;
 8007bdc:	e14e      	b.n	8007e7c <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8007bde:	2112      	movs	r1, #18
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f000 f9f3 	bl	8007fcc <USBH_Get_DevDesc>
 8007be6:	4603      	mov	r3, r0
 8007be8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007bea:	7bbb      	ldrb	r3, [r7, #14]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d103      	bne.n	8007bf8 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2202      	movs	r2, #2
 8007bf4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007bf6:	e143      	b.n	8007e80 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007bf8:	7bbb      	ldrb	r3, [r7, #14]
 8007bfa:	2b03      	cmp	r3, #3
 8007bfc:	f040 8140 	bne.w	8007e80 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007c06:	3301      	adds	r3, #1
 8007c08:	b2da      	uxtb	r2, r3
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007c16:	2b03      	cmp	r3, #3
 8007c18:	d903      	bls.n	8007c22 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	220d      	movs	r2, #13
 8007c1e:	701a      	strb	r2, [r3, #0]
      break;
 8007c20:	e12e      	b.n	8007e80 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	795b      	ldrb	r3, [r3, #5]
 8007c26:	4619      	mov	r1, r3
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f001 f8d1 	bl	8008dd0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	791b      	ldrb	r3, [r3, #4]
 8007c32:	4619      	mov	r1, r3
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f001 f8cb 	bl	8008dd0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	701a      	strb	r2, [r3, #0]
      break;
 8007c46:	e11b      	b.n	8007e80 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8007c48:	2101      	movs	r1, #1
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f000 fa7d 	bl	800814a <USBH_SetAddress>
 8007c50:	4603      	mov	r3, r0
 8007c52:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007c54:	7bbb      	ldrb	r3, [r7, #14]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d130      	bne.n	8007cbc <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8007c5a:	2002      	movs	r0, #2
 8007c5c:	f004 f961 	bl	800bf22 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2201      	movs	r2, #1
 8007c64:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2203      	movs	r2, #3
 8007c6c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	7919      	ldrb	r1, [r3, #4]
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007c7e:	687a      	ldr	r2, [r7, #4]
 8007c80:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007c82:	9202      	str	r2, [sp, #8]
 8007c84:	2200      	movs	r2, #0
 8007c86:	9201      	str	r2, [sp, #4]
 8007c88:	9300      	str	r3, [sp, #0]
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	2280      	movs	r2, #128	@ 0x80
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f001 f84e 	bl	8008d30 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	7959      	ldrb	r1, [r3, #5]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007ca4:	687a      	ldr	r2, [r7, #4]
 8007ca6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007ca8:	9202      	str	r2, [sp, #8]
 8007caa:	2200      	movs	r2, #0
 8007cac:	9201      	str	r2, [sp, #4]
 8007cae:	9300      	str	r3, [sp, #0]
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f001 f83b 	bl	8008d30 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007cba:	e0e3      	b.n	8007e84 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007cbc:	7bbb      	ldrb	r3, [r7, #14]
 8007cbe:	2b03      	cmp	r3, #3
 8007cc0:	f040 80e0 	bne.w	8007e84 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	220d      	movs	r2, #13
 8007cc8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	705a      	strb	r2, [r3, #1]
      break;
 8007cd0:	e0d8      	b.n	8007e84 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8007cd2:	2109      	movs	r1, #9
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f000 f9a5 	bl	8008024 <USBH_Get_CfgDesc>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007cde:	7bbb      	ldrb	r3, [r7, #14]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d103      	bne.n	8007cec <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2204      	movs	r2, #4
 8007ce8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007cea:	e0cd      	b.n	8007e88 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007cec:	7bbb      	ldrb	r3, [r7, #14]
 8007cee:	2b03      	cmp	r3, #3
 8007cf0:	f040 80ca 	bne.w	8007e88 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007cfa:	3301      	adds	r3, #1
 8007cfc:	b2da      	uxtb	r2, r3
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007d0a:	2b03      	cmp	r3, #3
 8007d0c:	d903      	bls.n	8007d16 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	220d      	movs	r2, #13
 8007d12:	701a      	strb	r2, [r3, #0]
      break;
 8007d14:	e0b8      	b.n	8007e88 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	795b      	ldrb	r3, [r3, #5]
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f001 f857 	bl	8008dd0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	791b      	ldrb	r3, [r3, #4]
 8007d26:	4619      	mov	r1, r3
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f001 f851 	bl	8008dd0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2200      	movs	r2, #0
 8007d32:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2200      	movs	r2, #0
 8007d38:	701a      	strb	r2, [r3, #0]
      break;
 8007d3a:	e0a5      	b.n	8007e88 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8007d42:	4619      	mov	r1, r3
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f000 f96d 	bl	8008024 <USBH_Get_CfgDesc>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007d4e:	7bbb      	ldrb	r3, [r7, #14]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d103      	bne.n	8007d5c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2205      	movs	r2, #5
 8007d58:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007d5a:	e097      	b.n	8007e8c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007d5c:	7bbb      	ldrb	r3, [r7, #14]
 8007d5e:	2b03      	cmp	r3, #3
 8007d60:	f040 8094 	bne.w	8007e8c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	b2da      	uxtb	r2, r3
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007d7a:	2b03      	cmp	r3, #3
 8007d7c:	d903      	bls.n	8007d86 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	220d      	movs	r2, #13
 8007d82:	701a      	strb	r2, [r3, #0]
      break;
 8007d84:	e082      	b.n	8007e8c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	795b      	ldrb	r3, [r3, #5]
 8007d8a:	4619      	mov	r1, r3
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f001 f81f 	bl	8008dd0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	791b      	ldrb	r3, [r3, #4]
 8007d96:	4619      	mov	r1, r3
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f001 f819 	bl	8008dd0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2200      	movs	r2, #0
 8007da2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	701a      	strb	r2, [r3, #0]
      break;
 8007daa:	e06f      	b.n	8007e8c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d019      	beq.n	8007dea <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007dc2:	23ff      	movs	r3, #255	@ 0xff
 8007dc4:	6878      	ldr	r0, [r7, #4]
 8007dc6:	f000 f957 	bl	8008078 <USBH_Get_StringDesc>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007dce:	7bbb      	ldrb	r3, [r7, #14]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d103      	bne.n	8007ddc <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2206      	movs	r2, #6
 8007dd8:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007dda:	e059      	b.n	8007e90 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007ddc:	7bbb      	ldrb	r3, [r7, #14]
 8007dde:	2b03      	cmp	r3, #3
 8007de0:	d156      	bne.n	8007e90 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2206      	movs	r2, #6
 8007de6:	705a      	strb	r2, [r3, #1]
      break;
 8007de8:	e052      	b.n	8007e90 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2206      	movs	r2, #6
 8007dee:	705a      	strb	r2, [r3, #1]
      break;
 8007df0:	e04e      	b.n	8007e90 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d019      	beq.n	8007e30 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007e08:	23ff      	movs	r3, #255	@ 0xff
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f000 f934 	bl	8008078 <USBH_Get_StringDesc>
 8007e10:	4603      	mov	r3, r0
 8007e12:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007e14:	7bbb      	ldrb	r3, [r7, #14]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d103      	bne.n	8007e22 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2207      	movs	r2, #7
 8007e1e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007e20:	e038      	b.n	8007e94 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007e22:	7bbb      	ldrb	r3, [r7, #14]
 8007e24:	2b03      	cmp	r3, #3
 8007e26:	d135      	bne.n	8007e94 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2207      	movs	r2, #7
 8007e2c:	705a      	strb	r2, [r3, #1]
      break;
 8007e2e:	e031      	b.n	8007e94 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2207      	movs	r2, #7
 8007e34:	705a      	strb	r2, [r3, #1]
      break;
 8007e36:	e02d      	b.n	8007e94 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d017      	beq.n	8007e72 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007e4e:	23ff      	movs	r3, #255	@ 0xff
 8007e50:	6878      	ldr	r0, [r7, #4]
 8007e52:	f000 f911 	bl	8008078 <USBH_Get_StringDesc>
 8007e56:	4603      	mov	r3, r0
 8007e58:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007e5a:	7bbb      	ldrb	r3, [r7, #14]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d102      	bne.n	8007e66 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007e60:	2300      	movs	r3, #0
 8007e62:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8007e64:	e018      	b.n	8007e98 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007e66:	7bbb      	ldrb	r3, [r7, #14]
 8007e68:	2b03      	cmp	r3, #3
 8007e6a:	d115      	bne.n	8007e98 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	73fb      	strb	r3, [r7, #15]
      break;
 8007e70:	e012      	b.n	8007e98 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8007e72:	2300      	movs	r3, #0
 8007e74:	73fb      	strb	r3, [r7, #15]
      break;
 8007e76:	e00f      	b.n	8007e98 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8007e78:	bf00      	nop
 8007e7a:	e00e      	b.n	8007e9a <USBH_HandleEnum+0x3b6>
      break;
 8007e7c:	bf00      	nop
 8007e7e:	e00c      	b.n	8007e9a <USBH_HandleEnum+0x3b6>
      break;
 8007e80:	bf00      	nop
 8007e82:	e00a      	b.n	8007e9a <USBH_HandleEnum+0x3b6>
      break;
 8007e84:	bf00      	nop
 8007e86:	e008      	b.n	8007e9a <USBH_HandleEnum+0x3b6>
      break;
 8007e88:	bf00      	nop
 8007e8a:	e006      	b.n	8007e9a <USBH_HandleEnum+0x3b6>
      break;
 8007e8c:	bf00      	nop
 8007e8e:	e004      	b.n	8007e9a <USBH_HandleEnum+0x3b6>
      break;
 8007e90:	bf00      	nop
 8007e92:	e002      	b.n	8007e9a <USBH_HandleEnum+0x3b6>
      break;
 8007e94:	bf00      	nop
 8007e96:	e000      	b.n	8007e9a <USBH_HandleEnum+0x3b6>
      break;
 8007e98:	bf00      	nop
  }
  return Status;
 8007e9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3710      	adds	r7, #16
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	b083      	sub	sp, #12
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
 8007eac:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	683a      	ldr	r2, [r7, #0]
 8007eb2:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8007eb6:	bf00      	nop
 8007eb8:	370c      	adds	r7, #12
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec0:	4770      	bx	lr

08007ec2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007ec2:	b580      	push	{r7, lr}
 8007ec4:	b082      	sub	sp, #8
 8007ec6:	af00      	add	r7, sp, #0
 8007ec8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007ed0:	1c5a      	adds	r2, r3, #1
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f000 f804 	bl	8007ee6 <USBH_HandleSof>
}
 8007ede:	bf00      	nop
 8007ee0:	3708      	adds	r7, #8
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd80      	pop	{r7, pc}

08007ee6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007ee6:	b580      	push	{r7, lr}
 8007ee8:	b082      	sub	sp, #8
 8007eea:	af00      	add	r7, sp, #0
 8007eec:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	781b      	ldrb	r3, [r3, #0]
 8007ef2:	b2db      	uxtb	r3, r3
 8007ef4:	2b0b      	cmp	r3, #11
 8007ef6:	d10a      	bne.n	8007f0e <USBH_HandleSof+0x28>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d005      	beq.n	8007f0e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007f08:	699b      	ldr	r3, [r3, #24]
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	4798      	blx	r3
  }
}
 8007f0e:	bf00      	nop
 8007f10:	3708      	adds	r7, #8
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}

08007f16 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007f16:	b480      	push	{r7}
 8007f18:	b083      	sub	sp, #12
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2201      	movs	r2, #1
 8007f22:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8007f26:	bf00      	nop
}
 8007f28:	370c      	adds	r7, #12
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr

08007f32 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007f32:	b480      	push	{r7}
 8007f34:	b083      	sub	sp, #12
 8007f36:	af00      	add	r7, sp, #0
 8007f38:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2201      	movs	r2, #1
 8007f46:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8007f4a:	bf00      	nop
}
 8007f4c:	370c      	adds	r7, #12
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f54:	4770      	bx	lr

08007f56 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007f56:	b480      	push	{r7}
 8007f58:	b083      	sub	sp, #12
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2201      	movs	r2, #1
 8007f62:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8007f76:	2300      	movs	r3, #0
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	370c      	adds	r7, #12
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr

08007f84 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b082      	sub	sp, #8
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2201      	movs	r2, #1
 8007f90:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2200      	movs	r2, #0
 8007f98:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f003 fe82 	bl	800bcae <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	791b      	ldrb	r3, [r3, #4]
 8007fae:	4619      	mov	r1, r3
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	f000 ff0d 	bl	8008dd0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	795b      	ldrb	r3, [r3, #5]
 8007fba:	4619      	mov	r1, r3
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f000 ff07 	bl	8008dd0 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8007fc2:	2300      	movs	r3, #0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3708      	adds	r7, #8
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}

08007fcc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b086      	sub	sp, #24
 8007fd0:	af02      	add	r7, sp, #8
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8007fd8:	887b      	ldrh	r3, [r7, #2]
 8007fda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fde:	d901      	bls.n	8007fe4 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007fe0:	2303      	movs	r3, #3
 8007fe2:	e01b      	b.n	800801c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007fea:	887b      	ldrh	r3, [r7, #2]
 8007fec:	9300      	str	r3, [sp, #0]
 8007fee:	4613      	mov	r3, r2
 8007ff0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007ff4:	2100      	movs	r1, #0
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f000 f872 	bl	80080e0 <USBH_GetDescriptor>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008000:	7bfb      	ldrb	r3, [r7, #15]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d109      	bne.n	800801a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800800c:	887a      	ldrh	r2, [r7, #2]
 800800e:	4619      	mov	r1, r3
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f000 f929 	bl	8008268 <USBH_ParseDevDesc>
 8008016:	4603      	mov	r3, r0
 8008018:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800801a:	7bfb      	ldrb	r3, [r7, #15]
}
 800801c:	4618      	mov	r0, r3
 800801e:	3710      	adds	r7, #16
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}

08008024 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b086      	sub	sp, #24
 8008028:	af02      	add	r7, sp, #8
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	460b      	mov	r3, r1
 800802e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	331c      	adds	r3, #28
 8008034:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8008036:	887b      	ldrh	r3, [r7, #2]
 8008038:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800803c:	d901      	bls.n	8008042 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800803e:	2303      	movs	r3, #3
 8008040:	e016      	b.n	8008070 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8008042:	887b      	ldrh	r3, [r7, #2]
 8008044:	9300      	str	r3, [sp, #0]
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800804c:	2100      	movs	r1, #0
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f000 f846 	bl	80080e0 <USBH_GetDescriptor>
 8008054:	4603      	mov	r3, r0
 8008056:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008058:	7bfb      	ldrb	r3, [r7, #15]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d107      	bne.n	800806e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800805e:	887b      	ldrh	r3, [r7, #2]
 8008060:	461a      	mov	r2, r3
 8008062:	68b9      	ldr	r1, [r7, #8]
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f000 f9af 	bl	80083c8 <USBH_ParseCfgDesc>
 800806a:	4603      	mov	r3, r0
 800806c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800806e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008070:	4618      	mov	r0, r3
 8008072:	3710      	adds	r7, #16
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}

08008078 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b088      	sub	sp, #32
 800807c:	af02      	add	r7, sp, #8
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	607a      	str	r2, [r7, #4]
 8008082:	461a      	mov	r2, r3
 8008084:	460b      	mov	r3, r1
 8008086:	72fb      	strb	r3, [r7, #11]
 8008088:	4613      	mov	r3, r2
 800808a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800808c:	893b      	ldrh	r3, [r7, #8]
 800808e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008092:	d802      	bhi.n	800809a <USBH_Get_StringDesc+0x22>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d101      	bne.n	800809e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800809a:	2303      	movs	r3, #3
 800809c:	e01c      	b.n	80080d8 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800809e:	7afb      	ldrb	r3, [r7, #11]
 80080a0:	b29b      	uxth	r3, r3
 80080a2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80080a6:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80080ae:	893b      	ldrh	r3, [r7, #8]
 80080b0:	9300      	str	r3, [sp, #0]
 80080b2:	460b      	mov	r3, r1
 80080b4:	2100      	movs	r1, #0
 80080b6:	68f8      	ldr	r0, [r7, #12]
 80080b8:	f000 f812 	bl	80080e0 <USBH_GetDescriptor>
 80080bc:	4603      	mov	r3, r0
 80080be:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80080c0:	7dfb      	ldrb	r3, [r7, #23]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d107      	bne.n	80080d6 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80080cc:	893a      	ldrh	r2, [r7, #8]
 80080ce:	6879      	ldr	r1, [r7, #4]
 80080d0:	4618      	mov	r0, r3
 80080d2:	f000 fb8c 	bl	80087ee <USBH_ParseStringDesc>
  }

  return status;
 80080d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80080d8:	4618      	mov	r0, r3
 80080da:	3718      	adds	r7, #24
 80080dc:	46bd      	mov	sp, r7
 80080de:	bd80      	pop	{r7, pc}

080080e0 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b084      	sub	sp, #16
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	60f8      	str	r0, [r7, #12]
 80080e8:	607b      	str	r3, [r7, #4]
 80080ea:	460b      	mov	r3, r1
 80080ec:	72fb      	strb	r3, [r7, #11]
 80080ee:	4613      	mov	r3, r2
 80080f0:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	789b      	ldrb	r3, [r3, #2]
 80080f6:	2b01      	cmp	r3, #1
 80080f8:	d11c      	bne.n	8008134 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80080fa:	7afb      	ldrb	r3, [r7, #11]
 80080fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008100:	b2da      	uxtb	r2, r3
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2206      	movs	r2, #6
 800810a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	893a      	ldrh	r2, [r7, #8]
 8008110:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8008112:	893b      	ldrh	r3, [r7, #8]
 8008114:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008118:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800811c:	d104      	bne.n	8008128 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	f240 4209 	movw	r2, #1033	@ 0x409
 8008124:	829a      	strh	r2, [r3, #20]
 8008126:	e002      	b.n	800812e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2200      	movs	r2, #0
 800812c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	8b3a      	ldrh	r2, [r7, #24]
 8008132:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008134:	8b3b      	ldrh	r3, [r7, #24]
 8008136:	461a      	mov	r2, r3
 8008138:	6879      	ldr	r1, [r7, #4]
 800813a:	68f8      	ldr	r0, [r7, #12]
 800813c:	f000 fba4 	bl	8008888 <USBH_CtlReq>
 8008140:	4603      	mov	r3, r0
}
 8008142:	4618      	mov	r0, r3
 8008144:	3710      	adds	r7, #16
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}

0800814a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800814a:	b580      	push	{r7, lr}
 800814c:	b082      	sub	sp, #8
 800814e:	af00      	add	r7, sp, #0
 8008150:	6078      	str	r0, [r7, #4]
 8008152:	460b      	mov	r3, r1
 8008154:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	789b      	ldrb	r3, [r3, #2]
 800815a:	2b01      	cmp	r3, #1
 800815c:	d10f      	bne.n	800817e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2200      	movs	r2, #0
 8008162:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2205      	movs	r2, #5
 8008168:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800816a:	78fb      	ldrb	r3, [r7, #3]
 800816c:	b29a      	uxth	r2, r3
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2200      	movs	r2, #0
 8008176:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2200      	movs	r2, #0
 800817c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800817e:	2200      	movs	r2, #0
 8008180:	2100      	movs	r1, #0
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f000 fb80 	bl	8008888 <USBH_CtlReq>
 8008188:	4603      	mov	r3, r0
}
 800818a:	4618      	mov	r0, r3
 800818c:	3708      	adds	r7, #8
 800818e:	46bd      	mov	sp, r7
 8008190:	bd80      	pop	{r7, pc}

08008192 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8008192:	b580      	push	{r7, lr}
 8008194:	b082      	sub	sp, #8
 8008196:	af00      	add	r7, sp, #0
 8008198:	6078      	str	r0, [r7, #4]
 800819a:	460b      	mov	r3, r1
 800819c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	789b      	ldrb	r3, [r3, #2]
 80081a2:	2b01      	cmp	r3, #1
 80081a4:	d10e      	bne.n	80081c4 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2200      	movs	r2, #0
 80081aa:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2209      	movs	r2, #9
 80081b0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	887a      	ldrh	r2, [r7, #2]
 80081b6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2200      	movs	r2, #0
 80081bc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2200      	movs	r2, #0
 80081c2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80081c4:	2200      	movs	r2, #0
 80081c6:	2100      	movs	r1, #0
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f000 fb5d 	bl	8008888 <USBH_CtlReq>
 80081ce:	4603      	mov	r3, r0
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3708      	adds	r7, #8
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bd80      	pop	{r7, pc}

080081d8 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b082      	sub	sp, #8
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
 80081e0:	460b      	mov	r3, r1
 80081e2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	789b      	ldrb	r3, [r3, #2]
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d10f      	bne.n	800820c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2200      	movs	r2, #0
 80081f0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2203      	movs	r2, #3
 80081f6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80081f8:	78fb      	ldrb	r3, [r7, #3]
 80081fa:	b29a      	uxth	r2, r3
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2200      	movs	r2, #0
 8008204:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2200      	movs	r2, #0
 800820a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800820c:	2200      	movs	r2, #0
 800820e:	2100      	movs	r1, #0
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f000 fb39 	bl	8008888 <USBH_CtlReq>
 8008216:	4603      	mov	r3, r0
}
 8008218:	4618      	mov	r0, r3
 800821a:	3708      	adds	r7, #8
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}

08008220 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b082      	sub	sp, #8
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
 8008228:	460b      	mov	r3, r1
 800822a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	789b      	ldrb	r3, [r3, #2]
 8008230:	2b01      	cmp	r3, #1
 8008232:	d10f      	bne.n	8008254 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2202      	movs	r2, #2
 8008238:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2201      	movs	r2, #1
 800823e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2200      	movs	r2, #0
 8008244:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008246:	78fb      	ldrb	r3, [r7, #3]
 8008248:	b29a      	uxth	r2, r3
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2200      	movs	r2, #0
 8008252:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008254:	2200      	movs	r2, #0
 8008256:	2100      	movs	r1, #0
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f000 fb15 	bl	8008888 <USBH_CtlReq>
 800825e:	4603      	mov	r3, r0
}
 8008260:	4618      	mov	r0, r3
 8008262:	3708      	adds	r7, #8
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008268:	b480      	push	{r7}
 800826a:	b087      	sub	sp, #28
 800826c:	af00      	add	r7, sp, #0
 800826e:	60f8      	str	r0, [r7, #12]
 8008270:	60b9      	str	r1, [r7, #8]
 8008272:	4613      	mov	r3, r2
 8008274:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800827c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800827e:	2300      	movs	r3, #0
 8008280:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d101      	bne.n	800828c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8008288:	2302      	movs	r3, #2
 800828a:	e094      	b.n	80083b6 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	781a      	ldrb	r2, [r3, #0]
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	785a      	ldrb	r2, [r3, #1]
 8008298:	693b      	ldr	r3, [r7, #16]
 800829a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	3302      	adds	r3, #2
 80082a0:	781b      	ldrb	r3, [r3, #0]
 80082a2:	461a      	mov	r2, r3
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	3303      	adds	r3, #3
 80082a8:	781b      	ldrb	r3, [r3, #0]
 80082aa:	021b      	lsls	r3, r3, #8
 80082ac:	b29b      	uxth	r3, r3
 80082ae:	4313      	orrs	r3, r2
 80082b0:	b29a      	uxth	r2, r3
 80082b2:	693b      	ldr	r3, [r7, #16]
 80082b4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	791a      	ldrb	r2, [r3, #4]
 80082ba:	693b      	ldr	r3, [r7, #16]
 80082bc:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	795a      	ldrb	r2, [r3, #5]
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	799a      	ldrb	r2, [r3, #6]
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	79da      	ldrb	r2, [r3, #7]
 80082d2:	693b      	ldr	r3, [r7, #16]
 80082d4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d004      	beq.n	80082ea <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d11b      	bne.n	8008322 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	79db      	ldrb	r3, [r3, #7]
 80082ee:	2b20      	cmp	r3, #32
 80082f0:	dc0f      	bgt.n	8008312 <USBH_ParseDevDesc+0xaa>
 80082f2:	2b08      	cmp	r3, #8
 80082f4:	db0f      	blt.n	8008316 <USBH_ParseDevDesc+0xae>
 80082f6:	3b08      	subs	r3, #8
 80082f8:	4a32      	ldr	r2, [pc, #200]	@ (80083c4 <USBH_ParseDevDesc+0x15c>)
 80082fa:	fa22 f303 	lsr.w	r3, r2, r3
 80082fe:	f003 0301 	and.w	r3, r3, #1
 8008302:	2b00      	cmp	r3, #0
 8008304:	bf14      	ite	ne
 8008306:	2301      	movne	r3, #1
 8008308:	2300      	moveq	r3, #0
 800830a:	b2db      	uxtb	r3, r3
 800830c:	2b00      	cmp	r3, #0
 800830e:	d106      	bne.n	800831e <USBH_ParseDevDesc+0xb6>
 8008310:	e001      	b.n	8008316 <USBH_ParseDevDesc+0xae>
 8008312:	2b40      	cmp	r3, #64	@ 0x40
 8008314:	d003      	beq.n	800831e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	2208      	movs	r2, #8
 800831a:	71da      	strb	r2, [r3, #7]
        break;
 800831c:	e000      	b.n	8008320 <USBH_ParseDevDesc+0xb8>
        break;
 800831e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8008320:	e00e      	b.n	8008340 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008328:	2b02      	cmp	r3, #2
 800832a:	d107      	bne.n	800833c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	79db      	ldrb	r3, [r3, #7]
 8008330:	2b08      	cmp	r3, #8
 8008332:	d005      	beq.n	8008340 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	2208      	movs	r2, #8
 8008338:	71da      	strb	r2, [r3, #7]
 800833a:	e001      	b.n	8008340 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800833c:	2303      	movs	r3, #3
 800833e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8008340:	88fb      	ldrh	r3, [r7, #6]
 8008342:	2b08      	cmp	r3, #8
 8008344:	d936      	bls.n	80083b4 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	3308      	adds	r3, #8
 800834a:	781b      	ldrb	r3, [r3, #0]
 800834c:	461a      	mov	r2, r3
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	3309      	adds	r3, #9
 8008352:	781b      	ldrb	r3, [r3, #0]
 8008354:	021b      	lsls	r3, r3, #8
 8008356:	b29b      	uxth	r3, r3
 8008358:	4313      	orrs	r3, r2
 800835a:	b29a      	uxth	r2, r3
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	330a      	adds	r3, #10
 8008364:	781b      	ldrb	r3, [r3, #0]
 8008366:	461a      	mov	r2, r3
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	330b      	adds	r3, #11
 800836c:	781b      	ldrb	r3, [r3, #0]
 800836e:	021b      	lsls	r3, r3, #8
 8008370:	b29b      	uxth	r3, r3
 8008372:	4313      	orrs	r3, r2
 8008374:	b29a      	uxth	r2, r3
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	330c      	adds	r3, #12
 800837e:	781b      	ldrb	r3, [r3, #0]
 8008380:	461a      	mov	r2, r3
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	330d      	adds	r3, #13
 8008386:	781b      	ldrb	r3, [r3, #0]
 8008388:	021b      	lsls	r3, r3, #8
 800838a:	b29b      	uxth	r3, r3
 800838c:	4313      	orrs	r3, r2
 800838e:	b29a      	uxth	r2, r3
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	7b9a      	ldrb	r2, [r3, #14]
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	7bda      	ldrb	r2, [r3, #15]
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	7c1a      	ldrb	r2, [r3, #16]
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	7c5a      	ldrb	r2, [r3, #17]
 80083b0:	693b      	ldr	r3, [r7, #16]
 80083b2:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80083b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	371c      	adds	r7, #28
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr
 80083c2:	bf00      	nop
 80083c4:	01000101 	.word	0x01000101

080083c8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b08c      	sub	sp, #48	@ 0x30
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	60f8      	str	r0, [r7, #12]
 80083d0:	60b9      	str	r1, [r7, #8]
 80083d2:	4613      	mov	r3, r2
 80083d4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80083dc:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80083de:	2300      	movs	r3, #0
 80083e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80083e4:	2300      	movs	r3, #0
 80083e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80083ea:	2300      	movs	r3, #0
 80083ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d101      	bne.n	80083fa <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80083f6:	2302      	movs	r3, #2
 80083f8:	e0de      	b.n	80085b8 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80083fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008400:	781b      	ldrb	r3, [r3, #0]
 8008402:	2b09      	cmp	r3, #9
 8008404:	d002      	beq.n	800840c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8008406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008408:	2209      	movs	r2, #9
 800840a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	781a      	ldrb	r2, [r3, #0]
 8008410:	6a3b      	ldr	r3, [r7, #32]
 8008412:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	785a      	ldrb	r2, [r3, #1]
 8008418:	6a3b      	ldr	r3, [r7, #32]
 800841a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	3302      	adds	r3, #2
 8008420:	781b      	ldrb	r3, [r3, #0]
 8008422:	461a      	mov	r2, r3
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	3303      	adds	r3, #3
 8008428:	781b      	ldrb	r3, [r3, #0]
 800842a:	021b      	lsls	r3, r3, #8
 800842c:	b29b      	uxth	r3, r3
 800842e:	4313      	orrs	r3, r2
 8008430:	b29b      	uxth	r3, r3
 8008432:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008436:	bf28      	it	cs
 8008438:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800843c:	b29a      	uxth	r2, r3
 800843e:	6a3b      	ldr	r3, [r7, #32]
 8008440:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8008442:	68bb      	ldr	r3, [r7, #8]
 8008444:	791a      	ldrb	r2, [r3, #4]
 8008446:	6a3b      	ldr	r3, [r7, #32]
 8008448:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	795a      	ldrb	r2, [r3, #5]
 800844e:	6a3b      	ldr	r3, [r7, #32]
 8008450:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	799a      	ldrb	r2, [r3, #6]
 8008456:	6a3b      	ldr	r3, [r7, #32]
 8008458:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	79da      	ldrb	r2, [r3, #7]
 800845e:	6a3b      	ldr	r3, [r7, #32]
 8008460:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	7a1a      	ldrb	r2, [r3, #8]
 8008466:	6a3b      	ldr	r3, [r7, #32]
 8008468:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800846a:	88fb      	ldrh	r3, [r7, #6]
 800846c:	2b09      	cmp	r3, #9
 800846e:	f240 80a1 	bls.w	80085b4 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8008472:	2309      	movs	r3, #9
 8008474:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008476:	2300      	movs	r3, #0
 8008478:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800847a:	e085      	b.n	8008588 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800847c:	f107 0316 	add.w	r3, r7, #22
 8008480:	4619      	mov	r1, r3
 8008482:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008484:	f000 f9e6 	bl	8008854 <USBH_GetNextDesc>
 8008488:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800848a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800848c:	785b      	ldrb	r3, [r3, #1]
 800848e:	2b04      	cmp	r3, #4
 8008490:	d17a      	bne.n	8008588 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8008492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008494:	781b      	ldrb	r3, [r3, #0]
 8008496:	2b09      	cmp	r3, #9
 8008498:	d002      	beq.n	80084a0 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800849a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800849c:	2209      	movs	r2, #9
 800849e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80084a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084a4:	221a      	movs	r2, #26
 80084a6:	fb02 f303 	mul.w	r3, r2, r3
 80084aa:	3308      	adds	r3, #8
 80084ac:	6a3a      	ldr	r2, [r7, #32]
 80084ae:	4413      	add	r3, r2
 80084b0:	3302      	adds	r3, #2
 80084b2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80084b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084b6:	69f8      	ldr	r0, [r7, #28]
 80084b8:	f000 f882 	bl	80085c0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80084bc:	2300      	movs	r3, #0
 80084be:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80084c2:	2300      	movs	r3, #0
 80084c4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80084c6:	e043      	b.n	8008550 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80084c8:	f107 0316 	add.w	r3, r7, #22
 80084cc:	4619      	mov	r1, r3
 80084ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80084d0:	f000 f9c0 	bl	8008854 <USBH_GetNextDesc>
 80084d4:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80084d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084d8:	785b      	ldrb	r3, [r3, #1]
 80084da:	2b05      	cmp	r3, #5
 80084dc:	d138      	bne.n	8008550 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80084de:	69fb      	ldr	r3, [r7, #28]
 80084e0:	795b      	ldrb	r3, [r3, #5]
 80084e2:	2b01      	cmp	r3, #1
 80084e4:	d113      	bne.n	800850e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80084e6:	69fb      	ldr	r3, [r7, #28]
 80084e8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80084ea:	2b02      	cmp	r3, #2
 80084ec:	d003      	beq.n	80084f6 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80084ee:	69fb      	ldr	r3, [r7, #28]
 80084f0:	799b      	ldrb	r3, [r3, #6]
 80084f2:	2b03      	cmp	r3, #3
 80084f4:	d10b      	bne.n	800850e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80084f6:	69fb      	ldr	r3, [r7, #28]
 80084f8:	79db      	ldrb	r3, [r3, #7]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d10b      	bne.n	8008516 <USBH_ParseCfgDesc+0x14e>
 80084fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008500:	781b      	ldrb	r3, [r3, #0]
 8008502:	2b09      	cmp	r3, #9
 8008504:	d007      	beq.n	8008516 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8008506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008508:	2209      	movs	r2, #9
 800850a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800850c:	e003      	b.n	8008516 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800850e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008510:	2207      	movs	r2, #7
 8008512:	701a      	strb	r2, [r3, #0]
 8008514:	e000      	b.n	8008518 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008516:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8008518:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800851c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008520:	3201      	adds	r2, #1
 8008522:	00d2      	lsls	r2, r2, #3
 8008524:	211a      	movs	r1, #26
 8008526:	fb01 f303 	mul.w	r3, r1, r3
 800852a:	4413      	add	r3, r2
 800852c:	3308      	adds	r3, #8
 800852e:	6a3a      	ldr	r2, [r7, #32]
 8008530:	4413      	add	r3, r2
 8008532:	3304      	adds	r3, #4
 8008534:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8008536:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008538:	69b9      	ldr	r1, [r7, #24]
 800853a:	68f8      	ldr	r0, [r7, #12]
 800853c:	f000 f86f 	bl	800861e <USBH_ParseEPDesc>
 8008540:	4603      	mov	r3, r0
 8008542:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8008546:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800854a:	3301      	adds	r3, #1
 800854c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008550:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008554:	2b01      	cmp	r3, #1
 8008556:	d80a      	bhi.n	800856e <USBH_ParseCfgDesc+0x1a6>
 8008558:	69fb      	ldr	r3, [r7, #28]
 800855a:	791b      	ldrb	r3, [r3, #4]
 800855c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008560:	429a      	cmp	r2, r3
 8008562:	d204      	bcs.n	800856e <USBH_ParseCfgDesc+0x1a6>
 8008564:	6a3b      	ldr	r3, [r7, #32]
 8008566:	885a      	ldrh	r2, [r3, #2]
 8008568:	8afb      	ldrh	r3, [r7, #22]
 800856a:	429a      	cmp	r2, r3
 800856c:	d8ac      	bhi.n	80084c8 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800856e:	69fb      	ldr	r3, [r7, #28]
 8008570:	791b      	ldrb	r3, [r3, #4]
 8008572:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008576:	429a      	cmp	r2, r3
 8008578:	d201      	bcs.n	800857e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800857a:	2303      	movs	r3, #3
 800857c:	e01c      	b.n	80085b8 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800857e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008582:	3301      	adds	r3, #1
 8008584:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008588:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800858c:	2b01      	cmp	r3, #1
 800858e:	d805      	bhi.n	800859c <USBH_ParseCfgDesc+0x1d4>
 8008590:	6a3b      	ldr	r3, [r7, #32]
 8008592:	885a      	ldrh	r2, [r3, #2]
 8008594:	8afb      	ldrh	r3, [r7, #22]
 8008596:	429a      	cmp	r2, r3
 8008598:	f63f af70 	bhi.w	800847c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800859c:	6a3b      	ldr	r3, [r7, #32]
 800859e:	791b      	ldrb	r3, [r3, #4]
 80085a0:	2b02      	cmp	r3, #2
 80085a2:	bf28      	it	cs
 80085a4:	2302      	movcs	r3, #2
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80085ac:	429a      	cmp	r2, r3
 80085ae:	d201      	bcs.n	80085b4 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 80085b0:	2303      	movs	r3, #3
 80085b2:	e001      	b.n	80085b8 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 80085b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	3730      	adds	r7, #48	@ 0x30
 80085bc:	46bd      	mov	sp, r7
 80085be:	bd80      	pop	{r7, pc}

080085c0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b083      	sub	sp, #12
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
 80085c8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	781a      	ldrb	r2, [r3, #0]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	785a      	ldrb	r2, [r3, #1]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	789a      	ldrb	r2, [r3, #2]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	78da      	ldrb	r2, [r3, #3]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	791a      	ldrb	r2, [r3, #4]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	795a      	ldrb	r2, [r3, #5]
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	799a      	ldrb	r2, [r3, #6]
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	79da      	ldrb	r2, [r3, #7]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	7a1a      	ldrb	r2, [r3, #8]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	721a      	strb	r2, [r3, #8]
}
 8008612:	bf00      	nop
 8008614:	370c      	adds	r7, #12
 8008616:	46bd      	mov	sp, r7
 8008618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861c:	4770      	bx	lr

0800861e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800861e:	b480      	push	{r7}
 8008620:	b087      	sub	sp, #28
 8008622:	af00      	add	r7, sp, #0
 8008624:	60f8      	str	r0, [r7, #12]
 8008626:	60b9      	str	r1, [r7, #8]
 8008628:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800862a:	2300      	movs	r3, #0
 800862c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	781a      	ldrb	r2, [r3, #0]
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	785a      	ldrb	r2, [r3, #1]
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	789a      	ldrb	r2, [r3, #2]
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	78da      	ldrb	r2, [r3, #3]
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	3304      	adds	r3, #4
 8008652:	781b      	ldrb	r3, [r3, #0]
 8008654:	461a      	mov	r2, r3
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	3305      	adds	r3, #5
 800865a:	781b      	ldrb	r3, [r3, #0]
 800865c:	021b      	lsls	r3, r3, #8
 800865e:	b29b      	uxth	r3, r3
 8008660:	4313      	orrs	r3, r2
 8008662:	b29a      	uxth	r2, r3
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	799a      	ldrb	r2, [r3, #6]
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	889b      	ldrh	r3, [r3, #4]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d009      	beq.n	800868c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800867c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008680:	d804      	bhi.n	800868c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008686:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800868a:	d901      	bls.n	8008690 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800868c:	2303      	movs	r3, #3
 800868e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008696:	2b00      	cmp	r3, #0
 8008698:	d136      	bne.n	8008708 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800869a:	68bb      	ldr	r3, [r7, #8]
 800869c:	78db      	ldrb	r3, [r3, #3]
 800869e:	f003 0303 	and.w	r3, r3, #3
 80086a2:	2b02      	cmp	r3, #2
 80086a4:	d108      	bne.n	80086b8 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	889b      	ldrh	r3, [r3, #4]
 80086aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086ae:	f240 8097 	bls.w	80087e0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80086b2:	2303      	movs	r3, #3
 80086b4:	75fb      	strb	r3, [r7, #23]
 80086b6:	e093      	b.n	80087e0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	78db      	ldrb	r3, [r3, #3]
 80086bc:	f003 0303 	and.w	r3, r3, #3
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d107      	bne.n	80086d4 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	889b      	ldrh	r3, [r3, #4]
 80086c8:	2b40      	cmp	r3, #64	@ 0x40
 80086ca:	f240 8089 	bls.w	80087e0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80086ce:	2303      	movs	r3, #3
 80086d0:	75fb      	strb	r3, [r7, #23]
 80086d2:	e085      	b.n	80087e0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	78db      	ldrb	r3, [r3, #3]
 80086d8:	f003 0303 	and.w	r3, r3, #3
 80086dc:	2b01      	cmp	r3, #1
 80086de:	d005      	beq.n	80086ec <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	78db      	ldrb	r3, [r3, #3]
 80086e4:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80086e8:	2b03      	cmp	r3, #3
 80086ea:	d10a      	bne.n	8008702 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	799b      	ldrb	r3, [r3, #6]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d003      	beq.n	80086fc <USBH_ParseEPDesc+0xde>
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	799b      	ldrb	r3, [r3, #6]
 80086f8:	2b10      	cmp	r3, #16
 80086fa:	d970      	bls.n	80087de <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80086fc:	2303      	movs	r3, #3
 80086fe:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008700:	e06d      	b.n	80087de <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008702:	2303      	movs	r3, #3
 8008704:	75fb      	strb	r3, [r7, #23]
 8008706:	e06b      	b.n	80087e0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800870e:	2b01      	cmp	r3, #1
 8008710:	d13c      	bne.n	800878c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	78db      	ldrb	r3, [r3, #3]
 8008716:	f003 0303 	and.w	r3, r3, #3
 800871a:	2b02      	cmp	r3, #2
 800871c:	d005      	beq.n	800872a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	78db      	ldrb	r3, [r3, #3]
 8008722:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008726:	2b00      	cmp	r3, #0
 8008728:	d106      	bne.n	8008738 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	889b      	ldrh	r3, [r3, #4]
 800872e:	2b40      	cmp	r3, #64	@ 0x40
 8008730:	d956      	bls.n	80087e0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008732:	2303      	movs	r3, #3
 8008734:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008736:	e053      	b.n	80087e0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	78db      	ldrb	r3, [r3, #3]
 800873c:	f003 0303 	and.w	r3, r3, #3
 8008740:	2b01      	cmp	r3, #1
 8008742:	d10e      	bne.n	8008762 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	799b      	ldrb	r3, [r3, #6]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d007      	beq.n	800875c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8008750:	2b10      	cmp	r3, #16
 8008752:	d803      	bhi.n	800875c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8008758:	2b40      	cmp	r3, #64	@ 0x40
 800875a:	d941      	bls.n	80087e0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800875c:	2303      	movs	r3, #3
 800875e:	75fb      	strb	r3, [r7, #23]
 8008760:	e03e      	b.n	80087e0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	78db      	ldrb	r3, [r3, #3]
 8008766:	f003 0303 	and.w	r3, r3, #3
 800876a:	2b03      	cmp	r3, #3
 800876c:	d10b      	bne.n	8008786 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	799b      	ldrb	r3, [r3, #6]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d004      	beq.n	8008780 <USBH_ParseEPDesc+0x162>
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	889b      	ldrh	r3, [r3, #4]
 800877a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800877e:	d32f      	bcc.n	80087e0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008780:	2303      	movs	r3, #3
 8008782:	75fb      	strb	r3, [r7, #23]
 8008784:	e02c      	b.n	80087e0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008786:	2303      	movs	r3, #3
 8008788:	75fb      	strb	r3, [r7, #23]
 800878a:	e029      	b.n	80087e0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008792:	2b02      	cmp	r3, #2
 8008794:	d120      	bne.n	80087d8 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	78db      	ldrb	r3, [r3, #3]
 800879a:	f003 0303 	and.w	r3, r3, #3
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d106      	bne.n	80087b0 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	889b      	ldrh	r3, [r3, #4]
 80087a6:	2b08      	cmp	r3, #8
 80087a8:	d01a      	beq.n	80087e0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80087aa:	2303      	movs	r3, #3
 80087ac:	75fb      	strb	r3, [r7, #23]
 80087ae:	e017      	b.n	80087e0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	78db      	ldrb	r3, [r3, #3]
 80087b4:	f003 0303 	and.w	r3, r3, #3
 80087b8:	2b03      	cmp	r3, #3
 80087ba:	d10a      	bne.n	80087d2 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	799b      	ldrb	r3, [r3, #6]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d003      	beq.n	80087cc <USBH_ParseEPDesc+0x1ae>
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	889b      	ldrh	r3, [r3, #4]
 80087c8:	2b08      	cmp	r3, #8
 80087ca:	d909      	bls.n	80087e0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80087cc:	2303      	movs	r3, #3
 80087ce:	75fb      	strb	r3, [r7, #23]
 80087d0:	e006      	b.n	80087e0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80087d2:	2303      	movs	r3, #3
 80087d4:	75fb      	strb	r3, [r7, #23]
 80087d6:	e003      	b.n	80087e0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80087d8:	2303      	movs	r3, #3
 80087da:	75fb      	strb	r3, [r7, #23]
 80087dc:	e000      	b.n	80087e0 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80087de:	bf00      	nop
  }

  return status;
 80087e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80087e2:	4618      	mov	r0, r3
 80087e4:	371c      	adds	r7, #28
 80087e6:	46bd      	mov	sp, r7
 80087e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ec:	4770      	bx	lr

080087ee <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80087ee:	b480      	push	{r7}
 80087f0:	b087      	sub	sp, #28
 80087f2:	af00      	add	r7, sp, #0
 80087f4:	60f8      	str	r0, [r7, #12]
 80087f6:	60b9      	str	r1, [r7, #8]
 80087f8:	4613      	mov	r3, r2
 80087fa:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	3301      	adds	r3, #1
 8008800:	781b      	ldrb	r3, [r3, #0]
 8008802:	2b03      	cmp	r3, #3
 8008804:	d120      	bne.n	8008848 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	781b      	ldrb	r3, [r3, #0]
 800880a:	1e9a      	subs	r2, r3, #2
 800880c:	88fb      	ldrh	r3, [r7, #6]
 800880e:	4293      	cmp	r3, r2
 8008810:	bf28      	it	cs
 8008812:	4613      	movcs	r3, r2
 8008814:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	3302      	adds	r3, #2
 800881a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800881c:	2300      	movs	r3, #0
 800881e:	82fb      	strh	r3, [r7, #22]
 8008820:	e00b      	b.n	800883a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008822:	8afb      	ldrh	r3, [r7, #22]
 8008824:	68fa      	ldr	r2, [r7, #12]
 8008826:	4413      	add	r3, r2
 8008828:	781a      	ldrb	r2, [r3, #0]
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	3301      	adds	r3, #1
 8008832:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008834:	8afb      	ldrh	r3, [r7, #22]
 8008836:	3302      	adds	r3, #2
 8008838:	82fb      	strh	r3, [r7, #22]
 800883a:	8afa      	ldrh	r2, [r7, #22]
 800883c:	8abb      	ldrh	r3, [r7, #20]
 800883e:	429a      	cmp	r2, r3
 8008840:	d3ef      	bcc.n	8008822 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	2200      	movs	r2, #0
 8008846:	701a      	strb	r2, [r3, #0]
  }
}
 8008848:	bf00      	nop
 800884a:	371c      	adds	r7, #28
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr

08008854 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008854:	b480      	push	{r7}
 8008856:	b085      	sub	sp, #20
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
 800885c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	881b      	ldrh	r3, [r3, #0]
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	7812      	ldrb	r2, [r2, #0]
 8008866:	4413      	add	r3, r2
 8008868:	b29a      	uxth	r2, r3
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	781b      	ldrb	r3, [r3, #0]
 8008872:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	4413      	add	r3, r2
 8008878:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800887a:	68fb      	ldr	r3, [r7, #12]
}
 800887c:	4618      	mov	r0, r3
 800887e:	3714      	adds	r7, #20
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr

08008888 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b086      	sub	sp, #24
 800888c:	af00      	add	r7, sp, #0
 800888e:	60f8      	str	r0, [r7, #12]
 8008890:	60b9      	str	r1, [r7, #8]
 8008892:	4613      	mov	r3, r2
 8008894:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008896:	2301      	movs	r3, #1
 8008898:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	789b      	ldrb	r3, [r3, #2]
 800889e:	2b01      	cmp	r3, #1
 80088a0:	d002      	beq.n	80088a8 <USBH_CtlReq+0x20>
 80088a2:	2b02      	cmp	r3, #2
 80088a4:	d00f      	beq.n	80088c6 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 80088a6:	e027      	b.n	80088f8 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	68ba      	ldr	r2, [r7, #8]
 80088ac:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	88fa      	ldrh	r2, [r7, #6]
 80088b2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2201      	movs	r2, #1
 80088b8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	2202      	movs	r2, #2
 80088be:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80088c0:	2301      	movs	r3, #1
 80088c2:	75fb      	strb	r3, [r7, #23]
      break;
 80088c4:	e018      	b.n	80088f8 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80088c6:	68f8      	ldr	r0, [r7, #12]
 80088c8:	f000 f81c 	bl	8008904 <USBH_HandleControl>
 80088cc:	4603      	mov	r3, r0
 80088ce:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80088d0:	7dfb      	ldrb	r3, [r7, #23]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d002      	beq.n	80088dc <USBH_CtlReq+0x54>
 80088d6:	7dfb      	ldrb	r3, [r7, #23]
 80088d8:	2b03      	cmp	r3, #3
 80088da:	d106      	bne.n	80088ea <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	2201      	movs	r2, #1
 80088e0:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2200      	movs	r2, #0
 80088e6:	761a      	strb	r2, [r3, #24]
      break;
 80088e8:	e005      	b.n	80088f6 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80088ea:	7dfb      	ldrb	r3, [r7, #23]
 80088ec:	2b02      	cmp	r3, #2
 80088ee:	d102      	bne.n	80088f6 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	2201      	movs	r2, #1
 80088f4:	709a      	strb	r2, [r3, #2]
      break;
 80088f6:	bf00      	nop
  }
  return status;
 80088f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3718      	adds	r7, #24
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
	...

08008904 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b086      	sub	sp, #24
 8008908:	af02      	add	r7, sp, #8
 800890a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800890c:	2301      	movs	r3, #1
 800890e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008910:	2300      	movs	r3, #0
 8008912:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	7e1b      	ldrb	r3, [r3, #24]
 8008918:	3b01      	subs	r3, #1
 800891a:	2b0a      	cmp	r3, #10
 800891c:	f200 8157 	bhi.w	8008bce <USBH_HandleControl+0x2ca>
 8008920:	a201      	add	r2, pc, #4	@ (adr r2, 8008928 <USBH_HandleControl+0x24>)
 8008922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008926:	bf00      	nop
 8008928:	08008955 	.word	0x08008955
 800892c:	0800896f 	.word	0x0800896f
 8008930:	080089d9 	.word	0x080089d9
 8008934:	080089ff 	.word	0x080089ff
 8008938:	08008a39 	.word	0x08008a39
 800893c:	08008a63 	.word	0x08008a63
 8008940:	08008ab5 	.word	0x08008ab5
 8008944:	08008ad7 	.word	0x08008ad7
 8008948:	08008b13 	.word	0x08008b13
 800894c:	08008b39 	.word	0x08008b39
 8008950:	08008b77 	.word	0x08008b77
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f103 0110 	add.w	r1, r3, #16
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	795b      	ldrb	r3, [r3, #5]
 800895e:	461a      	mov	r2, r3
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f000 f945 	bl	8008bf0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2202      	movs	r2, #2
 800896a:	761a      	strb	r2, [r3, #24]
      break;
 800896c:	e13a      	b.n	8008be4 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	795b      	ldrb	r3, [r3, #5]
 8008972:	4619      	mov	r1, r3
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f003 fa77 	bl	800be68 <USBH_LL_GetURBState>
 800897a:	4603      	mov	r3, r0
 800897c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800897e:	7bbb      	ldrb	r3, [r7, #14]
 8008980:	2b01      	cmp	r3, #1
 8008982:	d11e      	bne.n	80089c2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	7c1b      	ldrb	r3, [r3, #16]
 8008988:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800898c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	8adb      	ldrh	r3, [r3, #22]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d00a      	beq.n	80089ac <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8008996:	7b7b      	ldrb	r3, [r7, #13]
 8008998:	2b80      	cmp	r3, #128	@ 0x80
 800899a:	d103      	bne.n	80089a4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2203      	movs	r2, #3
 80089a0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80089a2:	e116      	b.n	8008bd2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2205      	movs	r2, #5
 80089a8:	761a      	strb	r2, [r3, #24]
      break;
 80089aa:	e112      	b.n	8008bd2 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 80089ac:	7b7b      	ldrb	r3, [r7, #13]
 80089ae:	2b80      	cmp	r3, #128	@ 0x80
 80089b0:	d103      	bne.n	80089ba <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2209      	movs	r2, #9
 80089b6:	761a      	strb	r2, [r3, #24]
      break;
 80089b8:	e10b      	b.n	8008bd2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2207      	movs	r2, #7
 80089be:	761a      	strb	r2, [r3, #24]
      break;
 80089c0:	e107      	b.n	8008bd2 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80089c2:	7bbb      	ldrb	r3, [r7, #14]
 80089c4:	2b04      	cmp	r3, #4
 80089c6:	d003      	beq.n	80089d0 <USBH_HandleControl+0xcc>
 80089c8:	7bbb      	ldrb	r3, [r7, #14]
 80089ca:	2b02      	cmp	r3, #2
 80089cc:	f040 8101 	bne.w	8008bd2 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	220b      	movs	r2, #11
 80089d4:	761a      	strb	r2, [r3, #24]
      break;
 80089d6:	e0fc      	b.n	8008bd2 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80089de:	b29a      	uxth	r2, r3
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	6899      	ldr	r1, [r3, #8]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	899a      	ldrh	r2, [r3, #12]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	791b      	ldrb	r3, [r3, #4]
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f000 f93c 	bl	8008c6e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2204      	movs	r2, #4
 80089fa:	761a      	strb	r2, [r3, #24]
      break;
 80089fc:	e0f2      	b.n	8008be4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	791b      	ldrb	r3, [r3, #4]
 8008a02:	4619      	mov	r1, r3
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f003 fa2f 	bl	800be68 <USBH_LL_GetURBState>
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8008a0e:	7bbb      	ldrb	r3, [r7, #14]
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	d103      	bne.n	8008a1c <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2209      	movs	r2, #9
 8008a18:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008a1a:	e0dc      	b.n	8008bd6 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8008a1c:	7bbb      	ldrb	r3, [r7, #14]
 8008a1e:	2b05      	cmp	r3, #5
 8008a20:	d102      	bne.n	8008a28 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8008a22:	2303      	movs	r3, #3
 8008a24:	73fb      	strb	r3, [r7, #15]
      break;
 8008a26:	e0d6      	b.n	8008bd6 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8008a28:	7bbb      	ldrb	r3, [r7, #14]
 8008a2a:	2b04      	cmp	r3, #4
 8008a2c:	f040 80d3 	bne.w	8008bd6 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	220b      	movs	r2, #11
 8008a34:	761a      	strb	r2, [r3, #24]
      break;
 8008a36:	e0ce      	b.n	8008bd6 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6899      	ldr	r1, [r3, #8]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	899a      	ldrh	r2, [r3, #12]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	795b      	ldrb	r3, [r3, #5]
 8008a44:	2001      	movs	r0, #1
 8008a46:	9000      	str	r0, [sp, #0]
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	f000 f8eb 	bl	8008c24 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008a54:	b29a      	uxth	r2, r3
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2206      	movs	r2, #6
 8008a5e:	761a      	strb	r2, [r3, #24]
      break;
 8008a60:	e0c0      	b.n	8008be4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	795b      	ldrb	r3, [r3, #5]
 8008a66:	4619      	mov	r1, r3
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f003 f9fd 	bl	800be68 <USBH_LL_GetURBState>
 8008a6e:	4603      	mov	r3, r0
 8008a70:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008a72:	7bbb      	ldrb	r3, [r7, #14]
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	d103      	bne.n	8008a80 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2207      	movs	r2, #7
 8008a7c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008a7e:	e0ac      	b.n	8008bda <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8008a80:	7bbb      	ldrb	r3, [r7, #14]
 8008a82:	2b05      	cmp	r3, #5
 8008a84:	d105      	bne.n	8008a92 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	220c      	movs	r2, #12
 8008a8a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008a8c:	2303      	movs	r3, #3
 8008a8e:	73fb      	strb	r3, [r7, #15]
      break;
 8008a90:	e0a3      	b.n	8008bda <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008a92:	7bbb      	ldrb	r3, [r7, #14]
 8008a94:	2b02      	cmp	r3, #2
 8008a96:	d103      	bne.n	8008aa0 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2205      	movs	r2, #5
 8008a9c:	761a      	strb	r2, [r3, #24]
      break;
 8008a9e:	e09c      	b.n	8008bda <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8008aa0:	7bbb      	ldrb	r3, [r7, #14]
 8008aa2:	2b04      	cmp	r3, #4
 8008aa4:	f040 8099 	bne.w	8008bda <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	220b      	movs	r2, #11
 8008aac:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008aae:	2302      	movs	r3, #2
 8008ab0:	73fb      	strb	r3, [r7, #15]
      break;
 8008ab2:	e092      	b.n	8008bda <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	791b      	ldrb	r3, [r3, #4]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	2100      	movs	r1, #0
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f000 f8d6 	bl	8008c6e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008ac8:	b29a      	uxth	r2, r3
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2208      	movs	r2, #8
 8008ad2:	761a      	strb	r2, [r3, #24]

      break;
 8008ad4:	e086      	b.n	8008be4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	791b      	ldrb	r3, [r3, #4]
 8008ada:	4619      	mov	r1, r3
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f003 f9c3 	bl	800be68 <USBH_LL_GetURBState>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008ae6:	7bbb      	ldrb	r3, [r7, #14]
 8008ae8:	2b01      	cmp	r3, #1
 8008aea:	d105      	bne.n	8008af8 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	220d      	movs	r2, #13
 8008af0:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8008af2:	2300      	movs	r3, #0
 8008af4:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008af6:	e072      	b.n	8008bde <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8008af8:	7bbb      	ldrb	r3, [r7, #14]
 8008afa:	2b04      	cmp	r3, #4
 8008afc:	d103      	bne.n	8008b06 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	220b      	movs	r2, #11
 8008b02:	761a      	strb	r2, [r3, #24]
      break;
 8008b04:	e06b      	b.n	8008bde <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8008b06:	7bbb      	ldrb	r3, [r7, #14]
 8008b08:	2b05      	cmp	r3, #5
 8008b0a:	d168      	bne.n	8008bde <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8008b0c:	2303      	movs	r3, #3
 8008b0e:	73fb      	strb	r3, [r7, #15]
      break;
 8008b10:	e065      	b.n	8008bde <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	795b      	ldrb	r3, [r3, #5]
 8008b16:	2201      	movs	r2, #1
 8008b18:	9200      	str	r2, [sp, #0]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	2100      	movs	r1, #0
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f000 f880 	bl	8008c24 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008b2a:	b29a      	uxth	r2, r3
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	220a      	movs	r2, #10
 8008b34:	761a      	strb	r2, [r3, #24]
      break;
 8008b36:	e055      	b.n	8008be4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	795b      	ldrb	r3, [r3, #5]
 8008b3c:	4619      	mov	r1, r3
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f003 f992 	bl	800be68 <USBH_LL_GetURBState>
 8008b44:	4603      	mov	r3, r0
 8008b46:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008b48:	7bbb      	ldrb	r3, [r7, #14]
 8008b4a:	2b01      	cmp	r3, #1
 8008b4c:	d105      	bne.n	8008b5a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8008b4e:	2300      	movs	r3, #0
 8008b50:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	220d      	movs	r2, #13
 8008b56:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008b58:	e043      	b.n	8008be2 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008b5a:	7bbb      	ldrb	r3, [r7, #14]
 8008b5c:	2b02      	cmp	r3, #2
 8008b5e:	d103      	bne.n	8008b68 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2209      	movs	r2, #9
 8008b64:	761a      	strb	r2, [r3, #24]
      break;
 8008b66:	e03c      	b.n	8008be2 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8008b68:	7bbb      	ldrb	r3, [r7, #14]
 8008b6a:	2b04      	cmp	r3, #4
 8008b6c:	d139      	bne.n	8008be2 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	220b      	movs	r2, #11
 8008b72:	761a      	strb	r2, [r3, #24]
      break;
 8008b74:	e035      	b.n	8008be2 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	7e5b      	ldrb	r3, [r3, #25]
 8008b7a:	3301      	adds	r3, #1
 8008b7c:	b2da      	uxtb	r2, r3
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	765a      	strb	r2, [r3, #25]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	7e5b      	ldrb	r3, [r3, #25]
 8008b86:	2b02      	cmp	r3, #2
 8008b88:	d806      	bhi.n	8008b98 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2201      	movs	r2, #1
 8008b8e:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2201      	movs	r2, #1
 8008b94:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8008b96:	e025      	b.n	8008be4 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008b9e:	2106      	movs	r1, #6
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	795b      	ldrb	r3, [r3, #5]
 8008bae:	4619      	mov	r1, r3
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f000 f90d 	bl	8008dd0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	791b      	ldrb	r3, [r3, #4]
 8008bba:	4619      	mov	r1, r3
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f000 f907 	bl	8008dd0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8008bc8:	2302      	movs	r3, #2
 8008bca:	73fb      	strb	r3, [r7, #15]
      break;
 8008bcc:	e00a      	b.n	8008be4 <USBH_HandleControl+0x2e0>

    default:
      break;
 8008bce:	bf00      	nop
 8008bd0:	e008      	b.n	8008be4 <USBH_HandleControl+0x2e0>
      break;
 8008bd2:	bf00      	nop
 8008bd4:	e006      	b.n	8008be4 <USBH_HandleControl+0x2e0>
      break;
 8008bd6:	bf00      	nop
 8008bd8:	e004      	b.n	8008be4 <USBH_HandleControl+0x2e0>
      break;
 8008bda:	bf00      	nop
 8008bdc:	e002      	b.n	8008be4 <USBH_HandleControl+0x2e0>
      break;
 8008bde:	bf00      	nop
 8008be0:	e000      	b.n	8008be4 <USBH_HandleControl+0x2e0>
      break;
 8008be2:	bf00      	nop
  }

  return status;
 8008be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3710      	adds	r7, #16
 8008bea:	46bd      	mov	sp, r7
 8008bec:	bd80      	pop	{r7, pc}
 8008bee:	bf00      	nop

08008bf0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b088      	sub	sp, #32
 8008bf4:	af04      	add	r7, sp, #16
 8008bf6:	60f8      	str	r0, [r7, #12]
 8008bf8:	60b9      	str	r1, [r7, #8]
 8008bfa:	4613      	mov	r3, r2
 8008bfc:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008bfe:	79f9      	ldrb	r1, [r7, #7]
 8008c00:	2300      	movs	r3, #0
 8008c02:	9303      	str	r3, [sp, #12]
 8008c04:	2308      	movs	r3, #8
 8008c06:	9302      	str	r3, [sp, #8]
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	9301      	str	r3, [sp, #4]
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	9300      	str	r3, [sp, #0]
 8008c10:	2300      	movs	r3, #0
 8008c12:	2200      	movs	r2, #0
 8008c14:	68f8      	ldr	r0, [r7, #12]
 8008c16:	f003 f8f6 	bl	800be06 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8008c1a:	2300      	movs	r3, #0
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3710      	adds	r7, #16
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}

08008c24 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b088      	sub	sp, #32
 8008c28:	af04      	add	r7, sp, #16
 8008c2a:	60f8      	str	r0, [r7, #12]
 8008c2c:	60b9      	str	r1, [r7, #8]
 8008c2e:	4611      	mov	r1, r2
 8008c30:	461a      	mov	r2, r3
 8008c32:	460b      	mov	r3, r1
 8008c34:	80fb      	strh	r3, [r7, #6]
 8008c36:	4613      	mov	r3, r2
 8008c38:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d001      	beq.n	8008c48 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008c44:	2300      	movs	r3, #0
 8008c46:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008c48:	7979      	ldrb	r1, [r7, #5]
 8008c4a:	7e3b      	ldrb	r3, [r7, #24]
 8008c4c:	9303      	str	r3, [sp, #12]
 8008c4e:	88fb      	ldrh	r3, [r7, #6]
 8008c50:	9302      	str	r3, [sp, #8]
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	9301      	str	r3, [sp, #4]
 8008c56:	2301      	movs	r3, #1
 8008c58:	9300      	str	r3, [sp, #0]
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	68f8      	ldr	r0, [r7, #12]
 8008c60:	f003 f8d1 	bl	800be06 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008c64:	2300      	movs	r3, #0
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3710      	adds	r7, #16
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}

08008c6e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008c6e:	b580      	push	{r7, lr}
 8008c70:	b088      	sub	sp, #32
 8008c72:	af04      	add	r7, sp, #16
 8008c74:	60f8      	str	r0, [r7, #12]
 8008c76:	60b9      	str	r1, [r7, #8]
 8008c78:	4611      	mov	r1, r2
 8008c7a:	461a      	mov	r2, r3
 8008c7c:	460b      	mov	r3, r1
 8008c7e:	80fb      	strh	r3, [r7, #6]
 8008c80:	4613      	mov	r3, r2
 8008c82:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008c84:	7979      	ldrb	r1, [r7, #5]
 8008c86:	2300      	movs	r3, #0
 8008c88:	9303      	str	r3, [sp, #12]
 8008c8a:	88fb      	ldrh	r3, [r7, #6]
 8008c8c:	9302      	str	r3, [sp, #8]
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	9301      	str	r3, [sp, #4]
 8008c92:	2301      	movs	r3, #1
 8008c94:	9300      	str	r3, [sp, #0]
 8008c96:	2300      	movs	r3, #0
 8008c98:	2201      	movs	r2, #1
 8008c9a:	68f8      	ldr	r0, [r7, #12]
 8008c9c:	f003 f8b3 	bl	800be06 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008ca0:	2300      	movs	r3, #0

}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3710      	adds	r7, #16
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}

08008caa <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b088      	sub	sp, #32
 8008cae:	af04      	add	r7, sp, #16
 8008cb0:	60f8      	str	r0, [r7, #12]
 8008cb2:	60b9      	str	r1, [r7, #8]
 8008cb4:	4611      	mov	r1, r2
 8008cb6:	461a      	mov	r2, r3
 8008cb8:	460b      	mov	r3, r1
 8008cba:	80fb      	strh	r3, [r7, #6]
 8008cbc:	4613      	mov	r3, r2
 8008cbe:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d001      	beq.n	8008cce <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008cce:	7979      	ldrb	r1, [r7, #5]
 8008cd0:	7e3b      	ldrb	r3, [r7, #24]
 8008cd2:	9303      	str	r3, [sp, #12]
 8008cd4:	88fb      	ldrh	r3, [r7, #6]
 8008cd6:	9302      	str	r3, [sp, #8]
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	9301      	str	r3, [sp, #4]
 8008cdc:	2301      	movs	r3, #1
 8008cde:	9300      	str	r3, [sp, #0]
 8008ce0:	2302      	movs	r3, #2
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	68f8      	ldr	r0, [r7, #12]
 8008ce6:	f003 f88e 	bl	800be06 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8008cea:	2300      	movs	r3, #0
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3710      	adds	r7, #16
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}

08008cf4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b088      	sub	sp, #32
 8008cf8:	af04      	add	r7, sp, #16
 8008cfa:	60f8      	str	r0, [r7, #12]
 8008cfc:	60b9      	str	r1, [r7, #8]
 8008cfe:	4611      	mov	r1, r2
 8008d00:	461a      	mov	r2, r3
 8008d02:	460b      	mov	r3, r1
 8008d04:	80fb      	strh	r3, [r7, #6]
 8008d06:	4613      	mov	r3, r2
 8008d08:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008d0a:	7979      	ldrb	r1, [r7, #5]
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	9303      	str	r3, [sp, #12]
 8008d10:	88fb      	ldrh	r3, [r7, #6]
 8008d12:	9302      	str	r3, [sp, #8]
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	9301      	str	r3, [sp, #4]
 8008d18:	2301      	movs	r3, #1
 8008d1a:	9300      	str	r3, [sp, #0]
 8008d1c:	2302      	movs	r3, #2
 8008d1e:	2201      	movs	r2, #1
 8008d20:	68f8      	ldr	r0, [r7, #12]
 8008d22:	f003 f870 	bl	800be06 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008d26:	2300      	movs	r3, #0
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	3710      	adds	r7, #16
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	bd80      	pop	{r7, pc}

08008d30 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b086      	sub	sp, #24
 8008d34:	af04      	add	r7, sp, #16
 8008d36:	6078      	str	r0, [r7, #4]
 8008d38:	4608      	mov	r0, r1
 8008d3a:	4611      	mov	r1, r2
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	4603      	mov	r3, r0
 8008d40:	70fb      	strb	r3, [r7, #3]
 8008d42:	460b      	mov	r3, r1
 8008d44:	70bb      	strb	r3, [r7, #2]
 8008d46:	4613      	mov	r3, r2
 8008d48:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8008d4a:	7878      	ldrb	r0, [r7, #1]
 8008d4c:	78ba      	ldrb	r2, [r7, #2]
 8008d4e:	78f9      	ldrb	r1, [r7, #3]
 8008d50:	8b3b      	ldrh	r3, [r7, #24]
 8008d52:	9302      	str	r3, [sp, #8]
 8008d54:	7d3b      	ldrb	r3, [r7, #20]
 8008d56:	9301      	str	r3, [sp, #4]
 8008d58:	7c3b      	ldrb	r3, [r7, #16]
 8008d5a:	9300      	str	r3, [sp, #0]
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f003 f815 	bl	800bd8e <USBH_LL_OpenPipe>

  return USBH_OK;
 8008d64:	2300      	movs	r3, #0
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	3708      	adds	r7, #8
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}

08008d6e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008d6e:	b580      	push	{r7, lr}
 8008d70:	b082      	sub	sp, #8
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]
 8008d76:	460b      	mov	r3, r1
 8008d78:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8008d7a:	78fb      	ldrb	r3, [r7, #3]
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f003 f834 	bl	800bdec <USBH_LL_ClosePipe>

  return USBH_OK;
 8008d84:	2300      	movs	r3, #0
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3708      	adds	r7, #8
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}

08008d8e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008d8e:	b580      	push	{r7, lr}
 8008d90:	b084      	sub	sp, #16
 8008d92:	af00      	add	r7, sp, #0
 8008d94:	6078      	str	r0, [r7, #4]
 8008d96:	460b      	mov	r3, r1
 8008d98:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f000 f836 	bl	8008e0c <USBH_GetFreePipe>
 8008da0:	4603      	mov	r3, r0
 8008da2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008da4:	89fb      	ldrh	r3, [r7, #14]
 8008da6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d00a      	beq.n	8008dc4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8008dae:	78fa      	ldrb	r2, [r7, #3]
 8008db0:	89fb      	ldrh	r3, [r7, #14]
 8008db2:	f003 030f 	and.w	r3, r3, #15
 8008db6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008dba:	6879      	ldr	r1, [r7, #4]
 8008dbc:	33e0      	adds	r3, #224	@ 0xe0
 8008dbe:	009b      	lsls	r3, r3, #2
 8008dc0:	440b      	add	r3, r1
 8008dc2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008dc4:	89fb      	ldrh	r3, [r7, #14]
 8008dc6:	b2db      	uxtb	r3, r3
}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	3710      	adds	r7, #16
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b083      	sub	sp, #12
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
 8008dd8:	460b      	mov	r3, r1
 8008dda:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8008ddc:	78fb      	ldrb	r3, [r7, #3]
 8008dde:	2b0f      	cmp	r3, #15
 8008de0:	d80d      	bhi.n	8008dfe <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8008de2:	78fb      	ldrb	r3, [r7, #3]
 8008de4:	687a      	ldr	r2, [r7, #4]
 8008de6:	33e0      	adds	r3, #224	@ 0xe0
 8008de8:	009b      	lsls	r3, r3, #2
 8008dea:	4413      	add	r3, r2
 8008dec:	685a      	ldr	r2, [r3, #4]
 8008dee:	78fb      	ldrb	r3, [r7, #3]
 8008df0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008df4:	6879      	ldr	r1, [r7, #4]
 8008df6:	33e0      	adds	r3, #224	@ 0xe0
 8008df8:	009b      	lsls	r3, r3, #2
 8008dfa:	440b      	add	r3, r1
 8008dfc:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8008dfe:	2300      	movs	r3, #0
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	370c      	adds	r7, #12
 8008e04:	46bd      	mov	sp, r7
 8008e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0a:	4770      	bx	lr

08008e0c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b085      	sub	sp, #20
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8008e14:	2300      	movs	r3, #0
 8008e16:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8008e18:	2300      	movs	r3, #0
 8008e1a:	73fb      	strb	r3, [r7, #15]
 8008e1c:	e00f      	b.n	8008e3e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8008e1e:	7bfb      	ldrb	r3, [r7, #15]
 8008e20:	687a      	ldr	r2, [r7, #4]
 8008e22:	33e0      	adds	r3, #224	@ 0xe0
 8008e24:	009b      	lsls	r3, r3, #2
 8008e26:	4413      	add	r3, r2
 8008e28:	685b      	ldr	r3, [r3, #4]
 8008e2a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d102      	bne.n	8008e38 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8008e32:	7bfb      	ldrb	r3, [r7, #15]
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	e007      	b.n	8008e48 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8008e38:	7bfb      	ldrb	r3, [r7, #15]
 8008e3a:	3301      	adds	r3, #1
 8008e3c:	73fb      	strb	r3, [r7, #15]
 8008e3e:	7bfb      	ldrb	r3, [r7, #15]
 8008e40:	2b0f      	cmp	r3, #15
 8008e42:	d9ec      	bls.n	8008e1e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008e44:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	3714      	adds	r7, #20
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e52:	4770      	bx	lr

08008e54 <TASKS_Init>:
#include "task.h"
#include "TASKS.h"


void TASKS_Init(void)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	af00      	add	r7, sp, #0
	USART_Init(USART_NUM_2);
 8008e58:	2001      	movs	r0, #1
 8008e5a:	f7fd fb2d 	bl	80064b8 <USART_Init>
}
 8008e5e:	bf00      	nop
 8008e60:	bd80      	pop	{r7, pc}
	...

08008e64 <TASKS_Send_Data>:
	}
}


void TASKS_Send_Data(void *pram)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b086      	sub	sp, #24
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
	TickType_t last_wake = xTaskGetTickCount();
 8008e6c:	f001 f9d8 	bl	800a220 <xTaskGetTickCount>
 8008e70:	4603      	mov	r3, r0
 8008e72:	60fb      	str	r3, [r7, #12]
	char * Tx = "Ahmed ";
 8008e74:	4b11      	ldr	r3, [pc, #68]	@ (8008ebc <TASKS_Send_Data+0x58>)
 8008e76:	613b      	str	r3, [r7, #16]

	while(1)
	{
		uint8_t i = 0 ;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	75fb      	strb	r3, [r7, #23]
		while(Tx[i] != '\0')
 8008e7c:	e011      	b.n	8008ea2 <TASKS_Send_Data+0x3e>
		{
			if(USART_SendByte(USART_NUM_2, (uint8_t)Tx[i]) == USART_Tx_Ok)
 8008e7e:	7dfb      	ldrb	r3, [r7, #23]
 8008e80:	693a      	ldr	r2, [r7, #16]
 8008e82:	4413      	add	r3, r2
 8008e84:	781b      	ldrb	r3, [r3, #0]
 8008e86:	4619      	mov	r1, r3
 8008e88:	2001      	movs	r0, #1
 8008e8a:	f7fd fc71 	bl	8006770 <USART_SendByte>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	2b08      	cmp	r3, #8
 8008e92:	d103      	bne.n	8008e9c <TASKS_Send_Data+0x38>
			{
				i++;
 8008e94:	7dfb      	ldrb	r3, [r7, #23]
 8008e96:	3301      	adds	r3, #1
 8008e98:	75fb      	strb	r3, [r7, #23]
 8008e9a:	e002      	b.n	8008ea2 <TASKS_Send_Data+0x3e>
			}
			else
			{
				vTaskDelay(pdMS_TO_TICKS(1));
 8008e9c:	2001      	movs	r0, #1
 8008e9e:	f001 f83b 	bl	8009f18 <vTaskDelay>
		while(Tx[i] != '\0')
 8008ea2:	7dfb      	ldrb	r3, [r7, #23]
 8008ea4:	693a      	ldr	r2, [r7, #16]
 8008ea6:	4413      	add	r3, r2
 8008ea8:	781b      	ldrb	r3, [r3, #0]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d1e7      	bne.n	8008e7e <TASKS_Send_Data+0x1a>
			}
//			USART_SendByte(USART_NUM_2, (uint8_t)Tx[i]);
//			i++;
		}
		vTaskDelayUntil(&last_wake, pdMS_TO_TICKS(5));
 8008eae:	f107 030c 	add.w	r3, r7, #12
 8008eb2:	2105      	movs	r1, #5
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	f000 ffad 	bl	8009e14 <xTaskDelayUntil>
	{
 8008eba:	e7dd      	b.n	8008e78 <TASKS_Send_Data+0x14>
 8008ebc:	0800c2b0 	.word	0x0800c2b0

08008ec0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b083      	sub	sp, #12
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f103 0208 	add.w	r2, r3, #8
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ed8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f103 0208 	add.w	r2, r3, #8
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f103 0208 	add.w	r2, r3, #8
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008ef4:	bf00      	nop
 8008ef6:	370c      	adds	r7, #12
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008f00:	b480      	push	{r7}
 8008f02:	b083      	sub	sp, #12
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008f0e:	bf00      	nop
 8008f10:	370c      	adds	r7, #12
 8008f12:	46bd      	mov	sp, r7
 8008f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f18:	4770      	bx	lr

08008f1a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8008f1a:	b480      	push	{r7}
 8008f1c:	b085      	sub	sp, #20
 8008f1e:	af00      	add	r7, sp, #0
 8008f20:	6078      	str	r0, [r7, #4]
 8008f22:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8008f2a:	68bb      	ldr	r3, [r7, #8]
 8008f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f30:	d103      	bne.n	8008f3a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	691b      	ldr	r3, [r3, #16]
 8008f36:	60fb      	str	r3, [r7, #12]
 8008f38:	e00c      	b.n	8008f54 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	3308      	adds	r3, #8
 8008f3e:	60fb      	str	r3, [r7, #12]
 8008f40:	e002      	b.n	8008f48 <vListInsert+0x2e>
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	685b      	ldr	r3, [r3, #4]
 8008f46:	60fb      	str	r3, [r7, #12]
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	68ba      	ldr	r2, [r7, #8]
 8008f50:	429a      	cmp	r2, r3
 8008f52:	d2f6      	bcs.n	8008f42 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	685a      	ldr	r2, [r3, #4]
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	685b      	ldr	r3, [r3, #4]
 8008f60:	683a      	ldr	r2, [r7, #0]
 8008f62:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	68fa      	ldr	r2, [r7, #12]
 8008f68:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	683a      	ldr	r2, [r7, #0]
 8008f6e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	687a      	ldr	r2, [r7, #4]
 8008f74:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	1c5a      	adds	r2, r3, #1
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	601a      	str	r2, [r3, #0]
}
 8008f80:	bf00      	nop
 8008f82:	3714      	adds	r7, #20
 8008f84:	46bd      	mov	sp, r7
 8008f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8a:	4770      	bx	lr

08008f8c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b085      	sub	sp, #20
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	691b      	ldr	r3, [r3, #16]
 8008f98:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	6892      	ldr	r2, [r2, #8]
 8008fa2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	689b      	ldr	r3, [r3, #8]
 8008fa8:	687a      	ldr	r2, [r7, #4]
 8008faa:	6852      	ldr	r2, [r2, #4]
 8008fac:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	687a      	ldr	r2, [r7, #4]
 8008fb4:	429a      	cmp	r2, r3
 8008fb6:	d103      	bne.n	8008fc0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	689a      	ldr	r2, [r3, #8]
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	1e5a      	subs	r2, r3, #1
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
}
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	3714      	adds	r7, #20
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fde:	4770      	bx	lr

08008fe0 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b086      	sub	sp, #24
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
 8008fe8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8008fea:	2301      	movs	r3, #1
 8008fec:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8008ff2:	693b      	ldr	r3, [r7, #16]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d10b      	bne.n	8009010 <xQueueGenericReset+0x30>
        __asm volatile
 8008ff8:	f04f 0320 	mov.w	r3, #32
 8008ffc:	f383 8811 	msr	BASEPRI, r3
 8009000:	f3bf 8f6f 	isb	sy
 8009004:	f3bf 8f4f 	dsb	sy
 8009008:	60fb      	str	r3, [r7, #12]
    }
 800900a:	bf00      	nop
 800900c:	bf00      	nop
 800900e:	e7fd      	b.n	800900c <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8009010:	693b      	ldr	r3, [r7, #16]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d052      	beq.n	80090bc <xQueueGenericReset+0xdc>
        ( pxQueue->uxLength >= 1U ) &&
 8009016:	693b      	ldr	r3, [r7, #16]
 8009018:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 800901a:	2b00      	cmp	r3, #0
 800901c:	d04e      	beq.n	80090bc <xQueueGenericReset+0xdc>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800901e:	693b      	ldr	r3, [r7, #16]
 8009020:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009022:	693b      	ldr	r3, [r7, #16]
 8009024:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009026:	2100      	movs	r1, #0
 8009028:	fba3 2302 	umull	r2, r3, r3, r2
 800902c:	2b00      	cmp	r3, #0
 800902e:	d000      	beq.n	8009032 <xQueueGenericReset+0x52>
 8009030:	2101      	movs	r1, #1
 8009032:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8009034:	2b00      	cmp	r3, #0
 8009036:	d141      	bne.n	80090bc <xQueueGenericReset+0xdc>
    {
        taskENTER_CRITICAL();
 8009038:	f002 f9d8 	bl	800b3ec <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800903c:	693b      	ldr	r3, [r7, #16]
 800903e:	681a      	ldr	r2, [r3, #0]
 8009040:	693b      	ldr	r3, [r7, #16]
 8009042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009044:	6939      	ldr	r1, [r7, #16]
 8009046:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009048:	fb01 f303 	mul.w	r3, r1, r3
 800904c:	441a      	add	r2, r3
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	2200      	movs	r2, #0
 8009056:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	681a      	ldr	r2, [r3, #0]
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	681a      	ldr	r2, [r3, #0]
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009068:	3b01      	subs	r3, #1
 800906a:	6939      	ldr	r1, [r7, #16]
 800906c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800906e:	fb01 f303 	mul.w	r3, r1, r3
 8009072:	441a      	add	r2, r3
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8009078:	693b      	ldr	r3, [r7, #16]
 800907a:	22ff      	movs	r2, #255	@ 0xff
 800907c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8009080:	693b      	ldr	r3, [r7, #16]
 8009082:	22ff      	movs	r2, #255	@ 0xff
 8009084:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d109      	bne.n	80090a2 <xQueueGenericReset+0xc2>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	691b      	ldr	r3, [r3, #16]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d00f      	beq.n	80090b6 <xQueueGenericReset+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	3310      	adds	r3, #16
 800909a:	4618      	mov	r0, r3
 800909c:	f001 fa98 	bl	800a5d0 <xTaskRemoveFromEventList>
 80090a0:	e009      	b.n	80090b6 <xQueueGenericReset+0xd6>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80090a2:	693b      	ldr	r3, [r7, #16]
 80090a4:	3310      	adds	r3, #16
 80090a6:	4618      	mov	r0, r3
 80090a8:	f7ff ff0a 	bl	8008ec0 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	3324      	adds	r3, #36	@ 0x24
 80090b0:	4618      	mov	r0, r3
 80090b2:	f7ff ff05 	bl	8008ec0 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80090b6:	f002 f9cb 	bl	800b450 <vPortExitCritical>
 80090ba:	e001      	b.n	80090c0 <xQueueGenericReset+0xe0>
    }
    else
    {
        xReturn = pdFAIL;
 80090bc:	2300      	movs	r3, #0
 80090be:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80090c0:	697b      	ldr	r3, [r7, #20]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d10b      	bne.n	80090de <xQueueGenericReset+0xfe>
        __asm volatile
 80090c6:	f04f 0320 	mov.w	r3, #32
 80090ca:	f383 8811 	msr	BASEPRI, r3
 80090ce:	f3bf 8f6f 	isb	sy
 80090d2:	f3bf 8f4f 	dsb	sy
 80090d6:	60bb      	str	r3, [r7, #8]
    }
 80090d8:	bf00      	nop
 80090da:	bf00      	nop
 80090dc:	e7fd      	b.n	80090da <xQueueGenericReset+0xfa>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 80090de:	697b      	ldr	r3, [r7, #20]
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	3718      	adds	r7, #24
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}

080090e8 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b08a      	sub	sp, #40	@ 0x28
 80090ec:	af02      	add	r7, sp, #8
 80090ee:	60f8      	str	r0, [r7, #12]
 80090f0:	60b9      	str	r1, [r7, #8]
 80090f2:	4613      	mov	r3, r2
 80090f4:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80090f6:	2300      	movs	r3, #0
 80090f8:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d02e      	beq.n	800915e <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8009100:	2100      	movs	r1, #0
 8009102:	68ba      	ldr	r2, [r7, #8]
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	fba3 2302 	umull	r2, r3, r3, r2
 800910a:	2b00      	cmp	r3, #0
 800910c:	d000      	beq.n	8009110 <xQueueGenericCreate+0x28>
 800910e:	2101      	movs	r1, #1
 8009110:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8009112:	2b00      	cmp	r3, #0
 8009114:	d123      	bne.n	800915e <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	68ba      	ldr	r2, [r7, #8]
 800911a:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800911e:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8009122:	d81c      	bhi.n	800915e <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	68ba      	ldr	r2, [r7, #8]
 8009128:	fb02 f303 	mul.w	r3, r2, r3
 800912c:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800912e:	69bb      	ldr	r3, [r7, #24]
 8009130:	3350      	adds	r3, #80	@ 0x50
 8009132:	4618      	mov	r0, r3
 8009134:	f002 fa84 	bl	800b640 <pvPortMalloc>
 8009138:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 800913a:	69fb      	ldr	r3, [r7, #28]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d01d      	beq.n	800917c <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009140:	69fb      	ldr	r3, [r7, #28]
 8009142:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	3350      	adds	r3, #80	@ 0x50
 8009148:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800914a:	79fa      	ldrb	r2, [r7, #7]
 800914c:	69fb      	ldr	r3, [r7, #28]
 800914e:	9300      	str	r3, [sp, #0]
 8009150:	4613      	mov	r3, r2
 8009152:	697a      	ldr	r2, [r7, #20]
 8009154:	68b9      	ldr	r1, [r7, #8]
 8009156:	68f8      	ldr	r0, [r7, #12]
 8009158:	f000 f815 	bl	8009186 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 800915c:	e00e      	b.n	800917c <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800915e:	69fb      	ldr	r3, [r7, #28]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d10b      	bne.n	800917c <xQueueGenericCreate+0x94>
        __asm volatile
 8009164:	f04f 0320 	mov.w	r3, #32
 8009168:	f383 8811 	msr	BASEPRI, r3
 800916c:	f3bf 8f6f 	isb	sy
 8009170:	f3bf 8f4f 	dsb	sy
 8009174:	613b      	str	r3, [r7, #16]
    }
 8009176:	bf00      	nop
 8009178:	bf00      	nop
 800917a:	e7fd      	b.n	8009178 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800917c:	69fb      	ldr	r3, [r7, #28]
    }
 800917e:	4618      	mov	r0, r3
 8009180:	3720      	adds	r7, #32
 8009182:	46bd      	mov	sp, r7
 8009184:	bd80      	pop	{r7, pc}

08009186 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8009186:	b580      	push	{r7, lr}
 8009188:	b084      	sub	sp, #16
 800918a:	af00      	add	r7, sp, #0
 800918c:	60f8      	str	r0, [r7, #12]
 800918e:	60b9      	str	r1, [r7, #8]
 8009190:	607a      	str	r2, [r7, #4]
 8009192:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8009194:	68bb      	ldr	r3, [r7, #8]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d103      	bne.n	80091a2 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800919a:	69bb      	ldr	r3, [r7, #24]
 800919c:	69ba      	ldr	r2, [r7, #24]
 800919e:	601a      	str	r2, [r3, #0]
 80091a0:	e002      	b.n	80091a8 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80091a2:	69bb      	ldr	r3, [r7, #24]
 80091a4:	687a      	ldr	r2, [r7, #4]
 80091a6:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80091a8:	69bb      	ldr	r3, [r7, #24]
 80091aa:	68fa      	ldr	r2, [r7, #12]
 80091ac:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80091ae:	69bb      	ldr	r3, [r7, #24]
 80091b0:	68ba      	ldr	r2, [r7, #8]
 80091b2:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80091b4:	2101      	movs	r1, #1
 80091b6:	69b8      	ldr	r0, [r7, #24]
 80091b8:	f7ff ff12 	bl	8008fe0 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80091bc:	69bb      	ldr	r3, [r7, #24]
 80091be:	78fa      	ldrb	r2, [r7, #3]
 80091c0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80091c4:	bf00      	nop
 80091c6:	3710      	adds	r7, #16
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}

080091cc <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b08e      	sub	sp, #56	@ 0x38
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	60f8      	str	r0, [r7, #12]
 80091d4:	60b9      	str	r1, [r7, #8]
 80091d6:	607a      	str	r2, [r7, #4]
 80091d8:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80091da:	2300      	movs	r3, #0
 80091dc:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 80091e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d10b      	bne.n	8009200 <xQueueGenericSend+0x34>
        __asm volatile
 80091e8:	f04f 0320 	mov.w	r3, #32
 80091ec:	f383 8811 	msr	BASEPRI, r3
 80091f0:	f3bf 8f6f 	isb	sy
 80091f4:	f3bf 8f4f 	dsb	sy
 80091f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 80091fa:	bf00      	nop
 80091fc:	bf00      	nop
 80091fe:	e7fd      	b.n	80091fc <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d103      	bne.n	800920e <xQueueGenericSend+0x42>
 8009206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800920a:	2b00      	cmp	r3, #0
 800920c:	d101      	bne.n	8009212 <xQueueGenericSend+0x46>
 800920e:	2301      	movs	r3, #1
 8009210:	e000      	b.n	8009214 <xQueueGenericSend+0x48>
 8009212:	2300      	movs	r3, #0
 8009214:	2b00      	cmp	r3, #0
 8009216:	d10b      	bne.n	8009230 <xQueueGenericSend+0x64>
        __asm volatile
 8009218:	f04f 0320 	mov.w	r3, #32
 800921c:	f383 8811 	msr	BASEPRI, r3
 8009220:	f3bf 8f6f 	isb	sy
 8009224:	f3bf 8f4f 	dsb	sy
 8009228:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 800922a:	bf00      	nop
 800922c:	bf00      	nop
 800922e:	e7fd      	b.n	800922c <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	2b02      	cmp	r3, #2
 8009234:	d103      	bne.n	800923e <xQueueGenericSend+0x72>
 8009236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800923a:	2b01      	cmp	r3, #1
 800923c:	d101      	bne.n	8009242 <xQueueGenericSend+0x76>
 800923e:	2301      	movs	r3, #1
 8009240:	e000      	b.n	8009244 <xQueueGenericSend+0x78>
 8009242:	2300      	movs	r3, #0
 8009244:	2b00      	cmp	r3, #0
 8009246:	d10b      	bne.n	8009260 <xQueueGenericSend+0x94>
        __asm volatile
 8009248:	f04f 0320 	mov.w	r3, #32
 800924c:	f383 8811 	msr	BASEPRI, r3
 8009250:	f3bf 8f6f 	isb	sy
 8009254:	f3bf 8f4f 	dsb	sy
 8009258:	623b      	str	r3, [r7, #32]
    }
 800925a:	bf00      	nop
 800925c:	bf00      	nop
 800925e:	e7fd      	b.n	800925c <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009260:	f001 fbc4 	bl	800a9ec <xTaskGetSchedulerState>
 8009264:	4603      	mov	r3, r0
 8009266:	2b00      	cmp	r3, #0
 8009268:	d102      	bne.n	8009270 <xQueueGenericSend+0xa4>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d101      	bne.n	8009274 <xQueueGenericSend+0xa8>
 8009270:	2301      	movs	r3, #1
 8009272:	e000      	b.n	8009276 <xQueueGenericSend+0xaa>
 8009274:	2300      	movs	r3, #0
 8009276:	2b00      	cmp	r3, #0
 8009278:	d10b      	bne.n	8009292 <xQueueGenericSend+0xc6>
        __asm volatile
 800927a:	f04f 0320 	mov.w	r3, #32
 800927e:	f383 8811 	msr	BASEPRI, r3
 8009282:	f3bf 8f6f 	isb	sy
 8009286:	f3bf 8f4f 	dsb	sy
 800928a:	61fb      	str	r3, [r7, #28]
    }
 800928c:	bf00      	nop
 800928e:	bf00      	nop
 8009290:	e7fd      	b.n	800928e <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8009292:	f002 f8ab 	bl	800b3ec <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009298:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800929a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800929c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800929e:	429a      	cmp	r2, r3
 80092a0:	d302      	bcc.n	80092a8 <xQueueGenericSend+0xdc>
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	2b02      	cmp	r3, #2
 80092a6:	d112      	bne.n	80092ce <xQueueGenericSend+0x102>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80092a8:	683a      	ldr	r2, [r7, #0]
 80092aa:	68b9      	ldr	r1, [r7, #8]
 80092ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80092ae:	f000 fabe 	bl	800982e <prvCopyDataToQueue>
 80092b2:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80092b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d004      	beq.n	80092c6 <xQueueGenericSend+0xfa>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80092bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092be:	3324      	adds	r3, #36	@ 0x24
 80092c0:	4618      	mov	r0, r3
 80092c2:	f001 f985 	bl	800a5d0 <xTaskRemoveFromEventList>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80092c6:	f002 f8c3 	bl	800b450 <vPortExitCritical>
                return pdPASS;
 80092ca:	2301      	movs	r3, #1
 80092cc:	e062      	b.n	8009394 <xQueueGenericSend+0x1c8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d103      	bne.n	80092dc <xQueueGenericSend+0x110>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80092d4:	f002 f8bc 	bl	800b450 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 80092d8:	2300      	movs	r3, #0
 80092da:	e05b      	b.n	8009394 <xQueueGenericSend+0x1c8>
                }
                else if( xEntryTimeSet == pdFALSE )
 80092dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d106      	bne.n	80092f0 <xQueueGenericSend+0x124>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80092e2:	f107 0314 	add.w	r3, r7, #20
 80092e6:	4618      	mov	r0, r3
 80092e8:	f001 fa4a 	bl	800a780 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80092ec:	2301      	movs	r3, #1
 80092ee:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80092f0:	f002 f8ae 	bl	800b450 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80092f4:	f000 fe98 	bl	800a028 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80092f8:	f002 f878 	bl	800b3ec <vPortEnterCritical>
 80092fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009302:	b25b      	sxtb	r3, r3
 8009304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009308:	d103      	bne.n	8009312 <xQueueGenericSend+0x146>
 800930a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800930c:	2200      	movs	r2, #0
 800930e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009314:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009318:	b25b      	sxtb	r3, r3
 800931a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800931e:	d103      	bne.n	8009328 <xQueueGenericSend+0x15c>
 8009320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009322:	2200      	movs	r2, #0
 8009324:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009328:	f002 f892 	bl	800b450 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800932c:	1d3a      	adds	r2, r7, #4
 800932e:	f107 0314 	add.w	r3, r7, #20
 8009332:	4611      	mov	r1, r2
 8009334:	4618      	mov	r0, r3
 8009336:	f001 fa39 	bl	800a7ac <xTaskCheckForTimeOut>
 800933a:	4603      	mov	r3, r0
 800933c:	2b00      	cmp	r3, #0
 800933e:	d123      	bne.n	8009388 <xQueueGenericSend+0x1bc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009340:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009342:	f000 fb6c 	bl	8009a1e <prvIsQueueFull>
 8009346:	4603      	mov	r3, r0
 8009348:	2b00      	cmp	r3, #0
 800934a:	d017      	beq.n	800937c <xQueueGenericSend+0x1b0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800934c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800934e:	3310      	adds	r3, #16
 8009350:	687a      	ldr	r2, [r7, #4]
 8009352:	4611      	mov	r1, r2
 8009354:	4618      	mov	r0, r3
 8009356:	f001 f8cf 	bl	800a4f8 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800935a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800935c:	f000 faf7 	bl	800994e <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8009360:	f000 fe70 	bl	800a044 <xTaskResumeAll>
 8009364:	4603      	mov	r3, r0
 8009366:	2b00      	cmp	r3, #0
 8009368:	d193      	bne.n	8009292 <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 800936a:	4b0c      	ldr	r3, [pc, #48]	@ (800939c <xQueueGenericSend+0x1d0>)
 800936c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009370:	601a      	str	r2, [r3, #0]
 8009372:	f3bf 8f4f 	dsb	sy
 8009376:	f3bf 8f6f 	isb	sy
 800937a:	e78a      	b.n	8009292 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 800937c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800937e:	f000 fae6 	bl	800994e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8009382:	f000 fe5f 	bl	800a044 <xTaskResumeAll>
 8009386:	e784      	b.n	8009292 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8009388:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800938a:	f000 fae0 	bl	800994e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800938e:	f000 fe59 	bl	800a044 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8009392:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8009394:	4618      	mov	r0, r3
 8009396:	3738      	adds	r7, #56	@ 0x38
 8009398:	46bd      	mov	sp, r7
 800939a:	bd80      	pop	{r7, pc}
 800939c:	e000ed04 	.word	0xe000ed04

080093a0 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b092      	sub	sp, #72	@ 0x48
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	60f8      	str	r0, [r7, #12]
 80093a8:	60b9      	str	r1, [r7, #8]
 80093aa:	607a      	str	r2, [r7, #4]
 80093ac:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	643b      	str	r3, [r7, #64]	@ 0x40

    configASSERT( pxQueue );
 80093b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d10b      	bne.n	80093d0 <xQueueGenericSendFromISR+0x30>
        __asm volatile
 80093b8:	f04f 0320 	mov.w	r3, #32
 80093bc:	f383 8811 	msr	BASEPRI, r3
 80093c0:	f3bf 8f6f 	isb	sy
 80093c4:	f3bf 8f4f 	dsb	sy
 80093c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
 80093ca:	bf00      	nop
 80093cc:	bf00      	nop
 80093ce:	e7fd      	b.n	80093cc <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d103      	bne.n	80093de <xQueueGenericSendFromISR+0x3e>
 80093d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d101      	bne.n	80093e2 <xQueueGenericSendFromISR+0x42>
 80093de:	2301      	movs	r3, #1
 80093e0:	e000      	b.n	80093e4 <xQueueGenericSendFromISR+0x44>
 80093e2:	2300      	movs	r3, #0
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d10b      	bne.n	8009400 <xQueueGenericSendFromISR+0x60>
        __asm volatile
 80093e8:	f04f 0320 	mov.w	r3, #32
 80093ec:	f383 8811 	msr	BASEPRI, r3
 80093f0:	f3bf 8f6f 	isb	sy
 80093f4:	f3bf 8f4f 	dsb	sy
 80093f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 80093fa:	bf00      	nop
 80093fc:	bf00      	nop
 80093fe:	e7fd      	b.n	80093fc <xQueueGenericSendFromISR+0x5c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	2b02      	cmp	r3, #2
 8009404:	d103      	bne.n	800940e <xQueueGenericSendFromISR+0x6e>
 8009406:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009408:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800940a:	2b01      	cmp	r3, #1
 800940c:	d101      	bne.n	8009412 <xQueueGenericSendFromISR+0x72>
 800940e:	2301      	movs	r3, #1
 8009410:	e000      	b.n	8009414 <xQueueGenericSendFromISR+0x74>
 8009412:	2300      	movs	r3, #0
 8009414:	2b00      	cmp	r3, #0
 8009416:	d10b      	bne.n	8009430 <xQueueGenericSendFromISR+0x90>
        __asm volatile
 8009418:	f04f 0320 	mov.w	r3, #32
 800941c:	f383 8811 	msr	BASEPRI, r3
 8009420:	f3bf 8f6f 	isb	sy
 8009424:	f3bf 8f4f 	dsb	sy
 8009428:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 800942a:	bf00      	nop
 800942c:	bf00      	nop
 800942e:	e7fd      	b.n	800942c <xQueueGenericSendFromISR+0x8c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009430:	f002 f8c4 	bl	800b5bc <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8009434:	f3ef 8211 	mrs	r2, BASEPRI
 8009438:	f04f 0320 	mov.w	r3, #32
 800943c:	f383 8811 	msr	BASEPRI, r3
 8009440:	f3bf 8f6f 	isb	sy
 8009444:	f3bf 8f4f 	dsb	sy
 8009448:	623a      	str	r2, [r7, #32]
 800944a:	61fb      	str	r3, [r7, #28]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 800944c:	6a3b      	ldr	r3, [r7, #32]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800944e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009450:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009452:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009454:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009456:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009458:	429a      	cmp	r2, r3
 800945a:	d302      	bcc.n	8009462 <xQueueGenericSendFromISR+0xc2>
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	2b02      	cmp	r3, #2
 8009460:	d147      	bne.n	80094f2 <xQueueGenericSendFromISR+0x152>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8009462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009464:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009468:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800946c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800946e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009470:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009472:	683a      	ldr	r2, [r7, #0]
 8009474:	68b9      	ldr	r1, [r7, #8]
 8009476:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8009478:	f000 f9d9 	bl	800982e <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800947c:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8009480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009484:	d112      	bne.n	80094ac <xQueueGenericSendFromISR+0x10c>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009486:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800948a:	2b00      	cmp	r3, #0
 800948c:	d02e      	beq.n	80094ec <xQueueGenericSendFromISR+0x14c>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800948e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009490:	3324      	adds	r3, #36	@ 0x24
 8009492:	4618      	mov	r0, r3
 8009494:	f001 f89c 	bl	800a5d0 <xTaskRemoveFromEventList>
 8009498:	4603      	mov	r3, r0
 800949a:	2b00      	cmp	r3, #0
 800949c:	d026      	beq.n	80094ec <xQueueGenericSendFromISR+0x14c>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d023      	beq.n	80094ec <xQueueGenericSendFromISR+0x14c>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2201      	movs	r2, #1
 80094a8:	601a      	str	r2, [r3, #0]
 80094aa:	e01f      	b.n	80094ec <xQueueGenericSendFromISR+0x14c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 80094ac:	f000 fec8 	bl	800a240 <uxTaskGetNumberOfTasks>
 80094b0:	6338      	str	r0, [r7, #48]	@ 0x30
 80094b2:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 80094b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094b8:	429a      	cmp	r2, r3
 80094ba:	d917      	bls.n	80094ec <xQueueGenericSendFromISR+0x14c>
 80094bc:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 80094c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80094c2:	d10b      	bne.n	80094dc <xQueueGenericSendFromISR+0x13c>
        __asm volatile
 80094c4:	f04f 0320 	mov.w	r3, #32
 80094c8:	f383 8811 	msr	BASEPRI, r3
 80094cc:	f3bf 8f6f 	isb	sy
 80094d0:	f3bf 8f4f 	dsb	sy
 80094d4:	61bb      	str	r3, [r7, #24]
    }
 80094d6:	bf00      	nop
 80094d8:	bf00      	nop
 80094da:	e7fd      	b.n	80094d8 <xQueueGenericSendFromISR+0x138>
 80094dc:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80094e0:	3301      	adds	r3, #1
 80094e2:	b2db      	uxtb	r3, r3
 80094e4:	b25a      	sxtb	r2, r3
 80094e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 80094ec:	2301      	movs	r3, #1
 80094ee:	647b      	str	r3, [r7, #68]	@ 0x44
        {
 80094f0:	e001      	b.n	80094f6 <xQueueGenericSendFromISR+0x156>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 80094f2:	2300      	movs	r3, #0
 80094f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80094f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094f8:	617b      	str	r3, [r7, #20]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8009500:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8009502:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8009504:	4618      	mov	r0, r3
 8009506:	3748      	adds	r7, #72	@ 0x48
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}

0800950c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b08c      	sub	sp, #48	@ 0x30
 8009510:	af00      	add	r7, sp, #0
 8009512:	60f8      	str	r0, [r7, #12]
 8009514:	60b9      	str	r1, [r7, #8]
 8009516:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8009518:	2300      	movs	r3, #0
 800951a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8009520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009522:	2b00      	cmp	r3, #0
 8009524:	d10b      	bne.n	800953e <xQueueReceive+0x32>
        __asm volatile
 8009526:	f04f 0320 	mov.w	r3, #32
 800952a:	f383 8811 	msr	BASEPRI, r3
 800952e:	f3bf 8f6f 	isb	sy
 8009532:	f3bf 8f4f 	dsb	sy
 8009536:	623b      	str	r3, [r7, #32]
    }
 8009538:	bf00      	nop
 800953a:	bf00      	nop
 800953c:	e7fd      	b.n	800953a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800953e:	68bb      	ldr	r3, [r7, #8]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d103      	bne.n	800954c <xQueueReceive+0x40>
 8009544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009548:	2b00      	cmp	r3, #0
 800954a:	d101      	bne.n	8009550 <xQueueReceive+0x44>
 800954c:	2301      	movs	r3, #1
 800954e:	e000      	b.n	8009552 <xQueueReceive+0x46>
 8009550:	2300      	movs	r3, #0
 8009552:	2b00      	cmp	r3, #0
 8009554:	d10b      	bne.n	800956e <xQueueReceive+0x62>
        __asm volatile
 8009556:	f04f 0320 	mov.w	r3, #32
 800955a:	f383 8811 	msr	BASEPRI, r3
 800955e:	f3bf 8f6f 	isb	sy
 8009562:	f3bf 8f4f 	dsb	sy
 8009566:	61fb      	str	r3, [r7, #28]
    }
 8009568:	bf00      	nop
 800956a:	bf00      	nop
 800956c:	e7fd      	b.n	800956a <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800956e:	f001 fa3d 	bl	800a9ec <xTaskGetSchedulerState>
 8009572:	4603      	mov	r3, r0
 8009574:	2b00      	cmp	r3, #0
 8009576:	d102      	bne.n	800957e <xQueueReceive+0x72>
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d101      	bne.n	8009582 <xQueueReceive+0x76>
 800957e:	2301      	movs	r3, #1
 8009580:	e000      	b.n	8009584 <xQueueReceive+0x78>
 8009582:	2300      	movs	r3, #0
 8009584:	2b00      	cmp	r3, #0
 8009586:	d10b      	bne.n	80095a0 <xQueueReceive+0x94>
        __asm volatile
 8009588:	f04f 0320 	mov.w	r3, #32
 800958c:	f383 8811 	msr	BASEPRI, r3
 8009590:	f3bf 8f6f 	isb	sy
 8009594:	f3bf 8f4f 	dsb	sy
 8009598:	61bb      	str	r3, [r7, #24]
    }
 800959a:	bf00      	nop
 800959c:	bf00      	nop
 800959e:	e7fd      	b.n	800959c <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80095a0:	f001 ff24 	bl	800b3ec <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80095a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095a8:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80095aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d014      	beq.n	80095da <xQueueReceive+0xce>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80095b0:	68b9      	ldr	r1, [r7, #8]
 80095b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095b4:	f000 f9a5 	bl	8009902 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80095b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ba:	1e5a      	subs	r2, r3, #1
 80095bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095be:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80095c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095c2:	691b      	ldr	r3, [r3, #16]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d004      	beq.n	80095d2 <xQueueReceive+0xc6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80095c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ca:	3310      	adds	r3, #16
 80095cc:	4618      	mov	r0, r3
 80095ce:	f000 ffff 	bl	800a5d0 <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80095d2:	f001 ff3d 	bl	800b450 <vPortExitCritical>
                return pdPASS;
 80095d6:	2301      	movs	r3, #1
 80095d8:	e069      	b.n	80096ae <xQueueReceive+0x1a2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d103      	bne.n	80095e8 <xQueueReceive+0xdc>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80095e0:	f001 ff36 	bl	800b450 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80095e4:	2300      	movs	r3, #0
 80095e6:	e062      	b.n	80096ae <xQueueReceive+0x1a2>
                }
                else if( xEntryTimeSet == pdFALSE )
 80095e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d106      	bne.n	80095fc <xQueueReceive+0xf0>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80095ee:	f107 0310 	add.w	r3, r7, #16
 80095f2:	4618      	mov	r0, r3
 80095f4:	f001 f8c4 	bl	800a780 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80095f8:	2301      	movs	r3, #1
 80095fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80095fc:	f001 ff28 	bl	800b450 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8009600:	f000 fd12 	bl	800a028 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8009604:	f001 fef2 	bl	800b3ec <vPortEnterCritical>
 8009608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800960a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800960e:	b25b      	sxtb	r3, r3
 8009610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009614:	d103      	bne.n	800961e <xQueueReceive+0x112>
 8009616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009618:	2200      	movs	r2, #0
 800961a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800961e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009620:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009624:	b25b      	sxtb	r3, r3
 8009626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800962a:	d103      	bne.n	8009634 <xQueueReceive+0x128>
 800962c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800962e:	2200      	movs	r2, #0
 8009630:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009634:	f001 ff0c 	bl	800b450 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009638:	1d3a      	adds	r2, r7, #4
 800963a:	f107 0310 	add.w	r3, r7, #16
 800963e:	4611      	mov	r1, r2
 8009640:	4618      	mov	r0, r3
 8009642:	f001 f8b3 	bl	800a7ac <xTaskCheckForTimeOut>
 8009646:	4603      	mov	r3, r0
 8009648:	2b00      	cmp	r3, #0
 800964a:	d123      	bne.n	8009694 <xQueueReceive+0x188>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800964c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800964e:	f000 f9d0 	bl	80099f2 <prvIsQueueEmpty>
 8009652:	4603      	mov	r3, r0
 8009654:	2b00      	cmp	r3, #0
 8009656:	d017      	beq.n	8009688 <xQueueReceive+0x17c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800965a:	3324      	adds	r3, #36	@ 0x24
 800965c:	687a      	ldr	r2, [r7, #4]
 800965e:	4611      	mov	r1, r2
 8009660:	4618      	mov	r0, r3
 8009662:	f000 ff49 	bl	800a4f8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8009666:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009668:	f000 f971 	bl	800994e <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800966c:	f000 fcea 	bl	800a044 <xTaskResumeAll>
 8009670:	4603      	mov	r3, r0
 8009672:	2b00      	cmp	r3, #0
 8009674:	d194      	bne.n	80095a0 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8009676:	4b10      	ldr	r3, [pc, #64]	@ (80096b8 <xQueueReceive+0x1ac>)
 8009678:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800967c:	601a      	str	r2, [r3, #0]
 800967e:	f3bf 8f4f 	dsb	sy
 8009682:	f3bf 8f6f 	isb	sy
 8009686:	e78b      	b.n	80095a0 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8009688:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800968a:	f000 f960 	bl	800994e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800968e:	f000 fcd9 	bl	800a044 <xTaskResumeAll>
 8009692:	e785      	b.n	80095a0 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8009694:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009696:	f000 f95a 	bl	800994e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800969a:	f000 fcd3 	bl	800a044 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800969e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80096a0:	f000 f9a7 	bl	80099f2 <prvIsQueueEmpty>
 80096a4:	4603      	mov	r3, r0
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	f43f af7a 	beq.w	80095a0 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80096ac:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80096ae:	4618      	mov	r0, r3
 80096b0:	3730      	adds	r7, #48	@ 0x30
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}
 80096b6:	bf00      	nop
 80096b8:	e000ed04 	.word	0xe000ed04

080096bc <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b090      	sub	sp, #64	@ 0x40
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	60f8      	str	r0, [r7, #12]
 80096c4:	60b9      	str	r1, [r7, #8]
 80096c6:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 80096cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d10b      	bne.n	80096ea <xQueueReceiveFromISR+0x2e>
        __asm volatile
 80096d2:	f04f 0320 	mov.w	r3, #32
 80096d6:	f383 8811 	msr	BASEPRI, r3
 80096da:	f3bf 8f6f 	isb	sy
 80096de:	f3bf 8f4f 	dsb	sy
 80096e2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 80096e4:	bf00      	nop
 80096e6:	bf00      	nop
 80096e8:	e7fd      	b.n	80096e6 <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d103      	bne.n	80096f8 <xQueueReceiveFromISR+0x3c>
 80096f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d101      	bne.n	80096fc <xQueueReceiveFromISR+0x40>
 80096f8:	2301      	movs	r3, #1
 80096fa:	e000      	b.n	80096fe <xQueueReceiveFromISR+0x42>
 80096fc:	2300      	movs	r3, #0
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d10b      	bne.n	800971a <xQueueReceiveFromISR+0x5e>
        __asm volatile
 8009702:	f04f 0320 	mov.w	r3, #32
 8009706:	f383 8811 	msr	BASEPRI, r3
 800970a:	f3bf 8f6f 	isb	sy
 800970e:	f3bf 8f4f 	dsb	sy
 8009712:	623b      	str	r3, [r7, #32]
    }
 8009714:	bf00      	nop
 8009716:	bf00      	nop
 8009718:	e7fd      	b.n	8009716 <xQueueReceiveFromISR+0x5a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800971a:	f001 ff4f 	bl	800b5bc <vPortValidateInterruptPriority>
        __asm volatile
 800971e:	f3ef 8211 	mrs	r2, BASEPRI
 8009722:	f04f 0320 	mov.w	r3, #32
 8009726:	f383 8811 	msr	BASEPRI, r3
 800972a:	f3bf 8f6f 	isb	sy
 800972e:	f3bf 8f4f 	dsb	sy
 8009732:	61fa      	str	r2, [r7, #28]
 8009734:	61bb      	str	r3, [r7, #24]
        return ulOriginalBASEPRI;
 8009736:	69fb      	ldr	r3, [r7, #28]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009738:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800973a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800973c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800973e:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009742:	2b00      	cmp	r3, #0
 8009744:	d047      	beq.n	80097d6 <xQueueReceiveFromISR+0x11a>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 8009746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009748:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800974c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009750:	68b9      	ldr	r1, [r7, #8]
 8009752:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009754:	f000 f8d5 	bl	8009902 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800975a:	1e5a      	subs	r2, r3, #1
 800975c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800975e:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 8009760:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009768:	d112      	bne.n	8009790 <xQueueReceiveFromISR+0xd4>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800976a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800976c:	691b      	ldr	r3, [r3, #16]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d02e      	beq.n	80097d0 <xQueueReceiveFromISR+0x114>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009774:	3310      	adds	r3, #16
 8009776:	4618      	mov	r0, r3
 8009778:	f000 ff2a 	bl	800a5d0 <xTaskRemoveFromEventList>
 800977c:	4603      	mov	r3, r0
 800977e:	2b00      	cmp	r3, #0
 8009780:	d026      	beq.n	80097d0 <xQueueReceiveFromISR+0x114>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d023      	beq.n	80097d0 <xQueueReceiveFromISR+0x114>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2201      	movs	r2, #1
 800978c:	601a      	str	r2, [r3, #0]
 800978e:	e01f      	b.n	80097d0 <xQueueReceiveFromISR+0x114>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 8009790:	f000 fd56 	bl	800a240 <uxTaskGetNumberOfTasks>
 8009794:	62b8      	str	r0, [r7, #40]	@ 0x28
 8009796:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800979a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800979c:	429a      	cmp	r2, r3
 800979e:	d917      	bls.n	80097d0 <xQueueReceiveFromISR+0x114>
 80097a0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80097a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80097a6:	d10b      	bne.n	80097c0 <xQueueReceiveFromISR+0x104>
        __asm volatile
 80097a8:	f04f 0320 	mov.w	r3, #32
 80097ac:	f383 8811 	msr	BASEPRI, r3
 80097b0:	f3bf 8f6f 	isb	sy
 80097b4:	f3bf 8f4f 	dsb	sy
 80097b8:	617b      	str	r3, [r7, #20]
    }
 80097ba:	bf00      	nop
 80097bc:	bf00      	nop
 80097be:	e7fd      	b.n	80097bc <xQueueReceiveFromISR+0x100>
 80097c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80097c4:	3301      	adds	r3, #1
 80097c6:	b2db      	uxtb	r3, r3
 80097c8:	b25a      	sxtb	r2, r3
 80097ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 80097d0:	2301      	movs	r3, #1
 80097d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80097d4:	e001      	b.n	80097da <xQueueReceiveFromISR+0x11e>
        }
        else
        {
            xReturn = pdFAIL;
 80097d6:	2300      	movs	r3, #0
 80097d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80097da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097dc:	613b      	str	r3, [r7, #16]
        __asm volatile
 80097de:	693b      	ldr	r3, [r7, #16]
 80097e0:	f383 8811 	msr	BASEPRI, r3
    }
 80097e4:	bf00      	nop
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80097e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3740      	adds	r7, #64	@ 0x40
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b084      	sub	sp, #16
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    configASSERT( xQueue );
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d10b      	bne.n	8009816 <uxQueueMessagesWaiting+0x26>
        __asm volatile
 80097fe:	f04f 0320 	mov.w	r3, #32
 8009802:	f383 8811 	msr	BASEPRI, r3
 8009806:	f3bf 8f6f 	isb	sy
 800980a:	f3bf 8f4f 	dsb	sy
 800980e:	60bb      	str	r3, [r7, #8]
    }
 8009810:	bf00      	nop
 8009812:	bf00      	nop
 8009814:	e7fd      	b.n	8009812 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8009816:	f001 fde9 	bl	800b3ec <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800981e:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8009820:	f001 fe16 	bl	800b450 <vPortExitCritical>

    return uxReturn;
 8009824:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8009826:	4618      	mov	r0, r3
 8009828:	3710      	adds	r7, #16
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}

0800982e <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800982e:	b580      	push	{r7, lr}
 8009830:	b086      	sub	sp, #24
 8009832:	af00      	add	r7, sp, #0
 8009834:	60f8      	str	r0, [r7, #12]
 8009836:	60b9      	str	r1, [r7, #8]
 8009838:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800983a:	2300      	movs	r3, #0
 800983c:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009842:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009848:	2b00      	cmp	r3, #0
 800984a:	d10d      	bne.n	8009868 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d14d      	bne.n	80098f0 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	689b      	ldr	r3, [r3, #8]
 8009858:	4618      	mov	r0, r3
 800985a:	f001 f8e5 	bl	800aa28 <xTaskPriorityDisinherit>
 800985e:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	2200      	movs	r2, #0
 8009864:	609a      	str	r2, [r3, #8]
 8009866:	e043      	b.n	80098f0 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d119      	bne.n	80098a2 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	6858      	ldr	r0, [r3, #4]
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009876:	461a      	mov	r2, r3
 8009878:	68b9      	ldr	r1, [r7, #8]
 800987a:	f002 fca7 	bl	800c1cc <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	685a      	ldr	r2, [r3, #4]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009886:	441a      	add	r2, r3
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	685a      	ldr	r2, [r3, #4]
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	689b      	ldr	r3, [r3, #8]
 8009894:	429a      	cmp	r2, r3
 8009896:	d32b      	bcc.n	80098f0 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681a      	ldr	r2, [r3, #0]
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	605a      	str	r2, [r3, #4]
 80098a0:	e026      	b.n	80098f0 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	68d8      	ldr	r0, [r3, #12]
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098aa:	461a      	mov	r2, r3
 80098ac:	68b9      	ldr	r1, [r7, #8]
 80098ae:	f002 fc8d 	bl	800c1cc <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	68da      	ldr	r2, [r3, #12]
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098ba:	425b      	negs	r3, r3
 80098bc:	441a      	add	r2, r3
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	68da      	ldr	r2, [r3, #12]
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	429a      	cmp	r2, r3
 80098cc:	d207      	bcs.n	80098de <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	689a      	ldr	r2, [r3, #8]
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098d6:	425b      	negs	r3, r3
 80098d8:	441a      	add	r2, r3
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2b02      	cmp	r3, #2
 80098e2:	d105      	bne.n	80098f0 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80098e4:	693b      	ldr	r3, [r7, #16]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d002      	beq.n	80098f0 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	3b01      	subs	r3, #1
 80098ee:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80098f0:	693b      	ldr	r3, [r7, #16]
 80098f2:	1c5a      	adds	r2, r3, #1
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 80098f8:	697b      	ldr	r3, [r7, #20]
}
 80098fa:	4618      	mov	r0, r3
 80098fc:	3718      	adds	r7, #24
 80098fe:	46bd      	mov	sp, r7
 8009900:	bd80      	pop	{r7, pc}

08009902 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8009902:	b580      	push	{r7, lr}
 8009904:	b082      	sub	sp, #8
 8009906:	af00      	add	r7, sp, #0
 8009908:	6078      	str	r0, [r7, #4]
 800990a:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009910:	2b00      	cmp	r3, #0
 8009912:	d018      	beq.n	8009946 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	68da      	ldr	r2, [r3, #12]
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800991c:	441a      	add	r2, r3
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	68da      	ldr	r2, [r3, #12]
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	689b      	ldr	r3, [r3, #8]
 800992a:	429a      	cmp	r2, r3
 800992c:	d303      	bcc.n	8009936 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681a      	ldr	r2, [r3, #0]
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	68d9      	ldr	r1, [r3, #12]
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800993e:	461a      	mov	r2, r3
 8009940:	6838      	ldr	r0, [r7, #0]
 8009942:	f002 fc43 	bl	800c1cc <memcpy>
    }
}
 8009946:	bf00      	nop
 8009948:	3708      	adds	r7, #8
 800994a:	46bd      	mov	sp, r7
 800994c:	bd80      	pop	{r7, pc}

0800994e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800994e:	b580      	push	{r7, lr}
 8009950:	b084      	sub	sp, #16
 8009952:	af00      	add	r7, sp, #0
 8009954:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8009956:	f001 fd49 	bl	800b3ec <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009960:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8009962:	e011      	b.n	8009988 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009968:	2b00      	cmp	r3, #0
 800996a:	d012      	beq.n	8009992 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	3324      	adds	r3, #36	@ 0x24
 8009970:	4618      	mov	r0, r3
 8009972:	f000 fe2d 	bl	800a5d0 <xTaskRemoveFromEventList>
 8009976:	4603      	mov	r3, r0
 8009978:	2b00      	cmp	r3, #0
 800997a:	d001      	beq.n	8009980 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800997c:	f000 ff7e 	bl	800a87c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8009980:	7bfb      	ldrb	r3, [r7, #15]
 8009982:	3b01      	subs	r3, #1
 8009984:	b2db      	uxtb	r3, r3
 8009986:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8009988:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800998c:	2b00      	cmp	r3, #0
 800998e:	dce9      	bgt.n	8009964 <prvUnlockQueue+0x16>
 8009990:	e000      	b.n	8009994 <prvUnlockQueue+0x46>
                    break;
 8009992:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	22ff      	movs	r2, #255	@ 0xff
 8009998:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 800999c:	f001 fd58 	bl	800b450 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80099a0:	f001 fd24 	bl	800b3ec <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80099aa:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80099ac:	e011      	b.n	80099d2 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	691b      	ldr	r3, [r3, #16]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d012      	beq.n	80099dc <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	3310      	adds	r3, #16
 80099ba:	4618      	mov	r0, r3
 80099bc:	f000 fe08 	bl	800a5d0 <xTaskRemoveFromEventList>
 80099c0:	4603      	mov	r3, r0
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d001      	beq.n	80099ca <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80099c6:	f000 ff59 	bl	800a87c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80099ca:	7bbb      	ldrb	r3, [r7, #14]
 80099cc:	3b01      	subs	r3, #1
 80099ce:	b2db      	uxtb	r3, r3
 80099d0:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80099d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	dce9      	bgt.n	80099ae <prvUnlockQueue+0x60>
 80099da:	e000      	b.n	80099de <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80099dc:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	22ff      	movs	r2, #255	@ 0xff
 80099e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80099e6:	f001 fd33 	bl	800b450 <vPortExitCritical>
}
 80099ea:	bf00      	nop
 80099ec:	3710      	adds	r7, #16
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}

080099f2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80099f2:	b580      	push	{r7, lr}
 80099f4:	b084      	sub	sp, #16
 80099f6:	af00      	add	r7, sp, #0
 80099f8:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80099fa:	f001 fcf7 	bl	800b3ec <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d102      	bne.n	8009a0c <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8009a06:	2301      	movs	r3, #1
 8009a08:	60fb      	str	r3, [r7, #12]
 8009a0a:	e001      	b.n	8009a10 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8009a10:	f001 fd1e 	bl	800b450 <vPortExitCritical>

    return xReturn;
 8009a14:	68fb      	ldr	r3, [r7, #12]
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	3710      	adds	r7, #16
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	bd80      	pop	{r7, pc}

08009a1e <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8009a1e:	b580      	push	{r7, lr}
 8009a20:	b084      	sub	sp, #16
 8009a22:	af00      	add	r7, sp, #0
 8009a24:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8009a26:	f001 fce1 	bl	800b3ec <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a32:	429a      	cmp	r2, r3
 8009a34:	d102      	bne.n	8009a3c <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8009a36:	2301      	movs	r3, #1
 8009a38:	60fb      	str	r3, [r7, #12]
 8009a3a:	e001      	b.n	8009a40 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8009a40:	f001 fd06 	bl	800b450 <vPortExitCritical>

    return xReturn;
 8009a44:	68fb      	ldr	r3, [r7, #12]
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3710      	adds	r7, #16
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}
	...

08009a50 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8009a50:	b480      	push	{r7}
 8009a52:	b087      	sub	sp, #28
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
 8009a58:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d10b      	bne.n	8009a7c <vQueueAddToRegistry+0x2c>
        __asm volatile
 8009a64:	f04f 0320 	mov.w	r3, #32
 8009a68:	f383 8811 	msr	BASEPRI, r3
 8009a6c:	f3bf 8f6f 	isb	sy
 8009a70:	f3bf 8f4f 	dsb	sy
 8009a74:	60fb      	str	r3, [r7, #12]
    }
 8009a76:	bf00      	nop
 8009a78:	bf00      	nop
 8009a7a:	e7fd      	b.n	8009a78 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d024      	beq.n	8009acc <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009a82:	2300      	movs	r3, #0
 8009a84:	617b      	str	r3, [r7, #20]
 8009a86:	e01e      	b.n	8009ac6 <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8009a88:	4a18      	ldr	r2, [pc, #96]	@ (8009aec <vQueueAddToRegistry+0x9c>)
 8009a8a:	697b      	ldr	r3, [r7, #20]
 8009a8c:	00db      	lsls	r3, r3, #3
 8009a8e:	4413      	add	r3, r2
 8009a90:	685b      	ldr	r3, [r3, #4]
 8009a92:	687a      	ldr	r2, [r7, #4]
 8009a94:	429a      	cmp	r2, r3
 8009a96:	d105      	bne.n	8009aa4 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	00db      	lsls	r3, r3, #3
 8009a9c:	4a13      	ldr	r2, [pc, #76]	@ (8009aec <vQueueAddToRegistry+0x9c>)
 8009a9e:	4413      	add	r3, r2
 8009aa0:	613b      	str	r3, [r7, #16]
                    break;
 8009aa2:	e013      	b.n	8009acc <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d10a      	bne.n	8009ac0 <vQueueAddToRegistry+0x70>
 8009aaa:	4a10      	ldr	r2, [pc, #64]	@ (8009aec <vQueueAddToRegistry+0x9c>)
 8009aac:	697b      	ldr	r3, [r7, #20]
 8009aae:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d104      	bne.n	8009ac0 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	00db      	lsls	r3, r3, #3
 8009aba:	4a0c      	ldr	r2, [pc, #48]	@ (8009aec <vQueueAddToRegistry+0x9c>)
 8009abc:	4413      	add	r3, r2
 8009abe:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009ac0:	697b      	ldr	r3, [r7, #20]
 8009ac2:	3301      	adds	r3, #1
 8009ac4:	617b      	str	r3, [r7, #20]
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	2b07      	cmp	r3, #7
 8009aca:	d9dd      	bls.n	8009a88 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8009acc:	693b      	ldr	r3, [r7, #16]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d005      	beq.n	8009ade <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8009ad2:	693b      	ldr	r3, [r7, #16]
 8009ad4:	683a      	ldr	r2, [r7, #0]
 8009ad6:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	687a      	ldr	r2, [r7, #4]
 8009adc:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8009ade:	bf00      	nop
 8009ae0:	371c      	adds	r7, #28
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae8:	4770      	bx	lr
 8009aea:	bf00      	nop
 8009aec:	2000030c 	.word	0x2000030c

08009af0 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b086      	sub	sp, #24
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	60f8      	str	r0, [r7, #12]
 8009af8:	60b9      	str	r1, [r7, #8]
 8009afa:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8009b00:	f001 fc74 	bl	800b3ec <vPortEnterCritical>
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009b0a:	b25b      	sxtb	r3, r3
 8009b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b10:	d103      	bne.n	8009b1a <vQueueWaitForMessageRestricted+0x2a>
 8009b12:	697b      	ldr	r3, [r7, #20]
 8009b14:	2200      	movs	r2, #0
 8009b16:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b1a:	697b      	ldr	r3, [r7, #20]
 8009b1c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009b20:	b25b      	sxtb	r3, r3
 8009b22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b26:	d103      	bne.n	8009b30 <vQueueWaitForMessageRestricted+0x40>
 8009b28:	697b      	ldr	r3, [r7, #20]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b30:	f001 fc8e 	bl	800b450 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009b34:	697b      	ldr	r3, [r7, #20]
 8009b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d106      	bne.n	8009b4a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009b3c:	697b      	ldr	r3, [r7, #20]
 8009b3e:	3324      	adds	r3, #36	@ 0x24
 8009b40:	687a      	ldr	r2, [r7, #4]
 8009b42:	68b9      	ldr	r1, [r7, #8]
 8009b44:	4618      	mov	r0, r3
 8009b46:	f000 fcfd 	bl	800a544 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8009b4a:	6978      	ldr	r0, [r7, #20]
 8009b4c:	f7ff feff 	bl	800994e <prvUnlockQueue>
    }
 8009b50:	bf00      	nop
 8009b52:	3718      	adds	r7, #24
 8009b54:	46bd      	mov	sp, r7
 8009b56:	bd80      	pop	{r7, pc}

08009b58 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	b08c      	sub	sp, #48	@ 0x30
 8009b5c:	af04      	add	r7, sp, #16
 8009b5e:	60f8      	str	r0, [r7, #12]
 8009b60:	60b9      	str	r1, [r7, #8]
 8009b62:	603b      	str	r3, [r7, #0]
 8009b64:	4613      	mov	r3, r2
 8009b66:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009b68:	88fb      	ldrh	r3, [r7, #6]
 8009b6a:	009b      	lsls	r3, r3, #2
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	f001 fd67 	bl	800b640 <pvPortMalloc>
 8009b72:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8009b74:	697b      	ldr	r3, [r7, #20]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d013      	beq.n	8009ba2 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009b7a:	2058      	movs	r0, #88	@ 0x58
 8009b7c:	f001 fd60 	bl	800b640 <pvPortMalloc>
 8009b80:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8009b82:	69fb      	ldr	r3, [r7, #28]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d008      	beq.n	8009b9a <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8009b88:	2258      	movs	r2, #88	@ 0x58
 8009b8a:	2100      	movs	r1, #0
 8009b8c:	69f8      	ldr	r0, [r7, #28]
 8009b8e:	f002 fad9 	bl	800c144 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8009b92:	69fb      	ldr	r3, [r7, #28]
 8009b94:	697a      	ldr	r2, [r7, #20]
 8009b96:	631a      	str	r2, [r3, #48]	@ 0x30
 8009b98:	e005      	b.n	8009ba6 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8009b9a:	6978      	ldr	r0, [r7, #20]
 8009b9c:	f001 fe0c 	bl	800b7b8 <vPortFree>
 8009ba0:	e001      	b.n	8009ba6 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8009ba6:	69fb      	ldr	r3, [r7, #28]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d013      	beq.n	8009bd4 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009bac:	88fa      	ldrh	r2, [r7, #6]
 8009bae:	2300      	movs	r3, #0
 8009bb0:	9303      	str	r3, [sp, #12]
 8009bb2:	69fb      	ldr	r3, [r7, #28]
 8009bb4:	9302      	str	r3, [sp, #8]
 8009bb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bb8:	9301      	str	r3, [sp, #4]
 8009bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bbc:	9300      	str	r3, [sp, #0]
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	68b9      	ldr	r1, [r7, #8]
 8009bc2:	68f8      	ldr	r0, [r7, #12]
 8009bc4:	f000 f80e 	bl	8009be4 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8009bc8:	69f8      	ldr	r0, [r7, #28]
 8009bca:	f000 f89b 	bl	8009d04 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8009bce:	2301      	movs	r3, #1
 8009bd0:	61bb      	str	r3, [r7, #24]
 8009bd2:	e002      	b.n	8009bda <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8009bd8:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8009bda:	69bb      	ldr	r3, [r7, #24]
    }
 8009bdc:	4618      	mov	r0, r3
 8009bde:	3720      	adds	r7, #32
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}

08009be4 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b088      	sub	sp, #32
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	60f8      	str	r0, [r7, #12]
 8009bec:	60b9      	str	r1, [r7, #8]
 8009bee:	607a      	str	r2, [r7, #4]
 8009bf0:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	009b      	lsls	r3, r3, #2
 8009bfa:	461a      	mov	r2, r3
 8009bfc:	21a5      	movs	r1, #165	@ 0xa5
 8009bfe:	f002 faa1 	bl	800c144 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009c0c:	3b01      	subs	r3, #1
 8009c0e:	009b      	lsls	r3, r3, #2
 8009c10:	4413      	add	r3, r2
 8009c12:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009c14:	69bb      	ldr	r3, [r7, #24]
 8009c16:	f023 0307 	bic.w	r3, r3, #7
 8009c1a:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009c1c:	69bb      	ldr	r3, [r7, #24]
 8009c1e:	f003 0307 	and.w	r3, r3, #7
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d00b      	beq.n	8009c3e <prvInitialiseNewTask+0x5a>
        __asm volatile
 8009c26:	f04f 0320 	mov.w	r3, #32
 8009c2a:	f383 8811 	msr	BASEPRI, r3
 8009c2e:	f3bf 8f6f 	isb	sy
 8009c32:	f3bf 8f4f 	dsb	sy
 8009c36:	617b      	str	r3, [r7, #20]
    }
 8009c38:	bf00      	nop
 8009c3a:	bf00      	nop
 8009c3c:	e7fd      	b.n	8009c3a <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8009c3e:	68bb      	ldr	r3, [r7, #8]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d01e      	beq.n	8009c82 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009c44:	2300      	movs	r3, #0
 8009c46:	61fb      	str	r3, [r7, #28]
 8009c48:	e012      	b.n	8009c70 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009c4a:	68ba      	ldr	r2, [r7, #8]
 8009c4c:	69fb      	ldr	r3, [r7, #28]
 8009c4e:	4413      	add	r3, r2
 8009c50:	7819      	ldrb	r1, [r3, #0]
 8009c52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c54:	69fb      	ldr	r3, [r7, #28]
 8009c56:	4413      	add	r3, r2
 8009c58:	3334      	adds	r3, #52	@ 0x34
 8009c5a:	460a      	mov	r2, r1
 8009c5c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8009c5e:	68ba      	ldr	r2, [r7, #8]
 8009c60:	69fb      	ldr	r3, [r7, #28]
 8009c62:	4413      	add	r3, r2
 8009c64:	781b      	ldrb	r3, [r3, #0]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d006      	beq.n	8009c78 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009c6a:	69fb      	ldr	r3, [r7, #28]
 8009c6c:	3301      	adds	r3, #1
 8009c6e:	61fb      	str	r3, [r7, #28]
 8009c70:	69fb      	ldr	r3, [r7, #28]
 8009c72:	2b09      	cmp	r3, #9
 8009c74:	d9e9      	bls.n	8009c4a <prvInitialiseNewTask+0x66>
 8009c76:	e000      	b.n	8009c7a <prvInitialiseNewTask+0x96>
            {
                break;
 8009c78:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8009c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c84:	2b04      	cmp	r3, #4
 8009c86:	d90b      	bls.n	8009ca0 <prvInitialiseNewTask+0xbc>
        __asm volatile
 8009c88:	f04f 0320 	mov.w	r3, #32
 8009c8c:	f383 8811 	msr	BASEPRI, r3
 8009c90:	f3bf 8f6f 	isb	sy
 8009c94:	f3bf 8f4f 	dsb	sy
 8009c98:	613b      	str	r3, [r7, #16]
    }
 8009c9a:	bf00      	nop
 8009c9c:	bf00      	nop
 8009c9e:	e7fd      	b.n	8009c9c <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ca2:	2b04      	cmp	r3, #4
 8009ca4:	d901      	bls.n	8009caa <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009ca6:	2304      	movs	r3, #4
 8009ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8009caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009cae:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8009cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009cb4:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cb8:	3304      	adds	r3, #4
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f7ff f920 	bl	8008f00 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cc2:	3318      	adds	r3, #24
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f7ff f91b 	bl	8008f00 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ccc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cce:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cd2:	f1c3 0205 	rsb	r2, r3, #5
 8009cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cd8:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cde:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009ce0:	683a      	ldr	r2, [r7, #0]
 8009ce2:	68f9      	ldr	r1, [r7, #12]
 8009ce4:	69b8      	ldr	r0, [r7, #24]
 8009ce6:	f001 fa51 	bl	800b18c <pxPortInitialiseStack>
 8009cea:	4602      	mov	r2, r0
 8009cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cee:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8009cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d002      	beq.n	8009cfc <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cfa:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8009cfc:	bf00      	nop
 8009cfe:	3720      	adds	r7, #32
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b084      	sub	sp, #16
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8009d0c:	f001 fb6e 	bl	800b3ec <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8009d10:	4b3a      	ldr	r3, [pc, #232]	@ (8009dfc <prvAddNewTaskToReadyList+0xf8>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	3301      	adds	r3, #1
 8009d16:	4a39      	ldr	r2, [pc, #228]	@ (8009dfc <prvAddNewTaskToReadyList+0xf8>)
 8009d18:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8009d1a:	4b39      	ldr	r3, [pc, #228]	@ (8009e00 <prvAddNewTaskToReadyList+0xfc>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d109      	bne.n	8009d36 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8009d22:	4a37      	ldr	r2, [pc, #220]	@ (8009e00 <prvAddNewTaskToReadyList+0xfc>)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009d28:	4b34      	ldr	r3, [pc, #208]	@ (8009dfc <prvAddNewTaskToReadyList+0xf8>)
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	2b01      	cmp	r3, #1
 8009d2e:	d110      	bne.n	8009d52 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8009d30:	f000 fdc2 	bl	800a8b8 <prvInitialiseTaskLists>
 8009d34:	e00d      	b.n	8009d52 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8009d36:	4b33      	ldr	r3, [pc, #204]	@ (8009e04 <prvAddNewTaskToReadyList+0x100>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d109      	bne.n	8009d52 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009d3e:	4b30      	ldr	r3, [pc, #192]	@ (8009e00 <prvAddNewTaskToReadyList+0xfc>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d48:	429a      	cmp	r2, r3
 8009d4a:	d802      	bhi.n	8009d52 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8009d4c:	4a2c      	ldr	r2, [pc, #176]	@ (8009e00 <prvAddNewTaskToReadyList+0xfc>)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8009d52:	4b2d      	ldr	r3, [pc, #180]	@ (8009e08 <prvAddNewTaskToReadyList+0x104>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	3301      	adds	r3, #1
 8009d58:	4a2b      	ldr	r2, [pc, #172]	@ (8009e08 <prvAddNewTaskToReadyList+0x104>)
 8009d5a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009d5c:	4b2a      	ldr	r3, [pc, #168]	@ (8009e08 <prvAddNewTaskToReadyList+0x104>)
 8009d5e:	681a      	ldr	r2, [r3, #0]
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d68:	2201      	movs	r2, #1
 8009d6a:	409a      	lsls	r2, r3
 8009d6c:	4b27      	ldr	r3, [pc, #156]	@ (8009e0c <prvAddNewTaskToReadyList+0x108>)
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	4313      	orrs	r3, r2
 8009d72:	4a26      	ldr	r2, [pc, #152]	@ (8009e0c <prvAddNewTaskToReadyList+0x108>)
 8009d74:	6013      	str	r3, [r2, #0]
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d7a:	4925      	ldr	r1, [pc, #148]	@ (8009e10 <prvAddNewTaskToReadyList+0x10c>)
 8009d7c:	4613      	mov	r3, r2
 8009d7e:	009b      	lsls	r3, r3, #2
 8009d80:	4413      	add	r3, r2
 8009d82:	009b      	lsls	r3, r3, #2
 8009d84:	440b      	add	r3, r1
 8009d86:	3304      	adds	r3, #4
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	60fb      	str	r3, [r7, #12]
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	68fa      	ldr	r2, [r7, #12]
 8009d90:	609a      	str	r2, [r3, #8]
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	689a      	ldr	r2, [r3, #8]
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	60da      	str	r2, [r3, #12]
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	689b      	ldr	r3, [r3, #8]
 8009d9e:	687a      	ldr	r2, [r7, #4]
 8009da0:	3204      	adds	r2, #4
 8009da2:	605a      	str	r2, [r3, #4]
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	1d1a      	adds	r2, r3, #4
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	609a      	str	r2, [r3, #8]
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009db0:	4613      	mov	r3, r2
 8009db2:	009b      	lsls	r3, r3, #2
 8009db4:	4413      	add	r3, r2
 8009db6:	009b      	lsls	r3, r3, #2
 8009db8:	4a15      	ldr	r2, [pc, #84]	@ (8009e10 <prvAddNewTaskToReadyList+0x10c>)
 8009dba:	441a      	add	r2, r3
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	615a      	str	r2, [r3, #20]
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dc4:	4912      	ldr	r1, [pc, #72]	@ (8009e10 <prvAddNewTaskToReadyList+0x10c>)
 8009dc6:	4613      	mov	r3, r2
 8009dc8:	009b      	lsls	r3, r3, #2
 8009dca:	4413      	add	r3, r2
 8009dcc:	009b      	lsls	r3, r3, #2
 8009dce:	440b      	add	r3, r1
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	1c59      	adds	r1, r3, #1
 8009dd4:	480e      	ldr	r0, [pc, #56]	@ (8009e10 <prvAddNewTaskToReadyList+0x10c>)
 8009dd6:	4613      	mov	r3, r2
 8009dd8:	009b      	lsls	r3, r3, #2
 8009dda:	4413      	add	r3, r2
 8009ddc:	009b      	lsls	r3, r3, #2
 8009dde:	4403      	add	r3, r0
 8009de0:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8009de2:	f001 fb35 	bl	800b450 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8009de6:	4b07      	ldr	r3, [pc, #28]	@ (8009e04 <prvAddNewTaskToReadyList+0x100>)
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d001      	beq.n	8009df2 <prvAddNewTaskToReadyList+0xee>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009dee:	4b04      	ldr	r3, [pc, #16]	@ (8009e00 <prvAddNewTaskToReadyList+0xfc>)
 8009df0:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8009df2:	bf00      	nop
 8009df4:	3710      	adds	r7, #16
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd80      	pop	{r7, pc}
 8009dfa:	bf00      	nop
 8009dfc:	20000424 	.word	0x20000424
 8009e00:	2000034c 	.word	0x2000034c
 8009e04:	20000430 	.word	0x20000430
 8009e08:	20000440 	.word	0x20000440
 8009e0c:	2000042c 	.word	0x2000042c
 8009e10:	20000350 	.word	0x20000350

08009e14 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b08a      	sub	sp, #40	@ 0x28
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
 8009e1c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8009e1e:	2300      	movs	r3, #0
 8009e20:	627b      	str	r3, [r7, #36]	@ 0x24

        configASSERT( pxPreviousWakeTime );
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d10b      	bne.n	8009e40 <xTaskDelayUntil+0x2c>
        __asm volatile
 8009e28:	f04f 0320 	mov.w	r3, #32
 8009e2c:	f383 8811 	msr	BASEPRI, r3
 8009e30:	f3bf 8f6f 	isb	sy
 8009e34:	f3bf 8f4f 	dsb	sy
 8009e38:	617b      	str	r3, [r7, #20]
    }
 8009e3a:	bf00      	nop
 8009e3c:	bf00      	nop
 8009e3e:	e7fd      	b.n	8009e3c <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d10b      	bne.n	8009e5e <xTaskDelayUntil+0x4a>
        __asm volatile
 8009e46:	f04f 0320 	mov.w	r3, #32
 8009e4a:	f383 8811 	msr	BASEPRI, r3
 8009e4e:	f3bf 8f6f 	isb	sy
 8009e52:	f3bf 8f4f 	dsb	sy
 8009e56:	613b      	str	r3, [r7, #16]
    }
 8009e58:	bf00      	nop
 8009e5a:	bf00      	nop
 8009e5c:	e7fd      	b.n	8009e5a <xTaskDelayUntil+0x46>
        configASSERT( uxSchedulerSuspended == 0 );
 8009e5e:	4b2b      	ldr	r3, [pc, #172]	@ (8009f0c <xTaskDelayUntil+0xf8>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d00b      	beq.n	8009e7e <xTaskDelayUntil+0x6a>
        __asm volatile
 8009e66:	f04f 0320 	mov.w	r3, #32
 8009e6a:	f383 8811 	msr	BASEPRI, r3
 8009e6e:	f3bf 8f6f 	isb	sy
 8009e72:	f3bf 8f4f 	dsb	sy
 8009e76:	60fb      	str	r3, [r7, #12]
    }
 8009e78:	bf00      	nop
 8009e7a:	bf00      	nop
 8009e7c:	e7fd      	b.n	8009e7a <xTaskDelayUntil+0x66>

        vTaskSuspendAll();
 8009e7e:	f000 f8d3 	bl	800a028 <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8009e82:	4b23      	ldr	r3, [pc, #140]	@ (8009f10 <xTaskDelayUntil+0xfc>)
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	623b      	str	r3, [r7, #32]

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	683a      	ldr	r2, [r7, #0]
 8009e8e:	4413      	add	r3, r2
 8009e90:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	6a3a      	ldr	r2, [r7, #32]
 8009e98:	429a      	cmp	r2, r3
 8009e9a:	d20b      	bcs.n	8009eb4 <xTaskDelayUntil+0xa0>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	69fa      	ldr	r2, [r7, #28]
 8009ea2:	429a      	cmp	r2, r3
 8009ea4:	d211      	bcs.n	8009eca <xTaskDelayUntil+0xb6>
 8009ea6:	69fa      	ldr	r2, [r7, #28]
 8009ea8:	6a3b      	ldr	r3, [r7, #32]
 8009eaa:	429a      	cmp	r2, r3
 8009eac:	d90d      	bls.n	8009eca <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 8009eae:	2301      	movs	r3, #1
 8009eb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8009eb2:	e00a      	b.n	8009eca <xTaskDelayUntil+0xb6>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	69fa      	ldr	r2, [r7, #28]
 8009eba:	429a      	cmp	r2, r3
 8009ebc:	d303      	bcc.n	8009ec6 <xTaskDelayUntil+0xb2>
 8009ebe:	69fa      	ldr	r2, [r7, #28]
 8009ec0:	6a3b      	ldr	r3, [r7, #32]
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	d901      	bls.n	8009eca <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	627b      	str	r3, [r7, #36]	@ 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	69fa      	ldr	r2, [r7, #28]
 8009ece:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 8009ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d006      	beq.n	8009ee4 <xTaskDelayUntil+0xd0>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8009ed6:	69fa      	ldr	r2, [r7, #28]
 8009ed8:	6a3b      	ldr	r3, [r7, #32]
 8009eda:	1ad3      	subs	r3, r2, r3
 8009edc:	2100      	movs	r1, #0
 8009ede:	4618      	mov	r0, r3
 8009ee0:	f000 fe48 	bl	800ab74 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 8009ee4:	f000 f8ae 	bl	800a044 <xTaskResumeAll>
 8009ee8:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8009eea:	69bb      	ldr	r3, [r7, #24]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d107      	bne.n	8009f00 <xTaskDelayUntil+0xec>
        {
            portYIELD_WITHIN_API();
 8009ef0:	4b08      	ldr	r3, [pc, #32]	@ (8009f14 <xTaskDelayUntil+0x100>)
 8009ef2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ef6:	601a      	str	r2, [r3, #0]
 8009ef8:	f3bf 8f4f 	dsb	sy
 8009efc:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xShouldDelay;
 8009f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8009f02:	4618      	mov	r0, r3
 8009f04:	3728      	adds	r7, #40	@ 0x28
 8009f06:	46bd      	mov	sp, r7
 8009f08:	bd80      	pop	{r7, pc}
 8009f0a:	bf00      	nop
 8009f0c:	2000044c 	.word	0x2000044c
 8009f10:	20000428 	.word	0x20000428
 8009f14:	e000ed04 	.word	0xe000ed04

08009f18 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b084      	sub	sp, #16
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8009f20:	2300      	movs	r3, #0
 8009f22:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d018      	beq.n	8009f5c <vTaskDelay+0x44>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8009f2a:	4b14      	ldr	r3, [pc, #80]	@ (8009f7c <vTaskDelay+0x64>)
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d00b      	beq.n	8009f4a <vTaskDelay+0x32>
        __asm volatile
 8009f32:	f04f 0320 	mov.w	r3, #32
 8009f36:	f383 8811 	msr	BASEPRI, r3
 8009f3a:	f3bf 8f6f 	isb	sy
 8009f3e:	f3bf 8f4f 	dsb	sy
 8009f42:	60bb      	str	r3, [r7, #8]
    }
 8009f44:	bf00      	nop
 8009f46:	bf00      	nop
 8009f48:	e7fd      	b.n	8009f46 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8009f4a:	f000 f86d 	bl	800a028 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009f4e:	2100      	movs	r1, #0
 8009f50:	6878      	ldr	r0, [r7, #4]
 8009f52:	f000 fe0f 	bl	800ab74 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8009f56:	f000 f875 	bl	800a044 <xTaskResumeAll>
 8009f5a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d107      	bne.n	8009f72 <vTaskDelay+0x5a>
        {
            portYIELD_WITHIN_API();
 8009f62:	4b07      	ldr	r3, [pc, #28]	@ (8009f80 <vTaskDelay+0x68>)
 8009f64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f68:	601a      	str	r2, [r3, #0]
 8009f6a:	f3bf 8f4f 	dsb	sy
 8009f6e:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8009f72:	bf00      	nop
 8009f74:	3710      	adds	r7, #16
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}
 8009f7a:	bf00      	nop
 8009f7c:	2000044c 	.word	0x2000044c
 8009f80:	e000ed04 	.word	0xe000ed04

08009f84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	b086      	sub	sp, #24
 8009f88:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8009f8a:	4b20      	ldr	r3, [pc, #128]	@ (800a00c <vTaskStartScheduler+0x88>)
 8009f8c:	9301      	str	r3, [sp, #4]
 8009f8e:	2300      	movs	r3, #0
 8009f90:	9300      	str	r3, [sp, #0]
 8009f92:	2300      	movs	r3, #0
 8009f94:	22c8      	movs	r2, #200	@ 0xc8
 8009f96:	491e      	ldr	r1, [pc, #120]	@ (800a010 <vTaskStartScheduler+0x8c>)
 8009f98:	481e      	ldr	r0, [pc, #120]	@ (800a014 <vTaskStartScheduler+0x90>)
 8009f9a:	f7ff fddd 	bl	8009b58 <xTaskCreate>
 8009f9e:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	2b01      	cmp	r3, #1
 8009fa4:	d102      	bne.n	8009fac <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 8009fa6:	f000 fe65 	bl	800ac74 <xTimerCreateTimerTask>
 8009faa:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	2b01      	cmp	r3, #1
 8009fb0:	d116      	bne.n	8009fe0 <vTaskStartScheduler+0x5c>
        __asm volatile
 8009fb2:	f04f 0320 	mov.w	r3, #32
 8009fb6:	f383 8811 	msr	BASEPRI, r3
 8009fba:	f3bf 8f6f 	isb	sy
 8009fbe:	f3bf 8f4f 	dsb	sy
 8009fc2:	60bb      	str	r3, [r7, #8]
    }
 8009fc4:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8009fc6:	4b14      	ldr	r3, [pc, #80]	@ (800a018 <vTaskStartScheduler+0x94>)
 8009fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8009fcc:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8009fce:	4b13      	ldr	r3, [pc, #76]	@ (800a01c <vTaskStartScheduler+0x98>)
 8009fd0:	2201      	movs	r2, #1
 8009fd2:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009fd4:	4b12      	ldr	r3, [pc, #72]	@ (800a020 <vTaskStartScheduler+0x9c>)
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8009fda:	f001 f963 	bl	800b2a4 <xPortStartScheduler>
 8009fde:	e00f      	b.n	800a000 <vTaskStartScheduler+0x7c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fe6:	d10b      	bne.n	800a000 <vTaskStartScheduler+0x7c>
        __asm volatile
 8009fe8:	f04f 0320 	mov.w	r3, #32
 8009fec:	f383 8811 	msr	BASEPRI, r3
 8009ff0:	f3bf 8f6f 	isb	sy
 8009ff4:	f3bf 8f4f 	dsb	sy
 8009ff8:	607b      	str	r3, [r7, #4]
    }
 8009ffa:	bf00      	nop
 8009ffc:	bf00      	nop
 8009ffe:	e7fd      	b.n	8009ffc <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800a000:	4b08      	ldr	r3, [pc, #32]	@ (800a024 <vTaskStartScheduler+0xa0>)
 800a002:	681b      	ldr	r3, [r3, #0]
}
 800a004:	bf00      	nop
 800a006:	3710      	adds	r7, #16
 800a008:	46bd      	mov	sp, r7
 800a00a:	bd80      	pop	{r7, pc}
 800a00c:	20000448 	.word	0x20000448
 800a010:	0800c2b8 	.word	0x0800c2b8
 800a014:	0800a895 	.word	0x0800a895
 800a018:	20000444 	.word	0x20000444
 800a01c:	20000430 	.word	0x20000430
 800a020:	20000428 	.word	0x20000428
 800a024:	0800c378 	.word	0x0800c378

0800a028 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a028:	b480      	push	{r7}
 800a02a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800a02c:	4b04      	ldr	r3, [pc, #16]	@ (800a040 <vTaskSuspendAll+0x18>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	3301      	adds	r3, #1
 800a032:	4a03      	ldr	r2, [pc, #12]	@ (800a040 <vTaskSuspendAll+0x18>)
 800a034:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800a036:	bf00      	nop
 800a038:	46bd      	mov	sp, r7
 800a03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03e:	4770      	bx	lr
 800a040:	2000044c 	.word	0x2000044c

0800a044 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b088      	sub	sp, #32
 800a048:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800a04a:	2300      	movs	r3, #0
 800a04c:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800a04e:	2300      	movs	r3, #0
 800a050:	617b      	str	r3, [r7, #20]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800a052:	4b6b      	ldr	r3, [pc, #428]	@ (800a200 <xTaskResumeAll+0x1bc>)
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d10b      	bne.n	800a072 <xTaskResumeAll+0x2e>
        __asm volatile
 800a05a:	f04f 0320 	mov.w	r3, #32
 800a05e:	f383 8811 	msr	BASEPRI, r3
 800a062:	f3bf 8f6f 	isb	sy
 800a066:	f3bf 8f4f 	dsb	sy
 800a06a:	607b      	str	r3, [r7, #4]
    }
 800a06c:	bf00      	nop
 800a06e:	bf00      	nop
 800a070:	e7fd      	b.n	800a06e <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800a072:	f001 f9bb 	bl	800b3ec <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800a076:	4b62      	ldr	r3, [pc, #392]	@ (800a200 <xTaskResumeAll+0x1bc>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	3b01      	subs	r3, #1
 800a07c:	4a60      	ldr	r2, [pc, #384]	@ (800a200 <xTaskResumeAll+0x1bc>)
 800a07e:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a080:	4b5f      	ldr	r3, [pc, #380]	@ (800a200 <xTaskResumeAll+0x1bc>)
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	2b00      	cmp	r3, #0
 800a086:	f040 80b4 	bne.w	800a1f2 <xTaskResumeAll+0x1ae>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a08a:	4b5e      	ldr	r3, [pc, #376]	@ (800a204 <xTaskResumeAll+0x1c0>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	f000 80af 	beq.w	800a1f2 <xTaskResumeAll+0x1ae>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a094:	e08a      	b.n	800a1ac <xTaskResumeAll+0x168>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a096:	4b5c      	ldr	r3, [pc, #368]	@ (800a208 <xTaskResumeAll+0x1c4>)
 800a098:	68db      	ldr	r3, [r3, #12]
 800a09a:	68db      	ldr	r3, [r3, #12]
 800a09c:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800a09e:	69fb      	ldr	r3, [r7, #28]
 800a0a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0a2:	613b      	str	r3, [r7, #16]
 800a0a4:	69fb      	ldr	r3, [r7, #28]
 800a0a6:	69db      	ldr	r3, [r3, #28]
 800a0a8:	69fa      	ldr	r2, [r7, #28]
 800a0aa:	6a12      	ldr	r2, [r2, #32]
 800a0ac:	609a      	str	r2, [r3, #8]
 800a0ae:	69fb      	ldr	r3, [r7, #28]
 800a0b0:	6a1b      	ldr	r3, [r3, #32]
 800a0b2:	69fa      	ldr	r2, [r7, #28]
 800a0b4:	69d2      	ldr	r2, [r2, #28]
 800a0b6:	605a      	str	r2, [r3, #4]
 800a0b8:	693b      	ldr	r3, [r7, #16]
 800a0ba:	685a      	ldr	r2, [r3, #4]
 800a0bc:	69fb      	ldr	r3, [r7, #28]
 800a0be:	3318      	adds	r3, #24
 800a0c0:	429a      	cmp	r2, r3
 800a0c2:	d103      	bne.n	800a0cc <xTaskResumeAll+0x88>
 800a0c4:	69fb      	ldr	r3, [r7, #28]
 800a0c6:	6a1a      	ldr	r2, [r3, #32]
 800a0c8:	693b      	ldr	r3, [r7, #16]
 800a0ca:	605a      	str	r2, [r3, #4]
 800a0cc:	69fb      	ldr	r3, [r7, #28]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	629a      	str	r2, [r3, #40]	@ 0x28
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	1e5a      	subs	r2, r3, #1
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800a0dc:	69fb      	ldr	r3, [r7, #28]
 800a0de:	695b      	ldr	r3, [r3, #20]
 800a0e0:	60fb      	str	r3, [r7, #12]
 800a0e2:	69fb      	ldr	r3, [r7, #28]
 800a0e4:	689b      	ldr	r3, [r3, #8]
 800a0e6:	69fa      	ldr	r2, [r7, #28]
 800a0e8:	68d2      	ldr	r2, [r2, #12]
 800a0ea:	609a      	str	r2, [r3, #8]
 800a0ec:	69fb      	ldr	r3, [r7, #28]
 800a0ee:	68db      	ldr	r3, [r3, #12]
 800a0f0:	69fa      	ldr	r2, [r7, #28]
 800a0f2:	6892      	ldr	r2, [r2, #8]
 800a0f4:	605a      	str	r2, [r3, #4]
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	685a      	ldr	r2, [r3, #4]
 800a0fa:	69fb      	ldr	r3, [r7, #28]
 800a0fc:	3304      	adds	r3, #4
 800a0fe:	429a      	cmp	r2, r3
 800a100:	d103      	bne.n	800a10a <xTaskResumeAll+0xc6>
 800a102:	69fb      	ldr	r3, [r7, #28]
 800a104:	68da      	ldr	r2, [r3, #12]
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	605a      	str	r2, [r3, #4]
 800a10a:	69fb      	ldr	r3, [r7, #28]
 800a10c:	2200      	movs	r2, #0
 800a10e:	615a      	str	r2, [r3, #20]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	1e5a      	subs	r2, r3, #1
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800a11a:	69fb      	ldr	r3, [r7, #28]
 800a11c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a11e:	2201      	movs	r2, #1
 800a120:	409a      	lsls	r2, r3
 800a122:	4b3a      	ldr	r3, [pc, #232]	@ (800a20c <xTaskResumeAll+0x1c8>)
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	4313      	orrs	r3, r2
 800a128:	4a38      	ldr	r2, [pc, #224]	@ (800a20c <xTaskResumeAll+0x1c8>)
 800a12a:	6013      	str	r3, [r2, #0]
 800a12c:	69fb      	ldr	r3, [r7, #28]
 800a12e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a130:	4937      	ldr	r1, [pc, #220]	@ (800a210 <xTaskResumeAll+0x1cc>)
 800a132:	4613      	mov	r3, r2
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	4413      	add	r3, r2
 800a138:	009b      	lsls	r3, r3, #2
 800a13a:	440b      	add	r3, r1
 800a13c:	3304      	adds	r3, #4
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	60bb      	str	r3, [r7, #8]
 800a142:	69fb      	ldr	r3, [r7, #28]
 800a144:	68ba      	ldr	r2, [r7, #8]
 800a146:	609a      	str	r2, [r3, #8]
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	689a      	ldr	r2, [r3, #8]
 800a14c:	69fb      	ldr	r3, [r7, #28]
 800a14e:	60da      	str	r2, [r3, #12]
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	689b      	ldr	r3, [r3, #8]
 800a154:	69fa      	ldr	r2, [r7, #28]
 800a156:	3204      	adds	r2, #4
 800a158:	605a      	str	r2, [r3, #4]
 800a15a:	69fb      	ldr	r3, [r7, #28]
 800a15c:	1d1a      	adds	r2, r3, #4
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	609a      	str	r2, [r3, #8]
 800a162:	69fb      	ldr	r3, [r7, #28]
 800a164:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a166:	4613      	mov	r3, r2
 800a168:	009b      	lsls	r3, r3, #2
 800a16a:	4413      	add	r3, r2
 800a16c:	009b      	lsls	r3, r3, #2
 800a16e:	4a28      	ldr	r2, [pc, #160]	@ (800a210 <xTaskResumeAll+0x1cc>)
 800a170:	441a      	add	r2, r3
 800a172:	69fb      	ldr	r3, [r7, #28]
 800a174:	615a      	str	r2, [r3, #20]
 800a176:	69fb      	ldr	r3, [r7, #28]
 800a178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a17a:	4925      	ldr	r1, [pc, #148]	@ (800a210 <xTaskResumeAll+0x1cc>)
 800a17c:	4613      	mov	r3, r2
 800a17e:	009b      	lsls	r3, r3, #2
 800a180:	4413      	add	r3, r2
 800a182:	009b      	lsls	r3, r3, #2
 800a184:	440b      	add	r3, r1
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	1c59      	adds	r1, r3, #1
 800a18a:	4821      	ldr	r0, [pc, #132]	@ (800a210 <xTaskResumeAll+0x1cc>)
 800a18c:	4613      	mov	r3, r2
 800a18e:	009b      	lsls	r3, r3, #2
 800a190:	4413      	add	r3, r2
 800a192:	009b      	lsls	r3, r3, #2
 800a194:	4403      	add	r3, r0
 800a196:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a198:	69fb      	ldr	r3, [r7, #28]
 800a19a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a19c:	4b1d      	ldr	r3, [pc, #116]	@ (800a214 <xTaskResumeAll+0x1d0>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1a2:	429a      	cmp	r2, r3
 800a1a4:	d302      	bcc.n	800a1ac <xTaskResumeAll+0x168>
                    {
                        xYieldPending = pdTRUE;
 800a1a6:	4b1c      	ldr	r3, [pc, #112]	@ (800a218 <xTaskResumeAll+0x1d4>)
 800a1a8:	2201      	movs	r2, #1
 800a1aa:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a1ac:	4b16      	ldr	r3, [pc, #88]	@ (800a208 <xTaskResumeAll+0x1c4>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	f47f af70 	bne.w	800a096 <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800a1b6:	69fb      	ldr	r3, [r7, #28]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d001      	beq.n	800a1c0 <xTaskResumeAll+0x17c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800a1bc:	f000 fbfa 	bl	800a9b4 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a1c0:	4b16      	ldr	r3, [pc, #88]	@ (800a21c <xTaskResumeAll+0x1d8>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	61bb      	str	r3, [r7, #24]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800a1c6:	69bb      	ldr	r3, [r7, #24]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d010      	beq.n	800a1ee <xTaskResumeAll+0x1aa>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800a1cc:	f000 f844 	bl	800a258 <xTaskIncrementTick>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d002      	beq.n	800a1dc <xTaskResumeAll+0x198>
                            {
                                xYieldPending = pdTRUE;
 800a1d6:	4b10      	ldr	r3, [pc, #64]	@ (800a218 <xTaskResumeAll+0x1d4>)
 800a1d8:	2201      	movs	r2, #1
 800a1da:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800a1dc:	69bb      	ldr	r3, [r7, #24]
 800a1de:	3b01      	subs	r3, #1
 800a1e0:	61bb      	str	r3, [r7, #24]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800a1e2:	69bb      	ldr	r3, [r7, #24]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d1f1      	bne.n	800a1cc <xTaskResumeAll+0x188>

                        xPendedTicks = 0;
 800a1e8:	4b0c      	ldr	r3, [pc, #48]	@ (800a21c <xTaskResumeAll+0x1d8>)
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800a1ee:	4b0a      	ldr	r3, [pc, #40]	@ (800a218 <xTaskResumeAll+0x1d4>)
 800a1f0:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800a1f2:	f001 f92d 	bl	800b450 <vPortExitCritical>

    return xAlreadyYielded;
 800a1f6:	697b      	ldr	r3, [r7, #20]
}
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	3720      	adds	r7, #32
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	bd80      	pop	{r7, pc}
 800a200:	2000044c 	.word	0x2000044c
 800a204:	20000424 	.word	0x20000424
 800a208:	200003e4 	.word	0x200003e4
 800a20c:	2000042c 	.word	0x2000042c
 800a210:	20000350 	.word	0x20000350
 800a214:	2000034c 	.word	0x2000034c
 800a218:	20000438 	.word	0x20000438
 800a21c:	20000434 	.word	0x20000434

0800a220 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a220:	b480      	push	{r7}
 800a222:	b083      	sub	sp, #12
 800a224:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800a226:	4b05      	ldr	r3, [pc, #20]	@ (800a23c <xTaskGetTickCount+0x1c>)
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 800a22c:	687b      	ldr	r3, [r7, #4]
}
 800a22e:	4618      	mov	r0, r3
 800a230:	370c      	adds	r7, #12
 800a232:	46bd      	mov	sp, r7
 800a234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a238:	4770      	bx	lr
 800a23a:	bf00      	nop
 800a23c:	20000428 	.word	0x20000428

0800a240 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 800a240:	b480      	push	{r7}
 800a242:	af00      	add	r7, sp, #0
    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    return uxCurrentNumberOfTasks;
 800a244:	4b03      	ldr	r3, [pc, #12]	@ (800a254 <uxTaskGetNumberOfTasks+0x14>)
 800a246:	681b      	ldr	r3, [r3, #0]
}
 800a248:	4618      	mov	r0, r3
 800a24a:	46bd      	mov	sp, r7
 800a24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a250:	4770      	bx	lr
 800a252:	bf00      	nop
 800a254:	20000424 	.word	0x20000424

0800a258 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b08a      	sub	sp, #40	@ 0x28
 800a25c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800a25e:	2300      	movs	r3, #0
 800a260:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a262:	4b6e      	ldr	r3, [pc, #440]	@ (800a41c <xTaskIncrementTick+0x1c4>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	2b00      	cmp	r3, #0
 800a268:	f040 80ce 	bne.w	800a408 <xTaskIncrementTick+0x1b0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a26c:	4b6c      	ldr	r3, [pc, #432]	@ (800a420 <xTaskIncrementTick+0x1c8>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	3301      	adds	r3, #1
 800a272:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800a274:	4a6a      	ldr	r2, [pc, #424]	@ (800a420 <xTaskIncrementTick+0x1c8>)
 800a276:	6a3b      	ldr	r3, [r7, #32]
 800a278:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a27a:	6a3b      	ldr	r3, [r7, #32]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d121      	bne.n	800a2c4 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 800a280:	4b68      	ldr	r3, [pc, #416]	@ (800a424 <xTaskIncrementTick+0x1cc>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d00b      	beq.n	800a2a2 <xTaskIncrementTick+0x4a>
        __asm volatile
 800a28a:	f04f 0320 	mov.w	r3, #32
 800a28e:	f383 8811 	msr	BASEPRI, r3
 800a292:	f3bf 8f6f 	isb	sy
 800a296:	f3bf 8f4f 	dsb	sy
 800a29a:	607b      	str	r3, [r7, #4]
    }
 800a29c:	bf00      	nop
 800a29e:	bf00      	nop
 800a2a0:	e7fd      	b.n	800a29e <xTaskIncrementTick+0x46>
 800a2a2:	4b60      	ldr	r3, [pc, #384]	@ (800a424 <xTaskIncrementTick+0x1cc>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	61fb      	str	r3, [r7, #28]
 800a2a8:	4b5f      	ldr	r3, [pc, #380]	@ (800a428 <xTaskIncrementTick+0x1d0>)
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	4a5d      	ldr	r2, [pc, #372]	@ (800a424 <xTaskIncrementTick+0x1cc>)
 800a2ae:	6013      	str	r3, [r2, #0]
 800a2b0:	4a5d      	ldr	r2, [pc, #372]	@ (800a428 <xTaskIncrementTick+0x1d0>)
 800a2b2:	69fb      	ldr	r3, [r7, #28]
 800a2b4:	6013      	str	r3, [r2, #0]
 800a2b6:	4b5d      	ldr	r3, [pc, #372]	@ (800a42c <xTaskIncrementTick+0x1d4>)
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	3301      	adds	r3, #1
 800a2bc:	4a5b      	ldr	r2, [pc, #364]	@ (800a42c <xTaskIncrementTick+0x1d4>)
 800a2be:	6013      	str	r3, [r2, #0]
 800a2c0:	f000 fb78 	bl	800a9b4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800a2c4:	4b5a      	ldr	r3, [pc, #360]	@ (800a430 <xTaskIncrementTick+0x1d8>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	6a3a      	ldr	r2, [r7, #32]
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	f0c0 80a1 	bcc.w	800a412 <xTaskIncrementTick+0x1ba>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a2d0:	4b54      	ldr	r3, [pc, #336]	@ (800a424 <xTaskIncrementTick+0x1cc>)
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d104      	bne.n	800a2e4 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a2da:	4b55      	ldr	r3, [pc, #340]	@ (800a430 <xTaskIncrementTick+0x1d8>)
 800a2dc:	f04f 32ff 	mov.w	r2, #4294967295
 800a2e0:	601a      	str	r2, [r3, #0]
                    break;
 800a2e2:	e096      	b.n	800a412 <xTaskIncrementTick+0x1ba>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2e4:	4b4f      	ldr	r3, [pc, #316]	@ (800a424 <xTaskIncrementTick+0x1cc>)
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	68db      	ldr	r3, [r3, #12]
 800a2ea:	68db      	ldr	r3, [r3, #12]
 800a2ec:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a2ee:	69bb      	ldr	r3, [r7, #24]
 800a2f0:	685b      	ldr	r3, [r3, #4]
 800a2f2:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800a2f4:	6a3a      	ldr	r2, [r7, #32]
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	429a      	cmp	r2, r3
 800a2fa:	d203      	bcs.n	800a304 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800a2fc:	4a4c      	ldr	r2, [pc, #304]	@ (800a430 <xTaskIncrementTick+0x1d8>)
 800a2fe:	697b      	ldr	r3, [r7, #20]
 800a300:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800a302:	e086      	b.n	800a412 <xTaskIncrementTick+0x1ba>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800a304:	69bb      	ldr	r3, [r7, #24]
 800a306:	695b      	ldr	r3, [r3, #20]
 800a308:	613b      	str	r3, [r7, #16]
 800a30a:	69bb      	ldr	r3, [r7, #24]
 800a30c:	689b      	ldr	r3, [r3, #8]
 800a30e:	69ba      	ldr	r2, [r7, #24]
 800a310:	68d2      	ldr	r2, [r2, #12]
 800a312:	609a      	str	r2, [r3, #8]
 800a314:	69bb      	ldr	r3, [r7, #24]
 800a316:	68db      	ldr	r3, [r3, #12]
 800a318:	69ba      	ldr	r2, [r7, #24]
 800a31a:	6892      	ldr	r2, [r2, #8]
 800a31c:	605a      	str	r2, [r3, #4]
 800a31e:	693b      	ldr	r3, [r7, #16]
 800a320:	685a      	ldr	r2, [r3, #4]
 800a322:	69bb      	ldr	r3, [r7, #24]
 800a324:	3304      	adds	r3, #4
 800a326:	429a      	cmp	r2, r3
 800a328:	d103      	bne.n	800a332 <xTaskIncrementTick+0xda>
 800a32a:	69bb      	ldr	r3, [r7, #24]
 800a32c:	68da      	ldr	r2, [r3, #12]
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	605a      	str	r2, [r3, #4]
 800a332:	69bb      	ldr	r3, [r7, #24]
 800a334:	2200      	movs	r2, #0
 800a336:	615a      	str	r2, [r3, #20]
 800a338:	693b      	ldr	r3, [r7, #16]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	1e5a      	subs	r2, r3, #1
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a342:	69bb      	ldr	r3, [r7, #24]
 800a344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a346:	2b00      	cmp	r3, #0
 800a348:	d01e      	beq.n	800a388 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800a34a:	69bb      	ldr	r3, [r7, #24]
 800a34c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a34e:	60fb      	str	r3, [r7, #12]
 800a350:	69bb      	ldr	r3, [r7, #24]
 800a352:	69db      	ldr	r3, [r3, #28]
 800a354:	69ba      	ldr	r2, [r7, #24]
 800a356:	6a12      	ldr	r2, [r2, #32]
 800a358:	609a      	str	r2, [r3, #8]
 800a35a:	69bb      	ldr	r3, [r7, #24]
 800a35c:	6a1b      	ldr	r3, [r3, #32]
 800a35e:	69ba      	ldr	r2, [r7, #24]
 800a360:	69d2      	ldr	r2, [r2, #28]
 800a362:	605a      	str	r2, [r3, #4]
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	685a      	ldr	r2, [r3, #4]
 800a368:	69bb      	ldr	r3, [r7, #24]
 800a36a:	3318      	adds	r3, #24
 800a36c:	429a      	cmp	r2, r3
 800a36e:	d103      	bne.n	800a378 <xTaskIncrementTick+0x120>
 800a370:	69bb      	ldr	r3, [r7, #24]
 800a372:	6a1a      	ldr	r2, [r3, #32]
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	605a      	str	r2, [r3, #4]
 800a378:	69bb      	ldr	r3, [r7, #24]
 800a37a:	2200      	movs	r2, #0
 800a37c:	629a      	str	r2, [r3, #40]	@ 0x28
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	1e5a      	subs	r2, r3, #1
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800a388:	69bb      	ldr	r3, [r7, #24]
 800a38a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a38c:	2201      	movs	r2, #1
 800a38e:	409a      	lsls	r2, r3
 800a390:	4b28      	ldr	r3, [pc, #160]	@ (800a434 <xTaskIncrementTick+0x1dc>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	4313      	orrs	r3, r2
 800a396:	4a27      	ldr	r2, [pc, #156]	@ (800a434 <xTaskIncrementTick+0x1dc>)
 800a398:	6013      	str	r3, [r2, #0]
 800a39a:	69bb      	ldr	r3, [r7, #24]
 800a39c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a39e:	4926      	ldr	r1, [pc, #152]	@ (800a438 <xTaskIncrementTick+0x1e0>)
 800a3a0:	4613      	mov	r3, r2
 800a3a2:	009b      	lsls	r3, r3, #2
 800a3a4:	4413      	add	r3, r2
 800a3a6:	009b      	lsls	r3, r3, #2
 800a3a8:	440b      	add	r3, r1
 800a3aa:	3304      	adds	r3, #4
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	60bb      	str	r3, [r7, #8]
 800a3b0:	69bb      	ldr	r3, [r7, #24]
 800a3b2:	68ba      	ldr	r2, [r7, #8]
 800a3b4:	609a      	str	r2, [r3, #8]
 800a3b6:	68bb      	ldr	r3, [r7, #8]
 800a3b8:	689a      	ldr	r2, [r3, #8]
 800a3ba:	69bb      	ldr	r3, [r7, #24]
 800a3bc:	60da      	str	r2, [r3, #12]
 800a3be:	68bb      	ldr	r3, [r7, #8]
 800a3c0:	689b      	ldr	r3, [r3, #8]
 800a3c2:	69ba      	ldr	r2, [r7, #24]
 800a3c4:	3204      	adds	r2, #4
 800a3c6:	605a      	str	r2, [r3, #4]
 800a3c8:	69bb      	ldr	r3, [r7, #24]
 800a3ca:	1d1a      	adds	r2, r3, #4
 800a3cc:	68bb      	ldr	r3, [r7, #8]
 800a3ce:	609a      	str	r2, [r3, #8]
 800a3d0:	69bb      	ldr	r3, [r7, #24]
 800a3d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3d4:	4613      	mov	r3, r2
 800a3d6:	009b      	lsls	r3, r3, #2
 800a3d8:	4413      	add	r3, r2
 800a3da:	009b      	lsls	r3, r3, #2
 800a3dc:	4a16      	ldr	r2, [pc, #88]	@ (800a438 <xTaskIncrementTick+0x1e0>)
 800a3de:	441a      	add	r2, r3
 800a3e0:	69bb      	ldr	r3, [r7, #24]
 800a3e2:	615a      	str	r2, [r3, #20]
 800a3e4:	69bb      	ldr	r3, [r7, #24]
 800a3e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3e8:	4913      	ldr	r1, [pc, #76]	@ (800a438 <xTaskIncrementTick+0x1e0>)
 800a3ea:	4613      	mov	r3, r2
 800a3ec:	009b      	lsls	r3, r3, #2
 800a3ee:	4413      	add	r3, r2
 800a3f0:	009b      	lsls	r3, r3, #2
 800a3f2:	440b      	add	r3, r1
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	1c59      	adds	r1, r3, #1
 800a3f8:	480f      	ldr	r0, [pc, #60]	@ (800a438 <xTaskIncrementTick+0x1e0>)
 800a3fa:	4613      	mov	r3, r2
 800a3fc:	009b      	lsls	r3, r3, #2
 800a3fe:	4413      	add	r3, r2
 800a400:	009b      	lsls	r3, r3, #2
 800a402:	4403      	add	r3, r0
 800a404:	6019      	str	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a406:	e763      	b.n	800a2d0 <xTaskIncrementTick+0x78>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800a408:	4b0c      	ldr	r3, [pc, #48]	@ (800a43c <xTaskIncrementTick+0x1e4>)
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	3301      	adds	r3, #1
 800a40e:	4a0b      	ldr	r2, [pc, #44]	@ (800a43c <xTaskIncrementTick+0x1e4>)
 800a410:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 800a412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a414:	4618      	mov	r0, r3
 800a416:	3728      	adds	r7, #40	@ 0x28
 800a418:	46bd      	mov	sp, r7
 800a41a:	bd80      	pop	{r7, pc}
 800a41c:	2000044c 	.word	0x2000044c
 800a420:	20000428 	.word	0x20000428
 800a424:	200003dc 	.word	0x200003dc
 800a428:	200003e0 	.word	0x200003e0
 800a42c:	2000043c 	.word	0x2000043c
 800a430:	20000444 	.word	0x20000444
 800a434:	2000042c 	.word	0x2000042c
 800a438:	20000350 	.word	0x20000350
 800a43c:	20000434 	.word	0x20000434

0800a440 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a440:	b480      	push	{r7}
 800a442:	b087      	sub	sp, #28
 800a444:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a446:	4b27      	ldr	r3, [pc, #156]	@ (800a4e4 <vTaskSwitchContext+0xa4>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d003      	beq.n	800a456 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800a44e:	4b26      	ldr	r3, [pc, #152]	@ (800a4e8 <vTaskSwitchContext+0xa8>)
 800a450:	2201      	movs	r2, #1
 800a452:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 800a454:	e040      	b.n	800a4d8 <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 800a456:	4b24      	ldr	r3, [pc, #144]	@ (800a4e8 <vTaskSwitchContext+0xa8>)
 800a458:	2200      	movs	r2, #0
 800a45a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a45c:	4b23      	ldr	r3, [pc, #140]	@ (800a4ec <vTaskSwitchContext+0xac>)
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	fab3 f383 	clz	r3, r3
 800a468:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800a46a:	7afb      	ldrb	r3, [r7, #11]
 800a46c:	f1c3 031f 	rsb	r3, r3, #31
 800a470:	617b      	str	r3, [r7, #20]
 800a472:	491f      	ldr	r1, [pc, #124]	@ (800a4f0 <vTaskSwitchContext+0xb0>)
 800a474:	697a      	ldr	r2, [r7, #20]
 800a476:	4613      	mov	r3, r2
 800a478:	009b      	lsls	r3, r3, #2
 800a47a:	4413      	add	r3, r2
 800a47c:	009b      	lsls	r3, r3, #2
 800a47e:	440b      	add	r3, r1
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d10b      	bne.n	800a49e <vTaskSwitchContext+0x5e>
        __asm volatile
 800a486:	f04f 0320 	mov.w	r3, #32
 800a48a:	f383 8811 	msr	BASEPRI, r3
 800a48e:	f3bf 8f6f 	isb	sy
 800a492:	f3bf 8f4f 	dsb	sy
 800a496:	607b      	str	r3, [r7, #4]
    }
 800a498:	bf00      	nop
 800a49a:	bf00      	nop
 800a49c:	e7fd      	b.n	800a49a <vTaskSwitchContext+0x5a>
 800a49e:	697a      	ldr	r2, [r7, #20]
 800a4a0:	4613      	mov	r3, r2
 800a4a2:	009b      	lsls	r3, r3, #2
 800a4a4:	4413      	add	r3, r2
 800a4a6:	009b      	lsls	r3, r3, #2
 800a4a8:	4a11      	ldr	r2, [pc, #68]	@ (800a4f0 <vTaskSwitchContext+0xb0>)
 800a4aa:	4413      	add	r3, r2
 800a4ac:	613b      	str	r3, [r7, #16]
 800a4ae:	693b      	ldr	r3, [r7, #16]
 800a4b0:	685b      	ldr	r3, [r3, #4]
 800a4b2:	685a      	ldr	r2, [r3, #4]
 800a4b4:	693b      	ldr	r3, [r7, #16]
 800a4b6:	605a      	str	r2, [r3, #4]
 800a4b8:	693b      	ldr	r3, [r7, #16]
 800a4ba:	685a      	ldr	r2, [r3, #4]
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	3308      	adds	r3, #8
 800a4c0:	429a      	cmp	r2, r3
 800a4c2:	d104      	bne.n	800a4ce <vTaskSwitchContext+0x8e>
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	685b      	ldr	r3, [r3, #4]
 800a4c8:	685a      	ldr	r2, [r3, #4]
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	605a      	str	r2, [r3, #4]
 800a4ce:	693b      	ldr	r3, [r7, #16]
 800a4d0:	685b      	ldr	r3, [r3, #4]
 800a4d2:	68db      	ldr	r3, [r3, #12]
 800a4d4:	4a07      	ldr	r2, [pc, #28]	@ (800a4f4 <vTaskSwitchContext+0xb4>)
 800a4d6:	6013      	str	r3, [r2, #0]
}
 800a4d8:	bf00      	nop
 800a4da:	371c      	adds	r7, #28
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e2:	4770      	bx	lr
 800a4e4:	2000044c 	.word	0x2000044c
 800a4e8:	20000438 	.word	0x20000438
 800a4ec:	2000042c 	.word	0x2000042c
 800a4f0:	20000350 	.word	0x20000350
 800a4f4:	2000034c 	.word	0x2000034c

0800a4f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b084      	sub	sp, #16
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
 800a500:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d10b      	bne.n	800a520 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 800a508:	f04f 0320 	mov.w	r3, #32
 800a50c:	f383 8811 	msr	BASEPRI, r3
 800a510:	f3bf 8f6f 	isb	sy
 800a514:	f3bf 8f4f 	dsb	sy
 800a518:	60fb      	str	r3, [r7, #12]
    }
 800a51a:	bf00      	nop
 800a51c:	bf00      	nop
 800a51e:	e7fd      	b.n	800a51c <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a520:	4b07      	ldr	r3, [pc, #28]	@ (800a540 <vTaskPlaceOnEventList+0x48>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	3318      	adds	r3, #24
 800a526:	4619      	mov	r1, r3
 800a528:	6878      	ldr	r0, [r7, #4]
 800a52a:	f7fe fcf6 	bl	8008f1a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a52e:	2101      	movs	r1, #1
 800a530:	6838      	ldr	r0, [r7, #0]
 800a532:	f000 fb1f 	bl	800ab74 <prvAddCurrentTaskToDelayedList>
}
 800a536:	bf00      	nop
 800a538:	3710      	adds	r7, #16
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}
 800a53e:	bf00      	nop
 800a540:	2000034c 	.word	0x2000034c

0800a544 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800a544:	b580      	push	{r7, lr}
 800a546:	b086      	sub	sp, #24
 800a548:	af00      	add	r7, sp, #0
 800a54a:	60f8      	str	r0, [r7, #12]
 800a54c:	60b9      	str	r1, [r7, #8]
 800a54e:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d10b      	bne.n	800a56e <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 800a556:	f04f 0320 	mov.w	r3, #32
 800a55a:	f383 8811 	msr	BASEPRI, r3
 800a55e:	f3bf 8f6f 	isb	sy
 800a562:	f3bf 8f4f 	dsb	sy
 800a566:	613b      	str	r3, [r7, #16]
    }
 800a568:	bf00      	nop
 800a56a:	bf00      	nop
 800a56c:	e7fd      	b.n	800a56a <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	685b      	ldr	r3, [r3, #4]
 800a572:	617b      	str	r3, [r7, #20]
 800a574:	4b15      	ldr	r3, [pc, #84]	@ (800a5cc <vTaskPlaceOnEventListRestricted+0x88>)
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	697a      	ldr	r2, [r7, #20]
 800a57a:	61da      	str	r2, [r3, #28]
 800a57c:	4b13      	ldr	r3, [pc, #76]	@ (800a5cc <vTaskPlaceOnEventListRestricted+0x88>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	697a      	ldr	r2, [r7, #20]
 800a582:	6892      	ldr	r2, [r2, #8]
 800a584:	621a      	str	r2, [r3, #32]
 800a586:	4b11      	ldr	r3, [pc, #68]	@ (800a5cc <vTaskPlaceOnEventListRestricted+0x88>)
 800a588:	681a      	ldr	r2, [r3, #0]
 800a58a:	697b      	ldr	r3, [r7, #20]
 800a58c:	689b      	ldr	r3, [r3, #8]
 800a58e:	3218      	adds	r2, #24
 800a590:	605a      	str	r2, [r3, #4]
 800a592:	4b0e      	ldr	r3, [pc, #56]	@ (800a5cc <vTaskPlaceOnEventListRestricted+0x88>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f103 0218 	add.w	r2, r3, #24
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	609a      	str	r2, [r3, #8]
 800a59e:	4b0b      	ldr	r3, [pc, #44]	@ (800a5cc <vTaskPlaceOnEventListRestricted+0x88>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	68fa      	ldr	r2, [r7, #12]
 800a5a4:	629a      	str	r2, [r3, #40]	@ 0x28
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	1c5a      	adds	r2, r3, #1
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d002      	beq.n	800a5bc <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 800a5b6:	f04f 33ff 	mov.w	r3, #4294967295
 800a5ba:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a5bc:	6879      	ldr	r1, [r7, #4]
 800a5be:	68b8      	ldr	r0, [r7, #8]
 800a5c0:	f000 fad8 	bl	800ab74 <prvAddCurrentTaskToDelayedList>
    }
 800a5c4:	bf00      	nop
 800a5c6:	3718      	adds	r7, #24
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}
 800a5cc:	2000034c 	.word	0x2000034c

0800a5d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a5d0:	b480      	push	{r7}
 800a5d2:	b08b      	sub	sp, #44	@ 0x2c
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	68db      	ldr	r3, [r3, #12]
 800a5dc:	68db      	ldr	r3, [r3, #12]
 800a5de:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 800a5e0:	6a3b      	ldr	r3, [r7, #32]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d10b      	bne.n	800a5fe <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 800a5e6:	f04f 0320 	mov.w	r3, #32
 800a5ea:	f383 8811 	msr	BASEPRI, r3
 800a5ee:	f3bf 8f6f 	isb	sy
 800a5f2:	f3bf 8f4f 	dsb	sy
 800a5f6:	60fb      	str	r3, [r7, #12]
    }
 800a5f8:	bf00      	nop
 800a5fa:	bf00      	nop
 800a5fc:	e7fd      	b.n	800a5fa <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800a5fe:	6a3b      	ldr	r3, [r7, #32]
 800a600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a602:	61fb      	str	r3, [r7, #28]
 800a604:	6a3b      	ldr	r3, [r7, #32]
 800a606:	69db      	ldr	r3, [r3, #28]
 800a608:	6a3a      	ldr	r2, [r7, #32]
 800a60a:	6a12      	ldr	r2, [r2, #32]
 800a60c:	609a      	str	r2, [r3, #8]
 800a60e:	6a3b      	ldr	r3, [r7, #32]
 800a610:	6a1b      	ldr	r3, [r3, #32]
 800a612:	6a3a      	ldr	r2, [r7, #32]
 800a614:	69d2      	ldr	r2, [r2, #28]
 800a616:	605a      	str	r2, [r3, #4]
 800a618:	69fb      	ldr	r3, [r7, #28]
 800a61a:	685a      	ldr	r2, [r3, #4]
 800a61c:	6a3b      	ldr	r3, [r7, #32]
 800a61e:	3318      	adds	r3, #24
 800a620:	429a      	cmp	r2, r3
 800a622:	d103      	bne.n	800a62c <xTaskRemoveFromEventList+0x5c>
 800a624:	6a3b      	ldr	r3, [r7, #32]
 800a626:	6a1a      	ldr	r2, [r3, #32]
 800a628:	69fb      	ldr	r3, [r7, #28]
 800a62a:	605a      	str	r2, [r3, #4]
 800a62c:	6a3b      	ldr	r3, [r7, #32]
 800a62e:	2200      	movs	r2, #0
 800a630:	629a      	str	r2, [r3, #40]	@ 0x28
 800a632:	69fb      	ldr	r3, [r7, #28]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	1e5a      	subs	r2, r3, #1
 800a638:	69fb      	ldr	r3, [r7, #28]
 800a63a:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a63c:	4b4a      	ldr	r3, [pc, #296]	@ (800a768 <xTaskRemoveFromEventList+0x198>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d15e      	bne.n	800a702 <xTaskRemoveFromEventList+0x132>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800a644:	6a3b      	ldr	r3, [r7, #32]
 800a646:	695b      	ldr	r3, [r3, #20]
 800a648:	617b      	str	r3, [r7, #20]
 800a64a:	6a3b      	ldr	r3, [r7, #32]
 800a64c:	689b      	ldr	r3, [r3, #8]
 800a64e:	6a3a      	ldr	r2, [r7, #32]
 800a650:	68d2      	ldr	r2, [r2, #12]
 800a652:	609a      	str	r2, [r3, #8]
 800a654:	6a3b      	ldr	r3, [r7, #32]
 800a656:	68db      	ldr	r3, [r3, #12]
 800a658:	6a3a      	ldr	r2, [r7, #32]
 800a65a:	6892      	ldr	r2, [r2, #8]
 800a65c:	605a      	str	r2, [r3, #4]
 800a65e:	697b      	ldr	r3, [r7, #20]
 800a660:	685a      	ldr	r2, [r3, #4]
 800a662:	6a3b      	ldr	r3, [r7, #32]
 800a664:	3304      	adds	r3, #4
 800a666:	429a      	cmp	r2, r3
 800a668:	d103      	bne.n	800a672 <xTaskRemoveFromEventList+0xa2>
 800a66a:	6a3b      	ldr	r3, [r7, #32]
 800a66c:	68da      	ldr	r2, [r3, #12]
 800a66e:	697b      	ldr	r3, [r7, #20]
 800a670:	605a      	str	r2, [r3, #4]
 800a672:	6a3b      	ldr	r3, [r7, #32]
 800a674:	2200      	movs	r2, #0
 800a676:	615a      	str	r2, [r3, #20]
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	1e5a      	subs	r2, r3, #1
 800a67e:	697b      	ldr	r3, [r7, #20]
 800a680:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800a682:	6a3b      	ldr	r3, [r7, #32]
 800a684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a686:	2201      	movs	r2, #1
 800a688:	409a      	lsls	r2, r3
 800a68a:	4b38      	ldr	r3, [pc, #224]	@ (800a76c <xTaskRemoveFromEventList+0x19c>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	4313      	orrs	r3, r2
 800a690:	4a36      	ldr	r2, [pc, #216]	@ (800a76c <xTaskRemoveFromEventList+0x19c>)
 800a692:	6013      	str	r3, [r2, #0]
 800a694:	6a3b      	ldr	r3, [r7, #32]
 800a696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a698:	4935      	ldr	r1, [pc, #212]	@ (800a770 <xTaskRemoveFromEventList+0x1a0>)
 800a69a:	4613      	mov	r3, r2
 800a69c:	009b      	lsls	r3, r3, #2
 800a69e:	4413      	add	r3, r2
 800a6a0:	009b      	lsls	r3, r3, #2
 800a6a2:	440b      	add	r3, r1
 800a6a4:	3304      	adds	r3, #4
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	613b      	str	r3, [r7, #16]
 800a6aa:	6a3b      	ldr	r3, [r7, #32]
 800a6ac:	693a      	ldr	r2, [r7, #16]
 800a6ae:	609a      	str	r2, [r3, #8]
 800a6b0:	693b      	ldr	r3, [r7, #16]
 800a6b2:	689a      	ldr	r2, [r3, #8]
 800a6b4:	6a3b      	ldr	r3, [r7, #32]
 800a6b6:	60da      	str	r2, [r3, #12]
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	689b      	ldr	r3, [r3, #8]
 800a6bc:	6a3a      	ldr	r2, [r7, #32]
 800a6be:	3204      	adds	r2, #4
 800a6c0:	605a      	str	r2, [r3, #4]
 800a6c2:	6a3b      	ldr	r3, [r7, #32]
 800a6c4:	1d1a      	adds	r2, r3, #4
 800a6c6:	693b      	ldr	r3, [r7, #16]
 800a6c8:	609a      	str	r2, [r3, #8]
 800a6ca:	6a3b      	ldr	r3, [r7, #32]
 800a6cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6ce:	4613      	mov	r3, r2
 800a6d0:	009b      	lsls	r3, r3, #2
 800a6d2:	4413      	add	r3, r2
 800a6d4:	009b      	lsls	r3, r3, #2
 800a6d6:	4a26      	ldr	r2, [pc, #152]	@ (800a770 <xTaskRemoveFromEventList+0x1a0>)
 800a6d8:	441a      	add	r2, r3
 800a6da:	6a3b      	ldr	r3, [r7, #32]
 800a6dc:	615a      	str	r2, [r3, #20]
 800a6de:	6a3b      	ldr	r3, [r7, #32]
 800a6e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6e2:	4923      	ldr	r1, [pc, #140]	@ (800a770 <xTaskRemoveFromEventList+0x1a0>)
 800a6e4:	4613      	mov	r3, r2
 800a6e6:	009b      	lsls	r3, r3, #2
 800a6e8:	4413      	add	r3, r2
 800a6ea:	009b      	lsls	r3, r3, #2
 800a6ec:	440b      	add	r3, r1
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	1c59      	adds	r1, r3, #1
 800a6f2:	481f      	ldr	r0, [pc, #124]	@ (800a770 <xTaskRemoveFromEventList+0x1a0>)
 800a6f4:	4613      	mov	r3, r2
 800a6f6:	009b      	lsls	r3, r3, #2
 800a6f8:	4413      	add	r3, r2
 800a6fa:	009b      	lsls	r3, r3, #2
 800a6fc:	4403      	add	r3, r0
 800a6fe:	6019      	str	r1, [r3, #0]
 800a700:	e01b      	b.n	800a73a <xTaskRemoveFromEventList+0x16a>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a702:	4b1c      	ldr	r3, [pc, #112]	@ (800a774 <xTaskRemoveFromEventList+0x1a4>)
 800a704:	685b      	ldr	r3, [r3, #4]
 800a706:	61bb      	str	r3, [r7, #24]
 800a708:	6a3b      	ldr	r3, [r7, #32]
 800a70a:	69ba      	ldr	r2, [r7, #24]
 800a70c:	61da      	str	r2, [r3, #28]
 800a70e:	69bb      	ldr	r3, [r7, #24]
 800a710:	689a      	ldr	r2, [r3, #8]
 800a712:	6a3b      	ldr	r3, [r7, #32]
 800a714:	621a      	str	r2, [r3, #32]
 800a716:	69bb      	ldr	r3, [r7, #24]
 800a718:	689b      	ldr	r3, [r3, #8]
 800a71a:	6a3a      	ldr	r2, [r7, #32]
 800a71c:	3218      	adds	r2, #24
 800a71e:	605a      	str	r2, [r3, #4]
 800a720:	6a3b      	ldr	r3, [r7, #32]
 800a722:	f103 0218 	add.w	r2, r3, #24
 800a726:	69bb      	ldr	r3, [r7, #24]
 800a728:	609a      	str	r2, [r3, #8]
 800a72a:	6a3b      	ldr	r3, [r7, #32]
 800a72c:	4a11      	ldr	r2, [pc, #68]	@ (800a774 <xTaskRemoveFromEventList+0x1a4>)
 800a72e:	629a      	str	r2, [r3, #40]	@ 0x28
 800a730:	4b10      	ldr	r3, [pc, #64]	@ (800a774 <xTaskRemoveFromEventList+0x1a4>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	3301      	adds	r3, #1
 800a736:	4a0f      	ldr	r2, [pc, #60]	@ (800a774 <xTaskRemoveFromEventList+0x1a4>)
 800a738:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a73a:	6a3b      	ldr	r3, [r7, #32]
 800a73c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a73e:	4b0e      	ldr	r3, [pc, #56]	@ (800a778 <xTaskRemoveFromEventList+0x1a8>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a744:	429a      	cmp	r2, r3
 800a746:	d905      	bls.n	800a754 <xTaskRemoveFromEventList+0x184>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800a748:	2301      	movs	r3, #1
 800a74a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800a74c:	4b0b      	ldr	r3, [pc, #44]	@ (800a77c <xTaskRemoveFromEventList+0x1ac>)
 800a74e:	2201      	movs	r2, #1
 800a750:	601a      	str	r2, [r3, #0]
 800a752:	e001      	b.n	800a758 <xTaskRemoveFromEventList+0x188>
    }
    else
    {
        xReturn = pdFALSE;
 800a754:	2300      	movs	r3, #0
 800a756:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 800a758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a75a:	4618      	mov	r0, r3
 800a75c:	372c      	adds	r7, #44	@ 0x2c
 800a75e:	46bd      	mov	sp, r7
 800a760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a764:	4770      	bx	lr
 800a766:	bf00      	nop
 800a768:	2000044c 	.word	0x2000044c
 800a76c:	2000042c 	.word	0x2000042c
 800a770:	20000350 	.word	0x20000350
 800a774:	200003e4 	.word	0x200003e4
 800a778:	2000034c 	.word	0x2000034c
 800a77c:	20000438 	.word	0x20000438

0800a780 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a780:	b480      	push	{r7}
 800a782:	b083      	sub	sp, #12
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a788:	4b06      	ldr	r3, [pc, #24]	@ (800a7a4 <vTaskInternalSetTimeOutState+0x24>)
 800a78a:	681a      	ldr	r2, [r3, #0]
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800a790:	4b05      	ldr	r3, [pc, #20]	@ (800a7a8 <vTaskInternalSetTimeOutState+0x28>)
 800a792:	681a      	ldr	r2, [r3, #0]
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	605a      	str	r2, [r3, #4]
}
 800a798:	bf00      	nop
 800a79a:	370c      	adds	r7, #12
 800a79c:	46bd      	mov	sp, r7
 800a79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a2:	4770      	bx	lr
 800a7a4:	2000043c 	.word	0x2000043c
 800a7a8:	20000428 	.word	0x20000428

0800a7ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b088      	sub	sp, #32
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
 800a7b4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d10b      	bne.n	800a7d4 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 800a7bc:	f04f 0320 	mov.w	r3, #32
 800a7c0:	f383 8811 	msr	BASEPRI, r3
 800a7c4:	f3bf 8f6f 	isb	sy
 800a7c8:	f3bf 8f4f 	dsb	sy
 800a7cc:	613b      	str	r3, [r7, #16]
    }
 800a7ce:	bf00      	nop
 800a7d0:	bf00      	nop
 800a7d2:	e7fd      	b.n	800a7d0 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d10b      	bne.n	800a7f2 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 800a7da:	f04f 0320 	mov.w	r3, #32
 800a7de:	f383 8811 	msr	BASEPRI, r3
 800a7e2:	f3bf 8f6f 	isb	sy
 800a7e6:	f3bf 8f4f 	dsb	sy
 800a7ea:	60fb      	str	r3, [r7, #12]
    }
 800a7ec:	bf00      	nop
 800a7ee:	bf00      	nop
 800a7f0:	e7fd      	b.n	800a7ee <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 800a7f2:	f000 fdfb 	bl	800b3ec <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800a7f6:	4b1f      	ldr	r3, [pc, #124]	@ (800a874 <xTaskCheckForTimeOut+0xc8>)
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	685b      	ldr	r3, [r3, #4]
 800a800:	69ba      	ldr	r2, [r7, #24]
 800a802:	1ad3      	subs	r3, r2, r3
 800a804:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a80e:	d102      	bne.n	800a816 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800a810:	2300      	movs	r3, #0
 800a812:	61fb      	str	r3, [r7, #28]
 800a814:	e026      	b.n	800a864 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681a      	ldr	r2, [r3, #0]
 800a81a:	4b17      	ldr	r3, [pc, #92]	@ (800a878 <xTaskCheckForTimeOut+0xcc>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	429a      	cmp	r2, r3
 800a820:	d00a      	beq.n	800a838 <xTaskCheckForTimeOut+0x8c>
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	685b      	ldr	r3, [r3, #4]
 800a826:	69ba      	ldr	r2, [r7, #24]
 800a828:	429a      	cmp	r2, r3
 800a82a:	d305      	bcc.n	800a838 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800a82c:	2301      	movs	r3, #1
 800a82e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	2200      	movs	r2, #0
 800a834:	601a      	str	r2, [r3, #0]
 800a836:	e015      	b.n	800a864 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	697a      	ldr	r2, [r7, #20]
 800a83e:	429a      	cmp	r2, r3
 800a840:	d20b      	bcs.n	800a85a <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	681a      	ldr	r2, [r3, #0]
 800a846:	697b      	ldr	r3, [r7, #20]
 800a848:	1ad2      	subs	r2, r2, r3
 800a84a:	683b      	ldr	r3, [r7, #0]
 800a84c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f7ff ff96 	bl	800a780 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800a854:	2300      	movs	r3, #0
 800a856:	61fb      	str	r3, [r7, #28]
 800a858:	e004      	b.n	800a864 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	2200      	movs	r2, #0
 800a85e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800a860:	2301      	movs	r3, #1
 800a862:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800a864:	f000 fdf4 	bl	800b450 <vPortExitCritical>

    return xReturn;
 800a868:	69fb      	ldr	r3, [r7, #28]
}
 800a86a:	4618      	mov	r0, r3
 800a86c:	3720      	adds	r7, #32
 800a86e:	46bd      	mov	sp, r7
 800a870:	bd80      	pop	{r7, pc}
 800a872:	bf00      	nop
 800a874:	20000428 	.word	0x20000428
 800a878:	2000043c 	.word	0x2000043c

0800a87c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a87c:	b480      	push	{r7}
 800a87e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800a880:	4b03      	ldr	r3, [pc, #12]	@ (800a890 <vTaskMissedYield+0x14>)
 800a882:	2201      	movs	r2, #1
 800a884:	601a      	str	r2, [r3, #0]
}
 800a886:	bf00      	nop
 800a888:	46bd      	mov	sp, r7
 800a88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88e:	4770      	bx	lr
 800a890:	20000438 	.word	0x20000438

0800a894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b082      	sub	sp, #8
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800a89c:	f000 f84c 	bl	800a938 <prvCheckTasksWaitingTermination>
        {
            /* If we are not using preemption we keep forcing a task switch to
             * see if any other task has become available.  If we are using
             * preemption we don't need to do this as any task becoming available
             * will automatically get the processor anyway. */
            taskYIELD();
 800a8a0:	4b04      	ldr	r3, [pc, #16]	@ (800a8b4 <prvIdleTask+0x20>)
 800a8a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a8a6:	601a      	str	r2, [r3, #0]
 800a8a8:	f3bf 8f4f 	dsb	sy
 800a8ac:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800a8b0:	bf00      	nop
 800a8b2:	e7f3      	b.n	800a89c <prvIdleTask+0x8>
 800a8b4:	e000ed04 	.word	0xe000ed04

0800a8b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b082      	sub	sp, #8
 800a8bc:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a8be:	2300      	movs	r3, #0
 800a8c0:	607b      	str	r3, [r7, #4]
 800a8c2:	e00c      	b.n	800a8de <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a8c4:	687a      	ldr	r2, [r7, #4]
 800a8c6:	4613      	mov	r3, r2
 800a8c8:	009b      	lsls	r3, r3, #2
 800a8ca:	4413      	add	r3, r2
 800a8cc:	009b      	lsls	r3, r3, #2
 800a8ce:	4a12      	ldr	r2, [pc, #72]	@ (800a918 <prvInitialiseTaskLists+0x60>)
 800a8d0:	4413      	add	r3, r2
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	f7fe faf4 	bl	8008ec0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	3301      	adds	r3, #1
 800a8dc:	607b      	str	r3, [r7, #4]
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	2b04      	cmp	r3, #4
 800a8e2:	d9ef      	bls.n	800a8c4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800a8e4:	480d      	ldr	r0, [pc, #52]	@ (800a91c <prvInitialiseTaskLists+0x64>)
 800a8e6:	f7fe faeb 	bl	8008ec0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800a8ea:	480d      	ldr	r0, [pc, #52]	@ (800a920 <prvInitialiseTaskLists+0x68>)
 800a8ec:	f7fe fae8 	bl	8008ec0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800a8f0:	480c      	ldr	r0, [pc, #48]	@ (800a924 <prvInitialiseTaskLists+0x6c>)
 800a8f2:	f7fe fae5 	bl	8008ec0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800a8f6:	480c      	ldr	r0, [pc, #48]	@ (800a928 <prvInitialiseTaskLists+0x70>)
 800a8f8:	f7fe fae2 	bl	8008ec0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 800a8fc:	480b      	ldr	r0, [pc, #44]	@ (800a92c <prvInitialiseTaskLists+0x74>)
 800a8fe:	f7fe fadf 	bl	8008ec0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800a902:	4b0b      	ldr	r3, [pc, #44]	@ (800a930 <prvInitialiseTaskLists+0x78>)
 800a904:	4a05      	ldr	r2, [pc, #20]	@ (800a91c <prvInitialiseTaskLists+0x64>)
 800a906:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a908:	4b0a      	ldr	r3, [pc, #40]	@ (800a934 <prvInitialiseTaskLists+0x7c>)
 800a90a:	4a05      	ldr	r2, [pc, #20]	@ (800a920 <prvInitialiseTaskLists+0x68>)
 800a90c:	601a      	str	r2, [r3, #0]
}
 800a90e:	bf00      	nop
 800a910:	3708      	adds	r7, #8
 800a912:	46bd      	mov	sp, r7
 800a914:	bd80      	pop	{r7, pc}
 800a916:	bf00      	nop
 800a918:	20000350 	.word	0x20000350
 800a91c:	200003b4 	.word	0x200003b4
 800a920:	200003c8 	.word	0x200003c8
 800a924:	200003e4 	.word	0x200003e4
 800a928:	200003f8 	.word	0x200003f8
 800a92c:	20000410 	.word	0x20000410
 800a930:	200003dc 	.word	0x200003dc
 800a934:	200003e0 	.word	0x200003e0

0800a938 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b082      	sub	sp, #8
 800a93c:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a93e:	e019      	b.n	800a974 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 800a940:	f000 fd54 	bl	800b3ec <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a944:	4b10      	ldr	r3, [pc, #64]	@ (800a988 <prvCheckTasksWaitingTermination+0x50>)
 800a946:	68db      	ldr	r3, [r3, #12]
 800a948:	68db      	ldr	r3, [r3, #12]
 800a94a:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	3304      	adds	r3, #4
 800a950:	4618      	mov	r0, r3
 800a952:	f7fe fb1b 	bl	8008f8c <uxListRemove>
                --uxCurrentNumberOfTasks;
 800a956:	4b0d      	ldr	r3, [pc, #52]	@ (800a98c <prvCheckTasksWaitingTermination+0x54>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	3b01      	subs	r3, #1
 800a95c:	4a0b      	ldr	r2, [pc, #44]	@ (800a98c <prvCheckTasksWaitingTermination+0x54>)
 800a95e:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 800a960:	4b0b      	ldr	r3, [pc, #44]	@ (800a990 <prvCheckTasksWaitingTermination+0x58>)
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	3b01      	subs	r3, #1
 800a966:	4a0a      	ldr	r2, [pc, #40]	@ (800a990 <prvCheckTasksWaitingTermination+0x58>)
 800a968:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 800a96a:	f000 fd71 	bl	800b450 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f000 f810 	bl	800a994 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a974:	4b06      	ldr	r3, [pc, #24]	@ (800a990 <prvCheckTasksWaitingTermination+0x58>)
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d1e1      	bne.n	800a940 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800a97c:	bf00      	nop
 800a97e:	bf00      	nop
 800a980:	3708      	adds	r7, #8
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}
 800a986:	bf00      	nop
 800a988:	200003f8 	.word	0x200003f8
 800a98c:	20000424 	.word	0x20000424
 800a990:	2000040c 	.word	0x2000040c

0800a994 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800a994:	b580      	push	{r7, lr}
 800a996:	b082      	sub	sp, #8
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	f000 ff09 	bl	800b7b8 <vPortFree>
            vPortFree( pxTCB );
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f000 ff06 	bl	800b7b8 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800a9ac:	bf00      	nop
 800a9ae:	3708      	adds	r7, #8
 800a9b0:	46bd      	mov	sp, r7
 800a9b2:	bd80      	pop	{r7, pc}

0800a9b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a9b4:	b480      	push	{r7}
 800a9b6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a9b8:	4b0a      	ldr	r3, [pc, #40]	@ (800a9e4 <prvResetNextTaskUnblockTime+0x30>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d104      	bne.n	800a9cc <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800a9c2:	4b09      	ldr	r3, [pc, #36]	@ (800a9e8 <prvResetNextTaskUnblockTime+0x34>)
 800a9c4:	f04f 32ff 	mov.w	r2, #4294967295
 800a9c8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800a9ca:	e005      	b.n	800a9d8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a9cc:	4b05      	ldr	r3, [pc, #20]	@ (800a9e4 <prvResetNextTaskUnblockTime+0x30>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	68db      	ldr	r3, [r3, #12]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	4a04      	ldr	r2, [pc, #16]	@ (800a9e8 <prvResetNextTaskUnblockTime+0x34>)
 800a9d6:	6013      	str	r3, [r2, #0]
}
 800a9d8:	bf00      	nop
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e0:	4770      	bx	lr
 800a9e2:	bf00      	nop
 800a9e4:	200003dc 	.word	0x200003dc
 800a9e8:	20000444 	.word	0x20000444

0800a9ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800a9ec:	b480      	push	{r7}
 800a9ee:	b083      	sub	sp, #12
 800a9f0:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800a9f2:	4b0b      	ldr	r3, [pc, #44]	@ (800aa20 <xTaskGetSchedulerState+0x34>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d102      	bne.n	800aa00 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800a9fa:	2301      	movs	r3, #1
 800a9fc:	607b      	str	r3, [r7, #4]
 800a9fe:	e008      	b.n	800aa12 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa00:	4b08      	ldr	r3, [pc, #32]	@ (800aa24 <xTaskGetSchedulerState+0x38>)
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d102      	bne.n	800aa0e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800aa08:	2302      	movs	r3, #2
 800aa0a:	607b      	str	r3, [r7, #4]
 800aa0c:	e001      	b.n	800aa12 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800aa12:	687b      	ldr	r3, [r7, #4]
    }
 800aa14:	4618      	mov	r0, r3
 800aa16:	370c      	adds	r7, #12
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1e:	4770      	bx	lr
 800aa20:	20000430 	.word	0x20000430
 800aa24:	2000044c 	.word	0x2000044c

0800aa28 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b088      	sub	sp, #32
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 800aa34:	2300      	movs	r3, #0
 800aa36:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	f000 808e 	beq.w	800ab5c <xTaskPriorityDisinherit+0x134>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800aa40:	4b49      	ldr	r3, [pc, #292]	@ (800ab68 <xTaskPriorityDisinherit+0x140>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	69ba      	ldr	r2, [r7, #24]
 800aa46:	429a      	cmp	r2, r3
 800aa48:	d00b      	beq.n	800aa62 <xTaskPriorityDisinherit+0x3a>
        __asm volatile
 800aa4a:	f04f 0320 	mov.w	r3, #32
 800aa4e:	f383 8811 	msr	BASEPRI, r3
 800aa52:	f3bf 8f6f 	isb	sy
 800aa56:	f3bf 8f4f 	dsb	sy
 800aa5a:	613b      	str	r3, [r7, #16]
    }
 800aa5c:	bf00      	nop
 800aa5e:	bf00      	nop
 800aa60:	e7fd      	b.n	800aa5e <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 800aa62:	69bb      	ldr	r3, [r7, #24]
 800aa64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d10b      	bne.n	800aa82 <xTaskPriorityDisinherit+0x5a>
        __asm volatile
 800aa6a:	f04f 0320 	mov.w	r3, #32
 800aa6e:	f383 8811 	msr	BASEPRI, r3
 800aa72:	f3bf 8f6f 	isb	sy
 800aa76:	f3bf 8f4f 	dsb	sy
 800aa7a:	60fb      	str	r3, [r7, #12]
    }
 800aa7c:	bf00      	nop
 800aa7e:	bf00      	nop
 800aa80:	e7fd      	b.n	800aa7e <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 800aa82:	69bb      	ldr	r3, [r7, #24]
 800aa84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa86:	1e5a      	subs	r2, r3, #1
 800aa88:	69bb      	ldr	r3, [r7, #24]
 800aa8a:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800aa8c:	69bb      	ldr	r3, [r7, #24]
 800aa8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa90:	69bb      	ldr	r3, [r7, #24]
 800aa92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa94:	429a      	cmp	r2, r3
 800aa96:	d061      	beq.n	800ab5c <xTaskPriorityDisinherit+0x134>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800aa98:	69bb      	ldr	r3, [r7, #24]
 800aa9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d15d      	bne.n	800ab5c <xTaskPriorityDisinherit+0x134>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aaa0:	69bb      	ldr	r3, [r7, #24]
 800aaa2:	3304      	adds	r3, #4
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	f7fe fa71 	bl	8008f8c <uxListRemove>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d10a      	bne.n	800aac6 <xTaskPriorityDisinherit+0x9e>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800aab0:	69bb      	ldr	r3, [r7, #24]
 800aab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aab4:	2201      	movs	r2, #1
 800aab6:	fa02 f303 	lsl.w	r3, r2, r3
 800aaba:	43da      	mvns	r2, r3
 800aabc:	4b2b      	ldr	r3, [pc, #172]	@ (800ab6c <xTaskPriorityDisinherit+0x144>)
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	4013      	ands	r3, r2
 800aac2:	4a2a      	ldr	r2, [pc, #168]	@ (800ab6c <xTaskPriorityDisinherit+0x144>)
 800aac4:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800aac6:	69bb      	ldr	r3, [r7, #24]
 800aac8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800aaca:	69bb      	ldr	r3, [r7, #24]
 800aacc:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aace:	69bb      	ldr	r3, [r7, #24]
 800aad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aad2:	f1c3 0205 	rsb	r2, r3, #5
 800aad6:	69bb      	ldr	r3, [r7, #24]
 800aad8:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800aada:	69bb      	ldr	r3, [r7, #24]
 800aadc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aade:	2201      	movs	r2, #1
 800aae0:	409a      	lsls	r2, r3
 800aae2:	4b22      	ldr	r3, [pc, #136]	@ (800ab6c <xTaskPriorityDisinherit+0x144>)
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	4313      	orrs	r3, r2
 800aae8:	4a20      	ldr	r2, [pc, #128]	@ (800ab6c <xTaskPriorityDisinherit+0x144>)
 800aaea:	6013      	str	r3, [r2, #0]
 800aaec:	69bb      	ldr	r3, [r7, #24]
 800aaee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aaf0:	491f      	ldr	r1, [pc, #124]	@ (800ab70 <xTaskPriorityDisinherit+0x148>)
 800aaf2:	4613      	mov	r3, r2
 800aaf4:	009b      	lsls	r3, r3, #2
 800aaf6:	4413      	add	r3, r2
 800aaf8:	009b      	lsls	r3, r3, #2
 800aafa:	440b      	add	r3, r1
 800aafc:	3304      	adds	r3, #4
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	617b      	str	r3, [r7, #20]
 800ab02:	69bb      	ldr	r3, [r7, #24]
 800ab04:	697a      	ldr	r2, [r7, #20]
 800ab06:	609a      	str	r2, [r3, #8]
 800ab08:	697b      	ldr	r3, [r7, #20]
 800ab0a:	689a      	ldr	r2, [r3, #8]
 800ab0c:	69bb      	ldr	r3, [r7, #24]
 800ab0e:	60da      	str	r2, [r3, #12]
 800ab10:	697b      	ldr	r3, [r7, #20]
 800ab12:	689b      	ldr	r3, [r3, #8]
 800ab14:	69ba      	ldr	r2, [r7, #24]
 800ab16:	3204      	adds	r2, #4
 800ab18:	605a      	str	r2, [r3, #4]
 800ab1a:	69bb      	ldr	r3, [r7, #24]
 800ab1c:	1d1a      	adds	r2, r3, #4
 800ab1e:	697b      	ldr	r3, [r7, #20]
 800ab20:	609a      	str	r2, [r3, #8]
 800ab22:	69bb      	ldr	r3, [r7, #24]
 800ab24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab26:	4613      	mov	r3, r2
 800ab28:	009b      	lsls	r3, r3, #2
 800ab2a:	4413      	add	r3, r2
 800ab2c:	009b      	lsls	r3, r3, #2
 800ab2e:	4a10      	ldr	r2, [pc, #64]	@ (800ab70 <xTaskPriorityDisinherit+0x148>)
 800ab30:	441a      	add	r2, r3
 800ab32:	69bb      	ldr	r3, [r7, #24]
 800ab34:	615a      	str	r2, [r3, #20]
 800ab36:	69bb      	ldr	r3, [r7, #24]
 800ab38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab3a:	490d      	ldr	r1, [pc, #52]	@ (800ab70 <xTaskPriorityDisinherit+0x148>)
 800ab3c:	4613      	mov	r3, r2
 800ab3e:	009b      	lsls	r3, r3, #2
 800ab40:	4413      	add	r3, r2
 800ab42:	009b      	lsls	r3, r3, #2
 800ab44:	440b      	add	r3, r1
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	1c59      	adds	r1, r3, #1
 800ab4a:	4809      	ldr	r0, [pc, #36]	@ (800ab70 <xTaskPriorityDisinherit+0x148>)
 800ab4c:	4613      	mov	r3, r2
 800ab4e:	009b      	lsls	r3, r3, #2
 800ab50:	4413      	add	r3, r2
 800ab52:	009b      	lsls	r3, r3, #2
 800ab54:	4403      	add	r3, r0
 800ab56:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800ab58:	2301      	movs	r3, #1
 800ab5a:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800ab5c:	69fb      	ldr	r3, [r7, #28]
    }
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3720      	adds	r7, #32
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}
 800ab66:	bf00      	nop
 800ab68:	2000034c 	.word	0x2000034c
 800ab6c:	2000042c 	.word	0x2000042c
 800ab70:	20000350 	.word	0x20000350

0800ab74 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b086      	sub	sp, #24
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
 800ab7c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800ab7e:	4b36      	ldr	r3, [pc, #216]	@ (800ac58 <prvAddCurrentTaskToDelayedList+0xe4>)
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ab84:	4b35      	ldr	r3, [pc, #212]	@ (800ac5c <prvAddCurrentTaskToDelayedList+0xe8>)
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	3304      	adds	r3, #4
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	f7fe f9fe 	bl	8008f8c <uxListRemove>
 800ab90:	4603      	mov	r3, r0
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d10b      	bne.n	800abae <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800ab96:	4b31      	ldr	r3, [pc, #196]	@ (800ac5c <prvAddCurrentTaskToDelayedList+0xe8>)
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab9c:	2201      	movs	r2, #1
 800ab9e:	fa02 f303 	lsl.w	r3, r2, r3
 800aba2:	43da      	mvns	r2, r3
 800aba4:	4b2e      	ldr	r3, [pc, #184]	@ (800ac60 <prvAddCurrentTaskToDelayedList+0xec>)
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	4013      	ands	r3, r2
 800abaa:	4a2d      	ldr	r2, [pc, #180]	@ (800ac60 <prvAddCurrentTaskToDelayedList+0xec>)
 800abac:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abb4:	d124      	bne.n	800ac00 <prvAddCurrentTaskToDelayedList+0x8c>
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d021      	beq.n	800ac00 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800abbc:	4b29      	ldr	r3, [pc, #164]	@ (800ac64 <prvAddCurrentTaskToDelayedList+0xf0>)
 800abbe:	685b      	ldr	r3, [r3, #4]
 800abc0:	613b      	str	r3, [r7, #16]
 800abc2:	4b26      	ldr	r3, [pc, #152]	@ (800ac5c <prvAddCurrentTaskToDelayedList+0xe8>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	693a      	ldr	r2, [r7, #16]
 800abc8:	609a      	str	r2, [r3, #8]
 800abca:	4b24      	ldr	r3, [pc, #144]	@ (800ac5c <prvAddCurrentTaskToDelayedList+0xe8>)
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	693a      	ldr	r2, [r7, #16]
 800abd0:	6892      	ldr	r2, [r2, #8]
 800abd2:	60da      	str	r2, [r3, #12]
 800abd4:	4b21      	ldr	r3, [pc, #132]	@ (800ac5c <prvAddCurrentTaskToDelayedList+0xe8>)
 800abd6:	681a      	ldr	r2, [r3, #0]
 800abd8:	693b      	ldr	r3, [r7, #16]
 800abda:	689b      	ldr	r3, [r3, #8]
 800abdc:	3204      	adds	r2, #4
 800abde:	605a      	str	r2, [r3, #4]
 800abe0:	4b1e      	ldr	r3, [pc, #120]	@ (800ac5c <prvAddCurrentTaskToDelayedList+0xe8>)
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	1d1a      	adds	r2, r3, #4
 800abe6:	693b      	ldr	r3, [r7, #16]
 800abe8:	609a      	str	r2, [r3, #8]
 800abea:	4b1c      	ldr	r3, [pc, #112]	@ (800ac5c <prvAddCurrentTaskToDelayedList+0xe8>)
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	4a1d      	ldr	r2, [pc, #116]	@ (800ac64 <prvAddCurrentTaskToDelayedList+0xf0>)
 800abf0:	615a      	str	r2, [r3, #20]
 800abf2:	4b1c      	ldr	r3, [pc, #112]	@ (800ac64 <prvAddCurrentTaskToDelayedList+0xf0>)
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	3301      	adds	r3, #1
 800abf8:	4a1a      	ldr	r2, [pc, #104]	@ (800ac64 <prvAddCurrentTaskToDelayedList+0xf0>)
 800abfa:	6013      	str	r3, [r2, #0]
 800abfc:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800abfe:	e026      	b.n	800ac4e <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800ac00:	697a      	ldr	r2, [r7, #20]
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	4413      	add	r3, r2
 800ac06:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ac08:	4b14      	ldr	r3, [pc, #80]	@ (800ac5c <prvAddCurrentTaskToDelayedList+0xe8>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	68fa      	ldr	r2, [r7, #12]
 800ac0e:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800ac10:	68fa      	ldr	r2, [r7, #12]
 800ac12:	697b      	ldr	r3, [r7, #20]
 800ac14:	429a      	cmp	r2, r3
 800ac16:	d209      	bcs.n	800ac2c <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac18:	4b13      	ldr	r3, [pc, #76]	@ (800ac68 <prvAddCurrentTaskToDelayedList+0xf4>)
 800ac1a:	681a      	ldr	r2, [r3, #0]
 800ac1c:	4b0f      	ldr	r3, [pc, #60]	@ (800ac5c <prvAddCurrentTaskToDelayedList+0xe8>)
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	3304      	adds	r3, #4
 800ac22:	4619      	mov	r1, r3
 800ac24:	4610      	mov	r0, r2
 800ac26:	f7fe f978 	bl	8008f1a <vListInsert>
}
 800ac2a:	e010      	b.n	800ac4e <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac2c:	4b0f      	ldr	r3, [pc, #60]	@ (800ac6c <prvAddCurrentTaskToDelayedList+0xf8>)
 800ac2e:	681a      	ldr	r2, [r3, #0]
 800ac30:	4b0a      	ldr	r3, [pc, #40]	@ (800ac5c <prvAddCurrentTaskToDelayedList+0xe8>)
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	3304      	adds	r3, #4
 800ac36:	4619      	mov	r1, r3
 800ac38:	4610      	mov	r0, r2
 800ac3a:	f7fe f96e 	bl	8008f1a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800ac3e:	4b0c      	ldr	r3, [pc, #48]	@ (800ac70 <prvAddCurrentTaskToDelayedList+0xfc>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	68fa      	ldr	r2, [r7, #12]
 800ac44:	429a      	cmp	r2, r3
 800ac46:	d202      	bcs.n	800ac4e <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 800ac48:	4a09      	ldr	r2, [pc, #36]	@ (800ac70 <prvAddCurrentTaskToDelayedList+0xfc>)
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	6013      	str	r3, [r2, #0]
}
 800ac4e:	bf00      	nop
 800ac50:	3718      	adds	r7, #24
 800ac52:	46bd      	mov	sp, r7
 800ac54:	bd80      	pop	{r7, pc}
 800ac56:	bf00      	nop
 800ac58:	20000428 	.word	0x20000428
 800ac5c:	2000034c 	.word	0x2000034c
 800ac60:	2000042c 	.word	0x2000042c
 800ac64:	20000410 	.word	0x20000410
 800ac68:	200003e0 	.word	0x200003e0
 800ac6c:	200003dc 	.word	0x200003dc
 800ac70:	20000444 	.word	0x20000444

0800ac74 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b084      	sub	sp, #16
 800ac78:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800ac7e:	f000 fa4f 	bl	800b120 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800ac82:	4b12      	ldr	r3, [pc, #72]	@ (800accc <xTimerCreateTimerTask+0x58>)
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d00b      	beq.n	800aca2 <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 800ac8a:	4b11      	ldr	r3, [pc, #68]	@ (800acd0 <xTimerCreateTimerTask+0x5c>)
 800ac8c:	9301      	str	r3, [sp, #4]
 800ac8e:	2302      	movs	r3, #2
 800ac90:	9300      	str	r3, [sp, #0]
 800ac92:	2300      	movs	r3, #0
 800ac94:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800ac98:	490e      	ldr	r1, [pc, #56]	@ (800acd4 <xTimerCreateTimerTask+0x60>)
 800ac9a:	480f      	ldr	r0, [pc, #60]	@ (800acd8 <xTimerCreateTimerTask+0x64>)
 800ac9c:	f7fe ff5c 	bl	8009b58 <xTaskCreate>
 800aca0:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d10b      	bne.n	800acc0 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 800aca8:	f04f 0320 	mov.w	r3, #32
 800acac:	f383 8811 	msr	BASEPRI, r3
 800acb0:	f3bf 8f6f 	isb	sy
 800acb4:	f3bf 8f4f 	dsb	sy
 800acb8:	603b      	str	r3, [r7, #0]
    }
 800acba:	bf00      	nop
 800acbc:	bf00      	nop
 800acbe:	e7fd      	b.n	800acbc <xTimerCreateTimerTask+0x48>
        return xReturn;
 800acc0:	687b      	ldr	r3, [r7, #4]
    }
 800acc2:	4618      	mov	r0, r3
 800acc4:	3708      	adds	r7, #8
 800acc6:	46bd      	mov	sp, r7
 800acc8:	bd80      	pop	{r7, pc}
 800acca:	bf00      	nop
 800accc:	20000480 	.word	0x20000480
 800acd0:	20000484 	.word	0x20000484
 800acd4:	0800c2c0 	.word	0x0800c2c0
 800acd8:	0800ad81 	.word	0x0800ad81

0800acdc <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800acdc:	b580      	push	{r7, lr}
 800acde:	b084      	sub	sp, #16
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	60f8      	str	r0, [r7, #12]
 800ace4:	60b9      	str	r1, [r7, #8]
 800ace6:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800ace8:	e008      	b.n	800acfc <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	699b      	ldr	r3, [r3, #24]
 800acee:	68ba      	ldr	r2, [r7, #8]
 800acf0:	4413      	add	r3, r2
 800acf2:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	6a1b      	ldr	r3, [r3, #32]
 800acf8:	68f8      	ldr	r0, [r7, #12]
 800acfa:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	699a      	ldr	r2, [r3, #24]
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	18d1      	adds	r1, r2, r3
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	687a      	ldr	r2, [r7, #4]
 800ad08:	68f8      	ldr	r0, [r7, #12]
 800ad0a:	f000 f8df 	bl	800aecc <prvInsertTimerInActiveList>
 800ad0e:	4603      	mov	r3, r0
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d1ea      	bne.n	800acea <prvReloadTimer+0xe>
        }
    }
 800ad14:	bf00      	nop
 800ad16:	bf00      	nop
 800ad18:	3710      	adds	r7, #16
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	bd80      	pop	{r7, pc}
	...

0800ad20 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b084      	sub	sp, #16
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
 800ad28:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad2a:	4b14      	ldr	r3, [pc, #80]	@ (800ad7c <prvProcessExpiredTimer+0x5c>)
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	68db      	ldr	r3, [r3, #12]
 800ad30:	68db      	ldr	r3, [r3, #12]
 800ad32:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	3304      	adds	r3, #4
 800ad38:	4618      	mov	r0, r3
 800ad3a:	f7fe f927 	bl	8008f8c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad44:	f003 0304 	and.w	r3, r3, #4
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d005      	beq.n	800ad58 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 800ad4c:	683a      	ldr	r2, [r7, #0]
 800ad4e:	6879      	ldr	r1, [r7, #4]
 800ad50:	68f8      	ldr	r0, [r7, #12]
 800ad52:	f7ff ffc3 	bl	800acdc <prvReloadTimer>
 800ad56:	e008      	b.n	800ad6a <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad5e:	f023 0301 	bic.w	r3, r3, #1
 800ad62:	b2da      	uxtb	r2, r3
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	6a1b      	ldr	r3, [r3, #32]
 800ad6e:	68f8      	ldr	r0, [r7, #12]
 800ad70:	4798      	blx	r3
    }
 800ad72:	bf00      	nop
 800ad74:	3710      	adds	r7, #16
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bd80      	pop	{r7, pc}
 800ad7a:	bf00      	nop
 800ad7c:	20000478 	.word	0x20000478

0800ad80 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b084      	sub	sp, #16
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ad88:	f107 0308 	add.w	r3, r7, #8
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	f000 f859 	bl	800ae44 <prvGetNextExpireTime>
 800ad92:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	4619      	mov	r1, r3
 800ad98:	68f8      	ldr	r0, [r7, #12]
 800ad9a:	f000 f805 	bl	800ada8 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800ad9e:	f000 f8d7 	bl	800af50 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ada2:	bf00      	nop
 800ada4:	e7f0      	b.n	800ad88 <prvTimerTask+0x8>
	...

0800ada8 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b084      	sub	sp, #16
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
 800adb0:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800adb2:	f7ff f939 	bl	800a028 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800adb6:	f107 0308 	add.w	r3, r7, #8
 800adba:	4618      	mov	r0, r3
 800adbc:	f000 f866 	bl	800ae8c <prvSampleTimeNow>
 800adc0:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800adc2:	68bb      	ldr	r3, [r7, #8]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d130      	bne.n	800ae2a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d10a      	bne.n	800ade4 <prvProcessTimerOrBlockTask+0x3c>
 800adce:	687a      	ldr	r2, [r7, #4]
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	429a      	cmp	r2, r3
 800add4:	d806      	bhi.n	800ade4 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800add6:	f7ff f935 	bl	800a044 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800adda:	68f9      	ldr	r1, [r7, #12]
 800addc:	6878      	ldr	r0, [r7, #4]
 800adde:	f7ff ff9f 	bl	800ad20 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800ade2:	e024      	b.n	800ae2e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d008      	beq.n	800adfc <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800adea:	4b13      	ldr	r3, [pc, #76]	@ (800ae38 <prvProcessTimerOrBlockTask+0x90>)
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d101      	bne.n	800adf8 <prvProcessTimerOrBlockTask+0x50>
 800adf4:	2301      	movs	r3, #1
 800adf6:	e000      	b.n	800adfa <prvProcessTimerOrBlockTask+0x52>
 800adf8:	2300      	movs	r3, #0
 800adfa:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800adfc:	4b0f      	ldr	r3, [pc, #60]	@ (800ae3c <prvProcessTimerOrBlockTask+0x94>)
 800adfe:	6818      	ldr	r0, [r3, #0]
 800ae00:	687a      	ldr	r2, [r7, #4]
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	1ad3      	subs	r3, r2, r3
 800ae06:	683a      	ldr	r2, [r7, #0]
 800ae08:	4619      	mov	r1, r3
 800ae0a:	f7fe fe71 	bl	8009af0 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800ae0e:	f7ff f919 	bl	800a044 <xTaskResumeAll>
 800ae12:	4603      	mov	r3, r0
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d10a      	bne.n	800ae2e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800ae18:	4b09      	ldr	r3, [pc, #36]	@ (800ae40 <prvProcessTimerOrBlockTask+0x98>)
 800ae1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae1e:	601a      	str	r2, [r3, #0]
 800ae20:	f3bf 8f4f 	dsb	sy
 800ae24:	f3bf 8f6f 	isb	sy
    }
 800ae28:	e001      	b.n	800ae2e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800ae2a:	f7ff f90b 	bl	800a044 <xTaskResumeAll>
    }
 800ae2e:	bf00      	nop
 800ae30:	3710      	adds	r7, #16
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}
 800ae36:	bf00      	nop
 800ae38:	2000047c 	.word	0x2000047c
 800ae3c:	20000480 	.word	0x20000480
 800ae40:	e000ed04 	.word	0xe000ed04

0800ae44 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800ae44:	b480      	push	{r7}
 800ae46:	b085      	sub	sp, #20
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ae4c:	4b0e      	ldr	r3, [pc, #56]	@ (800ae88 <prvGetNextExpireTime+0x44>)
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d101      	bne.n	800ae5a <prvGetNextExpireTime+0x16>
 800ae56:	2201      	movs	r2, #1
 800ae58:	e000      	b.n	800ae5c <prvGetNextExpireTime+0x18>
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d105      	bne.n	800ae74 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ae68:	4b07      	ldr	r3, [pc, #28]	@ (800ae88 <prvGetNextExpireTime+0x44>)
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	68db      	ldr	r3, [r3, #12]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	60fb      	str	r3, [r7, #12]
 800ae72:	e001      	b.n	800ae78 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800ae74:	2300      	movs	r3, #0
 800ae76:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800ae78:	68fb      	ldr	r3, [r7, #12]
    }
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	3714      	adds	r7, #20
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae84:	4770      	bx	lr
 800ae86:	bf00      	nop
 800ae88:	20000478 	.word	0x20000478

0800ae8c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b084      	sub	sp, #16
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800ae94:	f7ff f9c4 	bl	800a220 <xTaskGetTickCount>
 800ae98:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800ae9a:	4b0b      	ldr	r3, [pc, #44]	@ (800aec8 <prvSampleTimeNow+0x3c>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	68fa      	ldr	r2, [r7, #12]
 800aea0:	429a      	cmp	r2, r3
 800aea2:	d205      	bcs.n	800aeb0 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800aea4:	f000 f916 	bl	800b0d4 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	2201      	movs	r2, #1
 800aeac:	601a      	str	r2, [r3, #0]
 800aeae:	e002      	b.n	800aeb6 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800aeb6:	4a04      	ldr	r2, [pc, #16]	@ (800aec8 <prvSampleTimeNow+0x3c>)
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800aebc:	68fb      	ldr	r3, [r7, #12]
    }
 800aebe:	4618      	mov	r0, r3
 800aec0:	3710      	adds	r7, #16
 800aec2:	46bd      	mov	sp, r7
 800aec4:	bd80      	pop	{r7, pc}
 800aec6:	bf00      	nop
 800aec8:	20000488 	.word	0x20000488

0800aecc <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800aecc:	b580      	push	{r7, lr}
 800aece:	b086      	sub	sp, #24
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	60f8      	str	r0, [r7, #12]
 800aed4:	60b9      	str	r1, [r7, #8]
 800aed6:	607a      	str	r2, [r7, #4]
 800aed8:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800aeda:	2300      	movs	r3, #0
 800aedc:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	68ba      	ldr	r2, [r7, #8]
 800aee2:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	68fa      	ldr	r2, [r7, #12]
 800aee8:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800aeea:	68ba      	ldr	r2, [r7, #8]
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	429a      	cmp	r2, r3
 800aef0:	d812      	bhi.n	800af18 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aef2:	687a      	ldr	r2, [r7, #4]
 800aef4:	683b      	ldr	r3, [r7, #0]
 800aef6:	1ad2      	subs	r2, r2, r3
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	699b      	ldr	r3, [r3, #24]
 800aefc:	429a      	cmp	r2, r3
 800aefe:	d302      	bcc.n	800af06 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800af00:	2301      	movs	r3, #1
 800af02:	617b      	str	r3, [r7, #20]
 800af04:	e01b      	b.n	800af3e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800af06:	4b10      	ldr	r3, [pc, #64]	@ (800af48 <prvInsertTimerInActiveList+0x7c>)
 800af08:	681a      	ldr	r2, [r3, #0]
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	3304      	adds	r3, #4
 800af0e:	4619      	mov	r1, r3
 800af10:	4610      	mov	r0, r2
 800af12:	f7fe f802 	bl	8008f1a <vListInsert>
 800af16:	e012      	b.n	800af3e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800af18:	687a      	ldr	r2, [r7, #4]
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	429a      	cmp	r2, r3
 800af1e:	d206      	bcs.n	800af2e <prvInsertTimerInActiveList+0x62>
 800af20:	68ba      	ldr	r2, [r7, #8]
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	429a      	cmp	r2, r3
 800af26:	d302      	bcc.n	800af2e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800af28:	2301      	movs	r3, #1
 800af2a:	617b      	str	r3, [r7, #20]
 800af2c:	e007      	b.n	800af3e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800af2e:	4b07      	ldr	r3, [pc, #28]	@ (800af4c <prvInsertTimerInActiveList+0x80>)
 800af30:	681a      	ldr	r2, [r3, #0]
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	3304      	adds	r3, #4
 800af36:	4619      	mov	r1, r3
 800af38:	4610      	mov	r0, r2
 800af3a:	f7fd ffee 	bl	8008f1a <vListInsert>
            }
        }

        return xProcessTimerNow;
 800af3e:	697b      	ldr	r3, [r7, #20]
    }
 800af40:	4618      	mov	r0, r3
 800af42:	3718      	adds	r7, #24
 800af44:	46bd      	mov	sp, r7
 800af46:	bd80      	pop	{r7, pc}
 800af48:	2000047c 	.word	0x2000047c
 800af4c:	20000478 	.word	0x20000478

0800af50 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800af50:	b580      	push	{r7, lr}
 800af52:	b088      	sub	sp, #32
 800af54:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800af56:	e0a9      	b.n	800b0ac <prvProcessReceivedCommands+0x15c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800af58:	68bb      	ldr	r3, [r7, #8]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	f2c0 80a6 	blt.w	800b0ac <prvProcessReceivedCommands+0x15c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800af60:	693b      	ldr	r3, [r7, #16]
 800af62:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800af64:	69fb      	ldr	r3, [r7, #28]
 800af66:	695b      	ldr	r3, [r3, #20]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d004      	beq.n	800af76 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800af6c:	69fb      	ldr	r3, [r7, #28]
 800af6e:	3304      	adds	r3, #4
 800af70:	4618      	mov	r0, r3
 800af72:	f7fe f80b 	bl	8008f8c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800af76:	1d3b      	adds	r3, r7, #4
 800af78:	4618      	mov	r0, r3
 800af7a:	f7ff ff87 	bl	800ae8c <prvSampleTimeNow>
 800af7e:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 800af80:	68bb      	ldr	r3, [r7, #8]
 800af82:	3b01      	subs	r3, #1
 800af84:	2b08      	cmp	r3, #8
 800af86:	f200 808e 	bhi.w	800b0a6 <prvProcessReceivedCommands+0x156>
 800af8a:	a201      	add	r2, pc, #4	@ (adr r2, 800af90 <prvProcessReceivedCommands+0x40>)
 800af8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af90:	0800afb5 	.word	0x0800afb5
 800af94:	0800afb5 	.word	0x0800afb5
 800af98:	0800b01d 	.word	0x0800b01d
 800af9c:	0800b031 	.word	0x0800b031
 800afa0:	0800b07d 	.word	0x0800b07d
 800afa4:	0800afb5 	.word	0x0800afb5
 800afa8:	0800afb5 	.word	0x0800afb5
 800afac:	0800b01d 	.word	0x0800b01d
 800afb0:	0800b031 	.word	0x0800b031
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800afb4:	69fb      	ldr	r3, [r7, #28]
 800afb6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800afba:	f043 0301 	orr.w	r3, r3, #1
 800afbe:	b2da      	uxtb	r2, r3
 800afc0:	69fb      	ldr	r3, [r7, #28]
 800afc2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800afc6:	68fa      	ldr	r2, [r7, #12]
 800afc8:	69fb      	ldr	r3, [r7, #28]
 800afca:	699b      	ldr	r3, [r3, #24]
 800afcc:	18d1      	adds	r1, r2, r3
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	69ba      	ldr	r2, [r7, #24]
 800afd2:	69f8      	ldr	r0, [r7, #28]
 800afd4:	f7ff ff7a 	bl	800aecc <prvInsertTimerInActiveList>
 800afd8:	4603      	mov	r3, r0
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d065      	beq.n	800b0aa <prvProcessReceivedCommands+0x15a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800afde:	69fb      	ldr	r3, [r7, #28]
 800afe0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800afe4:	f003 0304 	and.w	r3, r3, #4
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d009      	beq.n	800b000 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800afec:	68fa      	ldr	r2, [r7, #12]
 800afee:	69fb      	ldr	r3, [r7, #28]
 800aff0:	699b      	ldr	r3, [r3, #24]
 800aff2:	4413      	add	r3, r2
 800aff4:	69ba      	ldr	r2, [r7, #24]
 800aff6:	4619      	mov	r1, r3
 800aff8:	69f8      	ldr	r0, [r7, #28]
 800affa:	f7ff fe6f 	bl	800acdc <prvReloadTimer>
 800affe:	e008      	b.n	800b012 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800b000:	69fb      	ldr	r3, [r7, #28]
 800b002:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b006:	f023 0301 	bic.w	r3, r3, #1
 800b00a:	b2da      	uxtb	r2, r3
 800b00c:	69fb      	ldr	r3, [r7, #28]
 800b00e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b012:	69fb      	ldr	r3, [r7, #28]
 800b014:	6a1b      	ldr	r3, [r3, #32]
 800b016:	69f8      	ldr	r0, [r7, #28]
 800b018:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800b01a:	e046      	b.n	800b0aa <prvProcessReceivedCommands+0x15a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800b01c:	69fb      	ldr	r3, [r7, #28]
 800b01e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b022:	f023 0301 	bic.w	r3, r3, #1
 800b026:	b2da      	uxtb	r2, r3
 800b028:	69fb      	ldr	r3, [r7, #28]
 800b02a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800b02e:	e03d      	b.n	800b0ac <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b030:	69fb      	ldr	r3, [r7, #28]
 800b032:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b036:	f043 0301 	orr.w	r3, r3, #1
 800b03a:	b2da      	uxtb	r2, r3
 800b03c:	69fb      	ldr	r3, [r7, #28]
 800b03e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b042:	68fa      	ldr	r2, [r7, #12]
 800b044:	69fb      	ldr	r3, [r7, #28]
 800b046:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b048:	69fb      	ldr	r3, [r7, #28]
 800b04a:	699b      	ldr	r3, [r3, #24]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d10b      	bne.n	800b068 <prvProcessReceivedCommands+0x118>
        __asm volatile
 800b050:	f04f 0320 	mov.w	r3, #32
 800b054:	f383 8811 	msr	BASEPRI, r3
 800b058:	f3bf 8f6f 	isb	sy
 800b05c:	f3bf 8f4f 	dsb	sy
 800b060:	617b      	str	r3, [r7, #20]
    }
 800b062:	bf00      	nop
 800b064:	bf00      	nop
 800b066:	e7fd      	b.n	800b064 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b068:	69fb      	ldr	r3, [r7, #28]
 800b06a:	699a      	ldr	r2, [r3, #24]
 800b06c:	69bb      	ldr	r3, [r7, #24]
 800b06e:	18d1      	adds	r1, r2, r3
 800b070:	69bb      	ldr	r3, [r7, #24]
 800b072:	69ba      	ldr	r2, [r7, #24]
 800b074:	69f8      	ldr	r0, [r7, #28]
 800b076:	f7ff ff29 	bl	800aecc <prvInsertTimerInActiveList>
                        break;
 800b07a:	e017      	b.n	800b0ac <prvProcessReceivedCommands+0x15c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b07c:	69fb      	ldr	r3, [r7, #28]
 800b07e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b082:	f003 0302 	and.w	r3, r3, #2
 800b086:	2b00      	cmp	r3, #0
 800b088:	d103      	bne.n	800b092 <prvProcessReceivedCommands+0x142>
                            {
                                vPortFree( pxTimer );
 800b08a:	69f8      	ldr	r0, [r7, #28]
 800b08c:	f000 fb94 	bl	800b7b8 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800b090:	e00c      	b.n	800b0ac <prvProcessReceivedCommands+0x15c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800b092:	69fb      	ldr	r3, [r7, #28]
 800b094:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b098:	f023 0301 	bic.w	r3, r3, #1
 800b09c:	b2da      	uxtb	r2, r3
 800b09e:	69fb      	ldr	r3, [r7, #28]
 800b0a0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800b0a4:	e002      	b.n	800b0ac <prvProcessReceivedCommands+0x15c>

                    default:
                        /* Don't expect to get here. */
                        break;
 800b0a6:	bf00      	nop
 800b0a8:	e000      	b.n	800b0ac <prvProcessReceivedCommands+0x15c>
                        break;
 800b0aa:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b0ac:	4b08      	ldr	r3, [pc, #32]	@ (800b0d0 <prvProcessReceivedCommands+0x180>)
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	f107 0108 	add.w	r1, r7, #8
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	f7fe fa28 	bl	800950c <xQueueReceive>
 800b0bc:	4603      	mov	r3, r0
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	f47f af4a 	bne.w	800af58 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 800b0c4:	bf00      	nop
 800b0c6:	bf00      	nop
 800b0c8:	3720      	adds	r7, #32
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	bd80      	pop	{r7, pc}
 800b0ce:	bf00      	nop
 800b0d0:	20000480 	.word	0x20000480

0800b0d4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b082      	sub	sp, #8
 800b0d8:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b0da:	e009      	b.n	800b0f0 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b0dc:	4b0e      	ldr	r3, [pc, #56]	@ (800b118 <prvSwitchTimerLists+0x44>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	68db      	ldr	r3, [r3, #12]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800b0e6:	f04f 31ff 	mov.w	r1, #4294967295
 800b0ea:	6838      	ldr	r0, [r7, #0]
 800b0ec:	f7ff fe18 	bl	800ad20 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b0f0:	4b09      	ldr	r3, [pc, #36]	@ (800b118 <prvSwitchTimerLists+0x44>)
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d1f0      	bne.n	800b0dc <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800b0fa:	4b07      	ldr	r3, [pc, #28]	@ (800b118 <prvSwitchTimerLists+0x44>)
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800b100:	4b06      	ldr	r3, [pc, #24]	@ (800b11c <prvSwitchTimerLists+0x48>)
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	4a04      	ldr	r2, [pc, #16]	@ (800b118 <prvSwitchTimerLists+0x44>)
 800b106:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800b108:	4a04      	ldr	r2, [pc, #16]	@ (800b11c <prvSwitchTimerLists+0x48>)
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	6013      	str	r3, [r2, #0]
    }
 800b10e:	bf00      	nop
 800b110:	3708      	adds	r7, #8
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}
 800b116:	bf00      	nop
 800b118:	20000478 	.word	0x20000478
 800b11c:	2000047c 	.word	0x2000047c

0800b120 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800b120:	b580      	push	{r7, lr}
 800b122:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800b124:	f000 f962 	bl	800b3ec <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800b128:	4b12      	ldr	r3, [pc, #72]	@ (800b174 <prvCheckForValidListAndQueue+0x54>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d11d      	bne.n	800b16c <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800b130:	4811      	ldr	r0, [pc, #68]	@ (800b178 <prvCheckForValidListAndQueue+0x58>)
 800b132:	f7fd fec5 	bl	8008ec0 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800b136:	4811      	ldr	r0, [pc, #68]	@ (800b17c <prvCheckForValidListAndQueue+0x5c>)
 800b138:	f7fd fec2 	bl	8008ec0 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800b13c:	4b10      	ldr	r3, [pc, #64]	@ (800b180 <prvCheckForValidListAndQueue+0x60>)
 800b13e:	4a0e      	ldr	r2, [pc, #56]	@ (800b178 <prvCheckForValidListAndQueue+0x58>)
 800b140:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800b142:	4b10      	ldr	r3, [pc, #64]	@ (800b184 <prvCheckForValidListAndQueue+0x64>)
 800b144:	4a0d      	ldr	r2, [pc, #52]	@ (800b17c <prvCheckForValidListAndQueue+0x5c>)
 800b146:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800b148:	2200      	movs	r2, #0
 800b14a:	210c      	movs	r1, #12
 800b14c:	200a      	movs	r0, #10
 800b14e:	f7fd ffcb 	bl	80090e8 <xQueueGenericCreate>
 800b152:	4603      	mov	r3, r0
 800b154:	4a07      	ldr	r2, [pc, #28]	@ (800b174 <prvCheckForValidListAndQueue+0x54>)
 800b156:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 800b158:	4b06      	ldr	r3, [pc, #24]	@ (800b174 <prvCheckForValidListAndQueue+0x54>)
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d005      	beq.n	800b16c <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b160:	4b04      	ldr	r3, [pc, #16]	@ (800b174 <prvCheckForValidListAndQueue+0x54>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	4908      	ldr	r1, [pc, #32]	@ (800b188 <prvCheckForValidListAndQueue+0x68>)
 800b166:	4618      	mov	r0, r3
 800b168:	f7fe fc72 	bl	8009a50 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800b16c:	f000 f970 	bl	800b450 <vPortExitCritical>
    }
 800b170:	bf00      	nop
 800b172:	bd80      	pop	{r7, pc}
 800b174:	20000480 	.word	0x20000480
 800b178:	20000450 	.word	0x20000450
 800b17c:	20000464 	.word	0x20000464
 800b180:	20000478 	.word	0x20000478
 800b184:	2000047c 	.word	0x2000047c
 800b188:	0800c2c8 	.word	0x0800c2c8

0800b18c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800b18c:	b480      	push	{r7}
 800b18e:	b085      	sub	sp, #20
 800b190:	af00      	add	r7, sp, #0
 800b192:	60f8      	str	r0, [r7, #12]
 800b194:	60b9      	str	r1, [r7, #8]
 800b196:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	3b04      	subs	r3, #4
 800b19c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b1a4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	3b04      	subs	r3, #4
 800b1aa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800b1ac:	68bb      	ldr	r3, [r7, #8]
 800b1ae:	f023 0201 	bic.w	r2, r3, #1
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	3b04      	subs	r3, #4
 800b1ba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800b1bc:	4a0c      	ldr	r2, [pc, #48]	@ (800b1f0 <pxPortInitialiseStack+0x64>)
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	3b14      	subs	r3, #20
 800b1c6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800b1c8:	687a      	ldr	r2, [r7, #4]
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	3b04      	subs	r3, #4
 800b1d2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	f06f 0202 	mvn.w	r2, #2
 800b1da:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	3b20      	subs	r3, #32
 800b1e0:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
}
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	3714      	adds	r7, #20
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ee:	4770      	bx	lr
 800b1f0:	0800b1f5 	.word	0x0800b1f5

0800b1f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b1f4:	b480      	push	{r7}
 800b1f6:	b085      	sub	sp, #20
 800b1f8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800b1fe:	4b13      	ldr	r3, [pc, #76]	@ (800b24c <prvTaskExitError+0x58>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b206:	d00b      	beq.n	800b220 <prvTaskExitError+0x2c>
        __asm volatile
 800b208:	f04f 0320 	mov.w	r3, #32
 800b20c:	f383 8811 	msr	BASEPRI, r3
 800b210:	f3bf 8f6f 	isb	sy
 800b214:	f3bf 8f4f 	dsb	sy
 800b218:	60fb      	str	r3, [r7, #12]
    }
 800b21a:	bf00      	nop
 800b21c:	bf00      	nop
 800b21e:	e7fd      	b.n	800b21c <prvTaskExitError+0x28>
        __asm volatile
 800b220:	f04f 0320 	mov.w	r3, #32
 800b224:	f383 8811 	msr	BASEPRI, r3
 800b228:	f3bf 8f6f 	isb	sy
 800b22c:	f3bf 8f4f 	dsb	sy
 800b230:	60bb      	str	r3, [r7, #8]
    }
 800b232:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800b234:	bf00      	nop
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d0fc      	beq.n	800b236 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800b23c:	bf00      	nop
 800b23e:	bf00      	nop
 800b240:	3714      	adds	r7, #20
 800b242:	46bd      	mov	sp, r7
 800b244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b248:	4770      	bx	lr
 800b24a:	bf00      	nop
 800b24c:	2000004c 	.word	0x2000004c

0800b250 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 800b250:	4b07      	ldr	r3, [pc, #28]	@ (800b270 <pxCurrentTCBConst2>)
 800b252:	6819      	ldr	r1, [r3, #0]
 800b254:	6808      	ldr	r0, [r1, #0]
 800b256:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b25a:	f380 8809 	msr	PSP, r0
 800b25e:	f3bf 8f6f 	isb	sy
 800b262:	f04f 0000 	mov.w	r0, #0
 800b266:	f380 8811 	msr	BASEPRI, r0
 800b26a:	4770      	bx	lr
 800b26c:	f3af 8000 	nop.w

0800b270 <pxCurrentTCBConst2>:
 800b270:	2000034c 	.word	0x2000034c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 800b274:	bf00      	nop
 800b276:	bf00      	nop

0800b278 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 800b278:	4808      	ldr	r0, [pc, #32]	@ (800b29c <prvPortStartFirstTask+0x24>)
 800b27a:	6800      	ldr	r0, [r0, #0]
 800b27c:	6800      	ldr	r0, [r0, #0]
 800b27e:	f380 8808 	msr	MSP, r0
 800b282:	f04f 0000 	mov.w	r0, #0
 800b286:	f380 8814 	msr	CONTROL, r0
 800b28a:	b662      	cpsie	i
 800b28c:	b661      	cpsie	f
 800b28e:	f3bf 8f4f 	dsb	sy
 800b292:	f3bf 8f6f 	isb	sy
 800b296:	df00      	svc	0
 800b298:	bf00      	nop
 800b29a:	0000      	.short	0x0000
 800b29c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 800b2a0:	bf00      	nop
 800b2a2:	bf00      	nop

0800b2a4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b086      	sub	sp, #24
 800b2a8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b2aa:	4b47      	ldr	r3, [pc, #284]	@ (800b3c8 <xPortStartScheduler+0x124>)
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	4a47      	ldr	r2, [pc, #284]	@ (800b3cc <xPortStartScheduler+0x128>)
 800b2b0:	4293      	cmp	r3, r2
 800b2b2:	d10b      	bne.n	800b2cc <xPortStartScheduler+0x28>
        __asm volatile
 800b2b4:	f04f 0320 	mov.w	r3, #32
 800b2b8:	f383 8811 	msr	BASEPRI, r3
 800b2bc:	f3bf 8f6f 	isb	sy
 800b2c0:	f3bf 8f4f 	dsb	sy
 800b2c4:	60fb      	str	r3, [r7, #12]
    }
 800b2c6:	bf00      	nop
 800b2c8:	bf00      	nop
 800b2ca:	e7fd      	b.n	800b2c8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b2cc:	4b3e      	ldr	r3, [pc, #248]	@ (800b3c8 <xPortStartScheduler+0x124>)
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	4a3f      	ldr	r2, [pc, #252]	@ (800b3d0 <xPortStartScheduler+0x12c>)
 800b2d2:	4293      	cmp	r3, r2
 800b2d4:	d10b      	bne.n	800b2ee <xPortStartScheduler+0x4a>
        __asm volatile
 800b2d6:	f04f 0320 	mov.w	r3, #32
 800b2da:	f383 8811 	msr	BASEPRI, r3
 800b2de:	f3bf 8f6f 	isb	sy
 800b2e2:	f3bf 8f4f 	dsb	sy
 800b2e6:	613b      	str	r3, [r7, #16]
    }
 800b2e8:	bf00      	nop
 800b2ea:	bf00      	nop
 800b2ec:	e7fd      	b.n	800b2ea <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b2ee:	4b39      	ldr	r3, [pc, #228]	@ (800b3d4 <xPortStartScheduler+0x130>)
 800b2f0:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	781b      	ldrb	r3, [r3, #0]
 800b2f6:	b2db      	uxtb	r3, r3
 800b2f8:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b2fa:	697b      	ldr	r3, [r7, #20]
 800b2fc:	22ff      	movs	r2, #255	@ 0xff
 800b2fe:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b300:	697b      	ldr	r3, [r7, #20]
 800b302:	781b      	ldrb	r3, [r3, #0]
 800b304:	b2db      	uxtb	r3, r3
 800b306:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b308:	78fb      	ldrb	r3, [r7, #3]
 800b30a:	b2db      	uxtb	r3, r3
 800b30c:	f003 0320 	and.w	r3, r3, #32
 800b310:	b2da      	uxtb	r2, r3
 800b312:	4b31      	ldr	r3, [pc, #196]	@ (800b3d8 <xPortStartScheduler+0x134>)
 800b314:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b316:	4b31      	ldr	r3, [pc, #196]	@ (800b3dc <xPortStartScheduler+0x138>)
 800b318:	2207      	movs	r2, #7
 800b31a:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b31c:	e009      	b.n	800b332 <xPortStartScheduler+0x8e>
        {
            ulMaxPRIGROUPValue--;
 800b31e:	4b2f      	ldr	r3, [pc, #188]	@ (800b3dc <xPortStartScheduler+0x138>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	3b01      	subs	r3, #1
 800b324:	4a2d      	ldr	r2, [pc, #180]	@ (800b3dc <xPortStartScheduler+0x138>)
 800b326:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b328:	78fb      	ldrb	r3, [r7, #3]
 800b32a:	b2db      	uxtb	r3, r3
 800b32c:	005b      	lsls	r3, r3, #1
 800b32e:	b2db      	uxtb	r3, r3
 800b330:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b332:	78fb      	ldrb	r3, [r7, #3]
 800b334:	b2db      	uxtb	r3, r3
 800b336:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b33a:	2b80      	cmp	r3, #128	@ 0x80
 800b33c:	d0ef      	beq.n	800b31e <xPortStartScheduler+0x7a>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b33e:	4b27      	ldr	r3, [pc, #156]	@ (800b3dc <xPortStartScheduler+0x138>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	f1c3 0307 	rsb	r3, r3, #7
 800b346:	2b04      	cmp	r3, #4
 800b348:	d00b      	beq.n	800b362 <xPortStartScheduler+0xbe>
        __asm volatile
 800b34a:	f04f 0320 	mov.w	r3, #32
 800b34e:	f383 8811 	msr	BASEPRI, r3
 800b352:	f3bf 8f6f 	isb	sy
 800b356:	f3bf 8f4f 	dsb	sy
 800b35a:	60bb      	str	r3, [r7, #8]
    }
 800b35c:	bf00      	nop
 800b35e:	bf00      	nop
 800b360:	e7fd      	b.n	800b35e <xPortStartScheduler+0xba>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b362:	4b1e      	ldr	r3, [pc, #120]	@ (800b3dc <xPortStartScheduler+0x138>)
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	021b      	lsls	r3, r3, #8
 800b368:	4a1c      	ldr	r2, [pc, #112]	@ (800b3dc <xPortStartScheduler+0x138>)
 800b36a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b36c:	4b1b      	ldr	r3, [pc, #108]	@ (800b3dc <xPortStartScheduler+0x138>)
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b374:	4a19      	ldr	r2, [pc, #100]	@ (800b3dc <xPortStartScheduler+0x138>)
 800b376:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	b2da      	uxtb	r2, r3
 800b37c:	697b      	ldr	r3, [r7, #20]
 800b37e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800b380:	4b17      	ldr	r3, [pc, #92]	@ (800b3e0 <xPortStartScheduler+0x13c>)
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	4a16      	ldr	r2, [pc, #88]	@ (800b3e0 <xPortStartScheduler+0x13c>)
 800b386:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b38a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800b38c:	4b14      	ldr	r3, [pc, #80]	@ (800b3e0 <xPortStartScheduler+0x13c>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	4a13      	ldr	r2, [pc, #76]	@ (800b3e0 <xPortStartScheduler+0x13c>)
 800b392:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b396:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800b398:	f000 f8e0 	bl	800b55c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800b39c:	4b11      	ldr	r3, [pc, #68]	@ (800b3e4 <xPortStartScheduler+0x140>)
 800b39e:	2200      	movs	r2, #0
 800b3a0:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800b3a2:	f000 f8ff 	bl	800b5a4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b3a6:	4b10      	ldr	r3, [pc, #64]	@ (800b3e8 <xPortStartScheduler+0x144>)
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	4a0f      	ldr	r2, [pc, #60]	@ (800b3e8 <xPortStartScheduler+0x144>)
 800b3ac:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b3b0:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800b3b2:	f7ff ff61 	bl	800b278 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800b3b6:	f7ff f843 	bl	800a440 <vTaskSwitchContext>
    prvTaskExitError();
 800b3ba:	f7ff ff1b 	bl	800b1f4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800b3be:	2300      	movs	r3, #0
}
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	3718      	adds	r7, #24
 800b3c4:	46bd      	mov	sp, r7
 800b3c6:	bd80      	pop	{r7, pc}
 800b3c8:	e000ed00 	.word	0xe000ed00
 800b3cc:	410fc271 	.word	0x410fc271
 800b3d0:	410fc270 	.word	0x410fc270
 800b3d4:	e000e400 	.word	0xe000e400
 800b3d8:	2000048c 	.word	0x2000048c
 800b3dc:	20000490 	.word	0x20000490
 800b3e0:	e000ed20 	.word	0xe000ed20
 800b3e4:	2000004c 	.word	0x2000004c
 800b3e8:	e000ef34 	.word	0xe000ef34

0800b3ec <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b3ec:	b480      	push	{r7}
 800b3ee:	b083      	sub	sp, #12
 800b3f0:	af00      	add	r7, sp, #0
        __asm volatile
 800b3f2:	f04f 0320 	mov.w	r3, #32
 800b3f6:	f383 8811 	msr	BASEPRI, r3
 800b3fa:	f3bf 8f6f 	isb	sy
 800b3fe:	f3bf 8f4f 	dsb	sy
 800b402:	607b      	str	r3, [r7, #4]
    }
 800b404:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800b406:	4b10      	ldr	r3, [pc, #64]	@ (800b448 <vPortEnterCritical+0x5c>)
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	3301      	adds	r3, #1
 800b40c:	4a0e      	ldr	r2, [pc, #56]	@ (800b448 <vPortEnterCritical+0x5c>)
 800b40e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800b410:	4b0d      	ldr	r3, [pc, #52]	@ (800b448 <vPortEnterCritical+0x5c>)
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	2b01      	cmp	r3, #1
 800b416:	d110      	bne.n	800b43a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b418:	4b0c      	ldr	r3, [pc, #48]	@ (800b44c <vPortEnterCritical+0x60>)
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	b2db      	uxtb	r3, r3
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d00b      	beq.n	800b43a <vPortEnterCritical+0x4e>
        __asm volatile
 800b422:	f04f 0320 	mov.w	r3, #32
 800b426:	f383 8811 	msr	BASEPRI, r3
 800b42a:	f3bf 8f6f 	isb	sy
 800b42e:	f3bf 8f4f 	dsb	sy
 800b432:	603b      	str	r3, [r7, #0]
    }
 800b434:	bf00      	nop
 800b436:	bf00      	nop
 800b438:	e7fd      	b.n	800b436 <vPortEnterCritical+0x4a>
    }
}
 800b43a:	bf00      	nop
 800b43c:	370c      	adds	r7, #12
 800b43e:	46bd      	mov	sp, r7
 800b440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b444:	4770      	bx	lr
 800b446:	bf00      	nop
 800b448:	2000004c 	.word	0x2000004c
 800b44c:	e000ed04 	.word	0xe000ed04

0800b450 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b450:	b480      	push	{r7}
 800b452:	b083      	sub	sp, #12
 800b454:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800b456:	4b12      	ldr	r3, [pc, #72]	@ (800b4a0 <vPortExitCritical+0x50>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d10b      	bne.n	800b476 <vPortExitCritical+0x26>
        __asm volatile
 800b45e:	f04f 0320 	mov.w	r3, #32
 800b462:	f383 8811 	msr	BASEPRI, r3
 800b466:	f3bf 8f6f 	isb	sy
 800b46a:	f3bf 8f4f 	dsb	sy
 800b46e:	607b      	str	r3, [r7, #4]
    }
 800b470:	bf00      	nop
 800b472:	bf00      	nop
 800b474:	e7fd      	b.n	800b472 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800b476:	4b0a      	ldr	r3, [pc, #40]	@ (800b4a0 <vPortExitCritical+0x50>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	3b01      	subs	r3, #1
 800b47c:	4a08      	ldr	r2, [pc, #32]	@ (800b4a0 <vPortExitCritical+0x50>)
 800b47e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800b480:	4b07      	ldr	r3, [pc, #28]	@ (800b4a0 <vPortExitCritical+0x50>)
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d105      	bne.n	800b494 <vPortExitCritical+0x44>
 800b488:	2300      	movs	r3, #0
 800b48a:	603b      	str	r3, [r7, #0]
        __asm volatile
 800b48c:	683b      	ldr	r3, [r7, #0]
 800b48e:	f383 8811 	msr	BASEPRI, r3
    }
 800b492:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800b494:	bf00      	nop
 800b496:	370c      	adds	r7, #12
 800b498:	46bd      	mov	sp, r7
 800b49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49e:	4770      	bx	lr
 800b4a0:	2000004c 	.word	0x2000004c
	...

0800b4b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 800b4b0:	f3ef 8009 	mrs	r0, PSP
 800b4b4:	f3bf 8f6f 	isb	sy
 800b4b8:	4b15      	ldr	r3, [pc, #84]	@ (800b510 <pxCurrentTCBConst>)
 800b4ba:	681a      	ldr	r2, [r3, #0]
 800b4bc:	f01e 0f10 	tst.w	lr, #16
 800b4c0:	bf08      	it	eq
 800b4c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b4c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4ca:	6010      	str	r0, [r2, #0]
 800b4cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b4d0:	f04f 0020 	mov.w	r0, #32
 800b4d4:	f380 8811 	msr	BASEPRI, r0
 800b4d8:	f3bf 8f4f 	dsb	sy
 800b4dc:	f3bf 8f6f 	isb	sy
 800b4e0:	f7fe ffae 	bl	800a440 <vTaskSwitchContext>
 800b4e4:	f04f 0000 	mov.w	r0, #0
 800b4e8:	f380 8811 	msr	BASEPRI, r0
 800b4ec:	bc09      	pop	{r0, r3}
 800b4ee:	6819      	ldr	r1, [r3, #0]
 800b4f0:	6808      	ldr	r0, [r1, #0]
 800b4f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4f6:	f01e 0f10 	tst.w	lr, #16
 800b4fa:	bf08      	it	eq
 800b4fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b500:	f380 8809 	msr	PSP, r0
 800b504:	f3bf 8f6f 	isb	sy
 800b508:	4770      	bx	lr
 800b50a:	bf00      	nop
 800b50c:	f3af 8000 	nop.w

0800b510 <pxCurrentTCBConst>:
 800b510:	2000034c 	.word	0x2000034c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 800b514:	bf00      	nop
 800b516:	bf00      	nop

0800b518 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b082      	sub	sp, #8
 800b51c:	af00      	add	r7, sp, #0
        __asm volatile
 800b51e:	f04f 0320 	mov.w	r3, #32
 800b522:	f383 8811 	msr	BASEPRI, r3
 800b526:	f3bf 8f6f 	isb	sy
 800b52a:	f3bf 8f4f 	dsb	sy
 800b52e:	607b      	str	r3, [r7, #4]
    }
 800b530:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800b532:	f7fe fe91 	bl	800a258 <xTaskIncrementTick>
 800b536:	4603      	mov	r3, r0
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d003      	beq.n	800b544 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b53c:	4b06      	ldr	r3, [pc, #24]	@ (800b558 <SysTick_Handler+0x40>)
 800b53e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b542:	601a      	str	r2, [r3, #0]
 800b544:	2300      	movs	r3, #0
 800b546:	603b      	str	r3, [r7, #0]
        __asm volatile
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	f383 8811 	msr	BASEPRI, r3
    }
 800b54e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 800b550:	bf00      	nop
 800b552:	3708      	adds	r7, #8
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}
 800b558:	e000ed04 	.word	0xe000ed04

0800b55c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800b55c:	b480      	push	{r7}
 800b55e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b560:	4b0b      	ldr	r3, [pc, #44]	@ (800b590 <vPortSetupTimerInterrupt+0x34>)
 800b562:	2200      	movs	r2, #0
 800b564:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b566:	4b0b      	ldr	r3, [pc, #44]	@ (800b594 <vPortSetupTimerInterrupt+0x38>)
 800b568:	2200      	movs	r2, #0
 800b56a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b56c:	4b0a      	ldr	r3, [pc, #40]	@ (800b598 <vPortSetupTimerInterrupt+0x3c>)
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	4a0a      	ldr	r2, [pc, #40]	@ (800b59c <vPortSetupTimerInterrupt+0x40>)
 800b572:	fba2 2303 	umull	r2, r3, r2, r3
 800b576:	099b      	lsrs	r3, r3, #6
 800b578:	4a09      	ldr	r2, [pc, #36]	@ (800b5a0 <vPortSetupTimerInterrupt+0x44>)
 800b57a:	3b01      	subs	r3, #1
 800b57c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b57e:	4b04      	ldr	r3, [pc, #16]	@ (800b590 <vPortSetupTimerInterrupt+0x34>)
 800b580:	2207      	movs	r2, #7
 800b582:	601a      	str	r2, [r3, #0]
}
 800b584:	bf00      	nop
 800b586:	46bd      	mov	sp, r7
 800b588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58c:	4770      	bx	lr
 800b58e:	bf00      	nop
 800b590:	e000e010 	.word	0xe000e010
 800b594:	e000e018 	.word	0xe000e018
 800b598:	20000000 	.word	0x20000000
 800b59c:	10624dd3 	.word	0x10624dd3
 800b5a0:	e000e014 	.word	0xe000e014

0800b5a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 800b5a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b5b4 <vPortEnableVFP+0x10>
 800b5a8:	6801      	ldr	r1, [r0, #0]
 800b5aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b5ae:	6001      	str	r1, [r0, #0]
 800b5b0:	4770      	bx	lr
 800b5b2:	0000      	.short	0x0000
 800b5b4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 800b5b8:	bf00      	nop
 800b5ba:	bf00      	nop

0800b5bc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800b5bc:	b480      	push	{r7}
 800b5be:	b085      	sub	sp, #20
 800b5c0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 800b5c2:	f3ef 8305 	mrs	r3, IPSR
 800b5c6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	2b0f      	cmp	r3, #15
 800b5cc:	d915      	bls.n	800b5fa <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b5ce:	4a18      	ldr	r2, [pc, #96]	@ (800b630 <vPortValidateInterruptPriority+0x74>)
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	4413      	add	r3, r2
 800b5d4:	781b      	ldrb	r3, [r3, #0]
 800b5d6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b5d8:	4b16      	ldr	r3, [pc, #88]	@ (800b634 <vPortValidateInterruptPriority+0x78>)
 800b5da:	781b      	ldrb	r3, [r3, #0]
 800b5dc:	7afa      	ldrb	r2, [r7, #11]
 800b5de:	429a      	cmp	r2, r3
 800b5e0:	d20b      	bcs.n	800b5fa <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 800b5e2:	f04f 0320 	mov.w	r3, #32
 800b5e6:	f383 8811 	msr	BASEPRI, r3
 800b5ea:	f3bf 8f6f 	isb	sy
 800b5ee:	f3bf 8f4f 	dsb	sy
 800b5f2:	607b      	str	r3, [r7, #4]
    }
 800b5f4:	bf00      	nop
 800b5f6:	bf00      	nop
 800b5f8:	e7fd      	b.n	800b5f6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b5fa:	4b0f      	ldr	r3, [pc, #60]	@ (800b638 <vPortValidateInterruptPriority+0x7c>)
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b602:	4b0e      	ldr	r3, [pc, #56]	@ (800b63c <vPortValidateInterruptPriority+0x80>)
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	429a      	cmp	r2, r3
 800b608:	d90b      	bls.n	800b622 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 800b60a:	f04f 0320 	mov.w	r3, #32
 800b60e:	f383 8811 	msr	BASEPRI, r3
 800b612:	f3bf 8f6f 	isb	sy
 800b616:	f3bf 8f4f 	dsb	sy
 800b61a:	603b      	str	r3, [r7, #0]
    }
 800b61c:	bf00      	nop
 800b61e:	bf00      	nop
 800b620:	e7fd      	b.n	800b61e <vPortValidateInterruptPriority+0x62>
    }
 800b622:	bf00      	nop
 800b624:	3714      	adds	r7, #20
 800b626:	46bd      	mov	sp, r7
 800b628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62c:	4770      	bx	lr
 800b62e:	bf00      	nop
 800b630:	e000e3f0 	.word	0xe000e3f0
 800b634:	2000048c 	.word	0x2000048c
 800b638:	e000ed0c 	.word	0xe000ed0c
 800b63c:	20000490 	.word	0x20000490

0800b640 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800b640:	b580      	push	{r7, lr}
 800b642:	b08a      	sub	sp, #40	@ 0x28
 800b644:	af00      	add	r7, sp, #0
 800b646:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 800b648:	2300      	movs	r3, #0
 800b64a:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 800b64c:	f7fe fcec 	bl	800a028 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800b650:	4b54      	ldr	r3, [pc, #336]	@ (800b7a4 <pvPortMalloc+0x164>)
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d101      	bne.n	800b65c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 800b658:	f000 f908 	bl	800b86c <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d012      	beq.n	800b688 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800b662:	2208      	movs	r2, #8
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	f003 0307 	and.w	r3, r3, #7
 800b66a:	1ad3      	subs	r3, r2, r3
 800b66c:	3308      	adds	r3, #8
 800b66e:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800b670:	69bb      	ldr	r3, [r7, #24]
 800b672:	43db      	mvns	r3, r3
 800b674:	687a      	ldr	r2, [r7, #4]
 800b676:	429a      	cmp	r2, r3
 800b678:	d804      	bhi.n	800b684 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 800b67a:	687a      	ldr	r2, [r7, #4]
 800b67c:	69bb      	ldr	r3, [r7, #24]
 800b67e:	4413      	add	r3, r2
 800b680:	607b      	str	r3, [r7, #4]
 800b682:	e001      	b.n	800b688 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 800b684:	2300      	movs	r3, #0
 800b686:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	db71      	blt.n	800b772 <pvPortMalloc+0x132>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	2b00      	cmp	r3, #0
 800b692:	d06e      	beq.n	800b772 <pvPortMalloc+0x132>
 800b694:	4b44      	ldr	r3, [pc, #272]	@ (800b7a8 <pvPortMalloc+0x168>)
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	687a      	ldr	r2, [r7, #4]
 800b69a:	429a      	cmp	r2, r3
 800b69c:	d869      	bhi.n	800b772 <pvPortMalloc+0x132>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800b69e:	4b43      	ldr	r3, [pc, #268]	@ (800b7ac <pvPortMalloc+0x16c>)
 800b6a0:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800b6a2:	4b42      	ldr	r3, [pc, #264]	@ (800b7ac <pvPortMalloc+0x16c>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b6a8:	e004      	b.n	800b6b4 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 800b6aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6ac:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800b6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b6b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6b6:	685b      	ldr	r3, [r3, #4]
 800b6b8:	687a      	ldr	r2, [r7, #4]
 800b6ba:	429a      	cmp	r2, r3
 800b6bc:	d903      	bls.n	800b6c6 <pvPortMalloc+0x86>
 800b6be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d1f1      	bne.n	800b6aa <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800b6c6:	4b37      	ldr	r3, [pc, #220]	@ (800b7a4 <pvPortMalloc+0x164>)
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b6cc:	429a      	cmp	r2, r3
 800b6ce:	d050      	beq.n	800b772 <pvPortMalloc+0x132>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b6d0:	6a3b      	ldr	r3, [r7, #32]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	2208      	movs	r2, #8
 800b6d6:	4413      	add	r3, r2
 800b6d8:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b6da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6dc:	681a      	ldr	r2, [r3, #0]
 800b6de:	6a3b      	ldr	r3, [r7, #32]
 800b6e0:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b6e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6e4:	685a      	ldr	r2, [r3, #4]
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	1ad2      	subs	r2, r2, r3
 800b6ea:	2308      	movs	r3, #8
 800b6ec:	005b      	lsls	r3, r3, #1
 800b6ee:	429a      	cmp	r2, r3
 800b6f0:	d920      	bls.n	800b734 <pvPortMalloc+0xf4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b6f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	4413      	add	r3, r2
 800b6f8:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b6fa:	697b      	ldr	r3, [r7, #20]
 800b6fc:	f003 0307 	and.w	r3, r3, #7
 800b700:	2b00      	cmp	r3, #0
 800b702:	d00b      	beq.n	800b71c <pvPortMalloc+0xdc>
        __asm volatile
 800b704:	f04f 0320 	mov.w	r3, #32
 800b708:	f383 8811 	msr	BASEPRI, r3
 800b70c:	f3bf 8f6f 	isb	sy
 800b710:	f3bf 8f4f 	dsb	sy
 800b714:	613b      	str	r3, [r7, #16]
    }
 800b716:	bf00      	nop
 800b718:	bf00      	nop
 800b71a:	e7fd      	b.n	800b718 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b71c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b71e:	685a      	ldr	r2, [r3, #4]
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	1ad2      	subs	r2, r2, r3
 800b724:	697b      	ldr	r3, [r7, #20]
 800b726:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800b728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b72a:	687a      	ldr	r2, [r7, #4]
 800b72c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b72e:	6978      	ldr	r0, [r7, #20]
 800b730:	f000 f8f8 	bl	800b924 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b734:	4b1c      	ldr	r3, [pc, #112]	@ (800b7a8 <pvPortMalloc+0x168>)
 800b736:	681a      	ldr	r2, [r3, #0]
 800b738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b73a:	685b      	ldr	r3, [r3, #4]
 800b73c:	1ad3      	subs	r3, r2, r3
 800b73e:	4a1a      	ldr	r2, [pc, #104]	@ (800b7a8 <pvPortMalloc+0x168>)
 800b740:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b742:	4b19      	ldr	r3, [pc, #100]	@ (800b7a8 <pvPortMalloc+0x168>)
 800b744:	681a      	ldr	r2, [r3, #0]
 800b746:	4b1a      	ldr	r3, [pc, #104]	@ (800b7b0 <pvPortMalloc+0x170>)
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	429a      	cmp	r2, r3
 800b74c:	d203      	bcs.n	800b756 <pvPortMalloc+0x116>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b74e:	4b16      	ldr	r3, [pc, #88]	@ (800b7a8 <pvPortMalloc+0x168>)
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	4a17      	ldr	r2, [pc, #92]	@ (800b7b0 <pvPortMalloc+0x170>)
 800b754:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800b756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b758:	685b      	ldr	r3, [r3, #4]
 800b75a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800b75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b760:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800b762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b764:	2200      	movs	r2, #0
 800b766:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800b768:	4b12      	ldr	r3, [pc, #72]	@ (800b7b4 <pvPortMalloc+0x174>)
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	3301      	adds	r3, #1
 800b76e:	4a11      	ldr	r2, [pc, #68]	@ (800b7b4 <pvPortMalloc+0x174>)
 800b770:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800b772:	f7fe fc67 	bl	800a044 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b776:	69fb      	ldr	r3, [r7, #28]
 800b778:	f003 0307 	and.w	r3, r3, #7
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d00b      	beq.n	800b798 <pvPortMalloc+0x158>
        __asm volatile
 800b780:	f04f 0320 	mov.w	r3, #32
 800b784:	f383 8811 	msr	BASEPRI, r3
 800b788:	f3bf 8f6f 	isb	sy
 800b78c:	f3bf 8f4f 	dsb	sy
 800b790:	60fb      	str	r3, [r7, #12]
    }
 800b792:	bf00      	nop
 800b794:	bf00      	nop
 800b796:	e7fd      	b.n	800b794 <pvPortMalloc+0x154>
    return pvReturn;
 800b798:	69fb      	ldr	r3, [r7, #28]
}
 800b79a:	4618      	mov	r0, r3
 800b79c:	3728      	adds	r7, #40	@ 0x28
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}
 800b7a2:	bf00      	nop
 800b7a4:	2001309c 	.word	0x2001309c
 800b7a8:	200130a0 	.word	0x200130a0
 800b7ac:	20013094 	.word	0x20013094
 800b7b0:	200130a4 	.word	0x200130a4
 800b7b4:	200130a8 	.word	0x200130a8

0800b7b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	b086      	sub	sp, #24
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d047      	beq.n	800b85a <vPortFree+0xa2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800b7ca:	2308      	movs	r3, #8
 800b7cc:	425b      	negs	r3, r3
 800b7ce:	697a      	ldr	r2, [r7, #20]
 800b7d0:	4413      	add	r3, r2
 800b7d2:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800b7d4:	697b      	ldr	r3, [r7, #20]
 800b7d6:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 800b7d8:	693b      	ldr	r3, [r7, #16]
 800b7da:	685b      	ldr	r3, [r3, #4]
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	db0b      	blt.n	800b7f8 <vPortFree+0x40>
        __asm volatile
 800b7e0:	f04f 0320 	mov.w	r3, #32
 800b7e4:	f383 8811 	msr	BASEPRI, r3
 800b7e8:	f3bf 8f6f 	isb	sy
 800b7ec:	f3bf 8f4f 	dsb	sy
 800b7f0:	60fb      	str	r3, [r7, #12]
    }
 800b7f2:	bf00      	nop
 800b7f4:	bf00      	nop
 800b7f6:	e7fd      	b.n	800b7f4 <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b7f8:	693b      	ldr	r3, [r7, #16]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d00b      	beq.n	800b818 <vPortFree+0x60>
        __asm volatile
 800b800:	f04f 0320 	mov.w	r3, #32
 800b804:	f383 8811 	msr	BASEPRI, r3
 800b808:	f3bf 8f6f 	isb	sy
 800b80c:	f3bf 8f4f 	dsb	sy
 800b810:	60bb      	str	r3, [r7, #8]
    }
 800b812:	bf00      	nop
 800b814:	bf00      	nop
 800b816:	e7fd      	b.n	800b814 <vPortFree+0x5c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 800b818:	693b      	ldr	r3, [r7, #16]
 800b81a:	685b      	ldr	r3, [r3, #4]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	da1c      	bge.n	800b85a <vPortFree+0xa2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800b820:	693b      	ldr	r3, [r7, #16]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d118      	bne.n	800b85a <vPortFree+0xa2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 800b828:	693b      	ldr	r3, [r7, #16]
 800b82a:	685b      	ldr	r3, [r3, #4]
 800b82c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b830:	693b      	ldr	r3, [r7, #16]
 800b832:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 800b834:	f7fe fbf8 	bl	800a028 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800b838:	693b      	ldr	r3, [r7, #16]
 800b83a:	685a      	ldr	r2, [r3, #4]
 800b83c:	4b09      	ldr	r3, [pc, #36]	@ (800b864 <vPortFree+0xac>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	4413      	add	r3, r2
 800b842:	4a08      	ldr	r2, [pc, #32]	@ (800b864 <vPortFree+0xac>)
 800b844:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b846:	6938      	ldr	r0, [r7, #16]
 800b848:	f000 f86c 	bl	800b924 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800b84c:	4b06      	ldr	r3, [pc, #24]	@ (800b868 <vPortFree+0xb0>)
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	3301      	adds	r3, #1
 800b852:	4a05      	ldr	r2, [pc, #20]	@ (800b868 <vPortFree+0xb0>)
 800b854:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800b856:	f7fe fbf5 	bl	800a044 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800b85a:	bf00      	nop
 800b85c:	3718      	adds	r7, #24
 800b85e:	46bd      	mov	sp, r7
 800b860:	bd80      	pop	{r7, pc}
 800b862:	bf00      	nop
 800b864:	200130a0 	.word	0x200130a0
 800b868:	200130ac 	.word	0x200130ac

0800b86c <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800b86c:	b480      	push	{r7}
 800b86e:	b085      	sub	sp, #20
 800b870:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b872:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 800b876:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800b878:	4b25      	ldr	r3, [pc, #148]	@ (800b910 <prvHeapInit+0xa4>)
 800b87a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	f003 0307 	and.w	r3, r3, #7
 800b882:	2b00      	cmp	r3, #0
 800b884:	d00c      	beq.n	800b8a0 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	3307      	adds	r3, #7
 800b88a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	f023 0307 	bic.w	r3, r3, #7
 800b892:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 800b894:	68ba      	ldr	r2, [r7, #8]
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	1ad3      	subs	r3, r2, r3
 800b89a:	4a1d      	ldr	r2, [pc, #116]	@ (800b910 <prvHeapInit+0xa4>)
 800b89c:	4413      	add	r3, r2
 800b89e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b8a4:	4a1b      	ldr	r2, [pc, #108]	@ (800b914 <prvHeapInit+0xa8>)
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800b8aa:	4b1a      	ldr	r3, [pc, #104]	@ (800b914 <prvHeapInit+0xa8>)
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	68ba      	ldr	r2, [r7, #8]
 800b8b4:	4413      	add	r3, r2
 800b8b6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800b8b8:	2208      	movs	r2, #8
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	1a9b      	subs	r3, r3, r2
 800b8be:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	f023 0307 	bic.w	r3, r3, #7
 800b8c6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	4a13      	ldr	r2, [pc, #76]	@ (800b918 <prvHeapInit+0xac>)
 800b8cc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800b8ce:	4b12      	ldr	r3, [pc, #72]	@ (800b918 <prvHeapInit+0xac>)
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800b8d6:	4b10      	ldr	r3, [pc, #64]	@ (800b918 <prvHeapInit+0xac>)
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	2200      	movs	r2, #0
 800b8dc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800b8e2:	683b      	ldr	r3, [r7, #0]
 800b8e4:	68fa      	ldr	r2, [r7, #12]
 800b8e6:	1ad2      	subs	r2, r2, r3
 800b8e8:	683b      	ldr	r3, [r7, #0]
 800b8ea:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b8ec:	4b0a      	ldr	r3, [pc, #40]	@ (800b918 <prvHeapInit+0xac>)
 800b8ee:	681a      	ldr	r2, [r3, #0]
 800b8f0:	683b      	ldr	r3, [r7, #0]
 800b8f2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	685b      	ldr	r3, [r3, #4]
 800b8f8:	4a08      	ldr	r2, [pc, #32]	@ (800b91c <prvHeapInit+0xb0>)
 800b8fa:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	685b      	ldr	r3, [r3, #4]
 800b900:	4a07      	ldr	r2, [pc, #28]	@ (800b920 <prvHeapInit+0xb4>)
 800b902:	6013      	str	r3, [r2, #0]
}
 800b904:	bf00      	nop
 800b906:	3714      	adds	r7, #20
 800b908:	46bd      	mov	sp, r7
 800b90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90e:	4770      	bx	lr
 800b910:	20000494 	.word	0x20000494
 800b914:	20013094 	.word	0x20013094
 800b918:	2001309c 	.word	0x2001309c
 800b91c:	200130a4 	.word	0x200130a4
 800b920:	200130a0 	.word	0x200130a0

0800b924 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800b924:	b480      	push	{r7}
 800b926:	b085      	sub	sp, #20
 800b928:	af00      	add	r7, sp, #0
 800b92a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b92c:	4b28      	ldr	r3, [pc, #160]	@ (800b9d0 <prvInsertBlockIntoFreeList+0xac>)
 800b92e:	60fb      	str	r3, [r7, #12]
 800b930:	e002      	b.n	800b938 <prvInsertBlockIntoFreeList+0x14>
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	60fb      	str	r3, [r7, #12]
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	687a      	ldr	r2, [r7, #4]
 800b93e:	429a      	cmp	r2, r3
 800b940:	d8f7      	bhi.n	800b932 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	685b      	ldr	r3, [r3, #4]
 800b94a:	68ba      	ldr	r2, [r7, #8]
 800b94c:	4413      	add	r3, r2
 800b94e:	687a      	ldr	r2, [r7, #4]
 800b950:	429a      	cmp	r2, r3
 800b952:	d108      	bne.n	800b966 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	685a      	ldr	r2, [r3, #4]
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	685b      	ldr	r3, [r3, #4]
 800b95c:	441a      	add	r2, r3
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	685b      	ldr	r3, [r3, #4]
 800b96e:	68ba      	ldr	r2, [r7, #8]
 800b970:	441a      	add	r2, r3
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	429a      	cmp	r2, r3
 800b978:	d118      	bne.n	800b9ac <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	681a      	ldr	r2, [r3, #0]
 800b97e:	4b15      	ldr	r3, [pc, #84]	@ (800b9d4 <prvInsertBlockIntoFreeList+0xb0>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	429a      	cmp	r2, r3
 800b984:	d00d      	beq.n	800b9a2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	685a      	ldr	r2, [r3, #4]
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	685b      	ldr	r3, [r3, #4]
 800b990:	441a      	add	r2, r3
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	681a      	ldr	r2, [r3, #0]
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	601a      	str	r2, [r3, #0]
 800b9a0:	e008      	b.n	800b9b4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b9a2:	4b0c      	ldr	r3, [pc, #48]	@ (800b9d4 <prvInsertBlockIntoFreeList+0xb0>)
 800b9a4:	681a      	ldr	r2, [r3, #0]
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	601a      	str	r2, [r3, #0]
 800b9aa:	e003      	b.n	800b9b4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	681a      	ldr	r2, [r3, #0]
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800b9b4:	68fa      	ldr	r2, [r7, #12]
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	429a      	cmp	r2, r3
 800b9ba:	d002      	beq.n	800b9c2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	687a      	ldr	r2, [r7, #4]
 800b9c0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800b9c2:	bf00      	nop
 800b9c4:	3714      	adds	r7, #20
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9cc:	4770      	bx	lr
 800b9ce:	bf00      	nop
 800b9d0:	20013094 	.word	0x20013094
 800b9d4:	2001309c 	.word	0x2001309c

0800b9d8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800b9dc:	2201      	movs	r2, #1
 800b9de:	490e      	ldr	r1, [pc, #56]	@ (800ba18 <MX_USB_HOST_Init+0x40>)
 800b9e0:	480e      	ldr	r0, [pc, #56]	@ (800ba1c <MX_USB_HOST_Init+0x44>)
 800b9e2:	f7fb fd4d 	bl	8007480 <USBH_Init>
 800b9e6:	4603      	mov	r3, r0
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d001      	beq.n	800b9f0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800b9ec:	f7fa fd3c 	bl	8006468 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800b9f0:	490b      	ldr	r1, [pc, #44]	@ (800ba20 <MX_USB_HOST_Init+0x48>)
 800b9f2:	480a      	ldr	r0, [pc, #40]	@ (800ba1c <MX_USB_HOST_Init+0x44>)
 800b9f4:	f7fb fdef 	bl	80075d6 <USBH_RegisterClass>
 800b9f8:	4603      	mov	r3, r0
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d001      	beq.n	800ba02 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800b9fe:	f7fa fd33 	bl	8006468 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800ba02:	4806      	ldr	r0, [pc, #24]	@ (800ba1c <MX_USB_HOST_Init+0x44>)
 800ba04:	f7fb fe73 	bl	80076ee <USBH_Start>
 800ba08:	4603      	mov	r3, r0
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d001      	beq.n	800ba12 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800ba0e:	f7fa fd2b 	bl	8006468 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800ba12:	bf00      	nop
 800ba14:	bd80      	pop	{r7, pc}
 800ba16:	bf00      	nop
 800ba18:	0800ba39 	.word	0x0800ba39
 800ba1c:	200130b0 	.word	0x200130b0
 800ba20:	2000002c 	.word	0x2000002c

0800ba24 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800ba28:	4802      	ldr	r0, [pc, #8]	@ (800ba34 <MX_USB_HOST_Process+0x10>)
 800ba2a:	f7fb fe71 	bl	8007710 <USBH_Process>
}
 800ba2e:	bf00      	nop
 800ba30:	bd80      	pop	{r7, pc}
 800ba32:	bf00      	nop
 800ba34:	200130b0 	.word	0x200130b0

0800ba38 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800ba38:	b480      	push	{r7}
 800ba3a:	b083      	sub	sp, #12
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]
 800ba40:	460b      	mov	r3, r1
 800ba42:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800ba44:	78fb      	ldrb	r3, [r7, #3]
 800ba46:	3b01      	subs	r3, #1
 800ba48:	2b04      	cmp	r3, #4
 800ba4a:	d819      	bhi.n	800ba80 <USBH_UserProcess+0x48>
 800ba4c:	a201      	add	r2, pc, #4	@ (adr r2, 800ba54 <USBH_UserProcess+0x1c>)
 800ba4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba52:	bf00      	nop
 800ba54:	0800ba81 	.word	0x0800ba81
 800ba58:	0800ba71 	.word	0x0800ba71
 800ba5c:	0800ba81 	.word	0x0800ba81
 800ba60:	0800ba79 	.word	0x0800ba79
 800ba64:	0800ba69 	.word	0x0800ba69
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800ba68:	4b09      	ldr	r3, [pc, #36]	@ (800ba90 <USBH_UserProcess+0x58>)
 800ba6a:	2203      	movs	r2, #3
 800ba6c:	701a      	strb	r2, [r3, #0]
  break;
 800ba6e:	e008      	b.n	800ba82 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800ba70:	4b07      	ldr	r3, [pc, #28]	@ (800ba90 <USBH_UserProcess+0x58>)
 800ba72:	2202      	movs	r2, #2
 800ba74:	701a      	strb	r2, [r3, #0]
  break;
 800ba76:	e004      	b.n	800ba82 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800ba78:	4b05      	ldr	r3, [pc, #20]	@ (800ba90 <USBH_UserProcess+0x58>)
 800ba7a:	2201      	movs	r2, #1
 800ba7c:	701a      	strb	r2, [r3, #0]
  break;
 800ba7e:	e000      	b.n	800ba82 <USBH_UserProcess+0x4a>

  default:
  break;
 800ba80:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800ba82:	bf00      	nop
 800ba84:	370c      	adds	r7, #12
 800ba86:	46bd      	mov	sp, r7
 800ba88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8c:	4770      	bx	lr
 800ba8e:	bf00      	nop
 800ba90:	20013488 	.word	0x20013488

0800ba94 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b08a      	sub	sp, #40	@ 0x28
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ba9c:	f107 0314 	add.w	r3, r7, #20
 800baa0:	2200      	movs	r2, #0
 800baa2:	601a      	str	r2, [r3, #0]
 800baa4:	605a      	str	r2, [r3, #4]
 800baa6:	609a      	str	r2, [r3, #8]
 800baa8:	60da      	str	r2, [r3, #12]
 800baaa:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bab4:	d147      	bne.n	800bb46 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bab6:	2300      	movs	r3, #0
 800bab8:	613b      	str	r3, [r7, #16]
 800baba:	4b25      	ldr	r3, [pc, #148]	@ (800bb50 <HAL_HCD_MspInit+0xbc>)
 800babc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800babe:	4a24      	ldr	r2, [pc, #144]	@ (800bb50 <HAL_HCD_MspInit+0xbc>)
 800bac0:	f043 0301 	orr.w	r3, r3, #1
 800bac4:	6313      	str	r3, [r2, #48]	@ 0x30
 800bac6:	4b22      	ldr	r3, [pc, #136]	@ (800bb50 <HAL_HCD_MspInit+0xbc>)
 800bac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800baca:	f003 0301 	and.w	r3, r3, #1
 800bace:	613b      	str	r3, [r7, #16]
 800bad0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800bad2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bad8:	2300      	movs	r3, #0
 800bada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800badc:	2300      	movs	r3, #0
 800bade:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800bae0:	f107 0314 	add.w	r3, r7, #20
 800bae4:	4619      	mov	r1, r3
 800bae6:	481b      	ldr	r0, [pc, #108]	@ (800bb54 <HAL_HCD_MspInit+0xc0>)
 800bae8:	f7f5 f854 	bl	8000b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800baec:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800baf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800baf2:	2302      	movs	r3, #2
 800baf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800baf6:	2300      	movs	r3, #0
 800baf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bafa:	2300      	movs	r3, #0
 800bafc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bafe:	230a      	movs	r3, #10
 800bb00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bb02:	f107 0314 	add.w	r3, r7, #20
 800bb06:	4619      	mov	r1, r3
 800bb08:	4812      	ldr	r0, [pc, #72]	@ (800bb54 <HAL_HCD_MspInit+0xc0>)
 800bb0a:	f7f5 f843 	bl	8000b94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bb0e:	4b10      	ldr	r3, [pc, #64]	@ (800bb50 <HAL_HCD_MspInit+0xbc>)
 800bb10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb12:	4a0f      	ldr	r2, [pc, #60]	@ (800bb50 <HAL_HCD_MspInit+0xbc>)
 800bb14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb18:	6353      	str	r3, [r2, #52]	@ 0x34
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	60fb      	str	r3, [r7, #12]
 800bb1e:	4b0c      	ldr	r3, [pc, #48]	@ (800bb50 <HAL_HCD_MspInit+0xbc>)
 800bb20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb22:	4a0b      	ldr	r2, [pc, #44]	@ (800bb50 <HAL_HCD_MspInit+0xbc>)
 800bb24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bb28:	6453      	str	r3, [r2, #68]	@ 0x44
 800bb2a:	4b09      	ldr	r3, [pc, #36]	@ (800bb50 <HAL_HCD_MspInit+0xbc>)
 800bb2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bb32:	60fb      	str	r3, [r7, #12]
 800bb34:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800bb36:	2200      	movs	r2, #0
 800bb38:	2100      	movs	r1, #0
 800bb3a:	2043      	movs	r0, #67	@ 0x43
 800bb3c:	f7f4 ff6e 	bl	8000a1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bb40:	2043      	movs	r0, #67	@ 0x43
 800bb42:	f7f4 ff87 	bl	8000a54 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bb46:	bf00      	nop
 800bb48:	3728      	adds	r7, #40	@ 0x28
 800bb4a:	46bd      	mov	sp, r7
 800bb4c:	bd80      	pop	{r7, pc}
 800bb4e:	bf00      	nop
 800bb50:	40023800 	.word	0x40023800
 800bb54:	40020000 	.word	0x40020000

0800bb58 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b082      	sub	sp, #8
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bb66:	4618      	mov	r0, r3
 800bb68:	f7fc f9ab 	bl	8007ec2 <USBH_LL_IncTimer>
}
 800bb6c:	bf00      	nop
 800bb6e:	3708      	adds	r7, #8
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bb74:	b580      	push	{r7, lr}
 800bb76:	b082      	sub	sp, #8
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bb82:	4618      	mov	r0, r3
 800bb84:	f7fc f9e7 	bl	8007f56 <USBH_LL_Connect>
}
 800bb88:	bf00      	nop
 800bb8a:	3708      	adds	r7, #8
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	bd80      	pop	{r7, pc}

0800bb90 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b082      	sub	sp, #8
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f7fc f9f0 	bl	8007f84 <USBH_LL_Disconnect>
}
 800bba4:	bf00      	nop
 800bba6:	3708      	adds	r7, #8
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	bd80      	pop	{r7, pc}

0800bbac <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800bbac:	b480      	push	{r7}
 800bbae:	b083      	sub	sp, #12
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	6078      	str	r0, [r7, #4]
 800bbb4:	460b      	mov	r3, r1
 800bbb6:	70fb      	strb	r3, [r7, #3]
 800bbb8:	4613      	mov	r3, r2
 800bbba:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800bbbc:	bf00      	nop
 800bbbe:	370c      	adds	r7, #12
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc6:	4770      	bx	lr

0800bbc8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b082      	sub	sp, #8
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	f7fc f99d 	bl	8007f16 <USBH_LL_PortEnabled>
}
 800bbdc:	bf00      	nop
 800bbde:	3708      	adds	r7, #8
 800bbe0:	46bd      	mov	sp, r7
 800bbe2:	bd80      	pop	{r7, pc}

0800bbe4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b082      	sub	sp, #8
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	f7fc f99d 	bl	8007f32 <USBH_LL_PortDisabled>
}
 800bbf8:	bf00      	nop
 800bbfa:	3708      	adds	r7, #8
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	bd80      	pop	{r7, pc}

0800bc00 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b082      	sub	sp, #8
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800bc0e:	2b01      	cmp	r3, #1
 800bc10:	d12a      	bne.n	800bc68 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800bc12:	4a18      	ldr	r2, [pc, #96]	@ (800bc74 <USBH_LL_Init+0x74>)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	4a15      	ldr	r2, [pc, #84]	@ (800bc74 <USBH_LL_Init+0x74>)
 800bc1e:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bc22:	4b14      	ldr	r3, [pc, #80]	@ (800bc74 <USBH_LL_Init+0x74>)
 800bc24:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800bc28:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800bc2a:	4b12      	ldr	r3, [pc, #72]	@ (800bc74 <USBH_LL_Init+0x74>)
 800bc2c:	2208      	movs	r2, #8
 800bc2e:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800bc30:	4b10      	ldr	r3, [pc, #64]	@ (800bc74 <USBH_LL_Init+0x74>)
 800bc32:	2201      	movs	r2, #1
 800bc34:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bc36:	4b0f      	ldr	r3, [pc, #60]	@ (800bc74 <USBH_LL_Init+0x74>)
 800bc38:	2200      	movs	r2, #0
 800bc3a:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800bc3c:	4b0d      	ldr	r3, [pc, #52]	@ (800bc74 <USBH_LL_Init+0x74>)
 800bc3e:	2202      	movs	r2, #2
 800bc40:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bc42:	4b0c      	ldr	r3, [pc, #48]	@ (800bc74 <USBH_LL_Init+0x74>)
 800bc44:	2200      	movs	r2, #0
 800bc46:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800bc48:	480a      	ldr	r0, [pc, #40]	@ (800bc74 <USBH_LL_Init+0x74>)
 800bc4a:	f7f5 f958 	bl	8000efe <HAL_HCD_Init>
 800bc4e:	4603      	mov	r3, r0
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d001      	beq.n	800bc58 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800bc54:	f7fa fc08 	bl	8006468 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800bc58:	4806      	ldr	r0, [pc, #24]	@ (800bc74 <USBH_LL_Init+0x74>)
 800bc5a:	f7f5 fd95 	bl	8001788 <HAL_HCD_GetCurrentFrame>
 800bc5e:	4603      	mov	r3, r0
 800bc60:	4619      	mov	r1, r3
 800bc62:	6878      	ldr	r0, [r7, #4]
 800bc64:	f7fc f91e 	bl	8007ea4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800bc68:	2300      	movs	r3, #0
}
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	3708      	adds	r7, #8
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	bd80      	pop	{r7, pc}
 800bc72:	bf00      	nop
 800bc74:	2001348c 	.word	0x2001348c

0800bc78 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800bc78:	b580      	push	{r7, lr}
 800bc7a:	b084      	sub	sp, #16
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc80:	2300      	movs	r3, #0
 800bc82:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bc84:	2300      	movs	r3, #0
 800bc86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bc8e:	4618      	mov	r0, r3
 800bc90:	f7f5 fd02 	bl	8001698 <HAL_HCD_Start>
 800bc94:	4603      	mov	r3, r0
 800bc96:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800bc98:	7bfb      	ldrb	r3, [r7, #15]
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	f000 f94c 	bl	800bf38 <USBH_Get_USB_Status>
 800bca0:	4603      	mov	r3, r0
 800bca2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bca4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	3710      	adds	r7, #16
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	bd80      	pop	{r7, pc}

0800bcae <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800bcae:	b580      	push	{r7, lr}
 800bcb0:	b084      	sub	sp, #16
 800bcb2:	af00      	add	r7, sp, #0
 800bcb4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bcba:	2300      	movs	r3, #0
 800bcbc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	f7f5 fd0a 	bl	80016de <HAL_HCD_Stop>
 800bcca:	4603      	mov	r3, r0
 800bccc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800bcce:	7bfb      	ldrb	r3, [r7, #15]
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f000 f931 	bl	800bf38 <USBH_Get_USB_Status>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bcda:	7bbb      	ldrb	r3, [r7, #14]
}
 800bcdc:	4618      	mov	r0, r3
 800bcde:	3710      	adds	r7, #16
 800bce0:	46bd      	mov	sp, r7
 800bce2:	bd80      	pop	{r7, pc}

0800bce4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800bce4:	b580      	push	{r7, lr}
 800bce6:	b084      	sub	sp, #16
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800bcec:	2301      	movs	r3, #1
 800bcee:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	f7f5 fd54 	bl	80017a4 <HAL_HCD_GetCurrentSpeed>
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	2b02      	cmp	r3, #2
 800bd00:	d00c      	beq.n	800bd1c <USBH_LL_GetSpeed+0x38>
 800bd02:	2b02      	cmp	r3, #2
 800bd04:	d80d      	bhi.n	800bd22 <USBH_LL_GetSpeed+0x3e>
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d002      	beq.n	800bd10 <USBH_LL_GetSpeed+0x2c>
 800bd0a:	2b01      	cmp	r3, #1
 800bd0c:	d003      	beq.n	800bd16 <USBH_LL_GetSpeed+0x32>
 800bd0e:	e008      	b.n	800bd22 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800bd10:	2300      	movs	r3, #0
 800bd12:	73fb      	strb	r3, [r7, #15]
    break;
 800bd14:	e008      	b.n	800bd28 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800bd16:	2301      	movs	r3, #1
 800bd18:	73fb      	strb	r3, [r7, #15]
    break;
 800bd1a:	e005      	b.n	800bd28 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800bd1c:	2302      	movs	r3, #2
 800bd1e:	73fb      	strb	r3, [r7, #15]
    break;
 800bd20:	e002      	b.n	800bd28 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800bd22:	2301      	movs	r3, #1
 800bd24:	73fb      	strb	r3, [r7, #15]
    break;
 800bd26:	bf00      	nop
  }
  return  speed;
 800bd28:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	3710      	adds	r7, #16
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	bd80      	pop	{r7, pc}

0800bd32 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800bd32:	b580      	push	{r7, lr}
 800bd34:	b084      	sub	sp, #16
 800bd36:	af00      	add	r7, sp, #0
 800bd38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bd3e:	2300      	movs	r3, #0
 800bd40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bd48:	4618      	mov	r0, r3
 800bd4a:	f7f5 fce5 	bl	8001718 <HAL_HCD_ResetPort>
 800bd4e:	4603      	mov	r3, r0
 800bd50:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800bd52:	7bfb      	ldrb	r3, [r7, #15]
 800bd54:	4618      	mov	r0, r3
 800bd56:	f000 f8ef 	bl	800bf38 <USBH_Get_USB_Status>
 800bd5a:	4603      	mov	r3, r0
 800bd5c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd5e:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd60:	4618      	mov	r0, r3
 800bd62:	3710      	adds	r7, #16
 800bd64:	46bd      	mov	sp, r7
 800bd66:	bd80      	pop	{r7, pc}

0800bd68 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800bd68:	b580      	push	{r7, lr}
 800bd6a:	b082      	sub	sp, #8
 800bd6c:	af00      	add	r7, sp, #0
 800bd6e:	6078      	str	r0, [r7, #4]
 800bd70:	460b      	mov	r3, r1
 800bd72:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bd7a:	78fa      	ldrb	r2, [r7, #3]
 800bd7c:	4611      	mov	r1, r2
 800bd7e:	4618      	mov	r0, r3
 800bd80:	f7f5 fced 	bl	800175e <HAL_HCD_HC_GetXferCount>
 800bd84:	4603      	mov	r3, r0
}
 800bd86:	4618      	mov	r0, r3
 800bd88:	3708      	adds	r7, #8
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	bd80      	pop	{r7, pc}

0800bd8e <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800bd8e:	b590      	push	{r4, r7, lr}
 800bd90:	b089      	sub	sp, #36	@ 0x24
 800bd92:	af04      	add	r7, sp, #16
 800bd94:	6078      	str	r0, [r7, #4]
 800bd96:	4608      	mov	r0, r1
 800bd98:	4611      	mov	r1, r2
 800bd9a:	461a      	mov	r2, r3
 800bd9c:	4603      	mov	r3, r0
 800bd9e:	70fb      	strb	r3, [r7, #3]
 800bda0:	460b      	mov	r3, r1
 800bda2:	70bb      	strb	r3, [r7, #2]
 800bda4:	4613      	mov	r3, r2
 800bda6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bda8:	2300      	movs	r3, #0
 800bdaa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bdac:	2300      	movs	r3, #0
 800bdae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800bdb6:	787c      	ldrb	r4, [r7, #1]
 800bdb8:	78ba      	ldrb	r2, [r7, #2]
 800bdba:	78f9      	ldrb	r1, [r7, #3]
 800bdbc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bdbe:	9302      	str	r3, [sp, #8]
 800bdc0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bdc4:	9301      	str	r3, [sp, #4]
 800bdc6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bdca:	9300      	str	r3, [sp, #0]
 800bdcc:	4623      	mov	r3, r4
 800bdce:	f7f5 f8fd 	bl	8000fcc <HAL_HCD_HC_Init>
 800bdd2:	4603      	mov	r3, r0
 800bdd4:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800bdd6:	7bfb      	ldrb	r3, [r7, #15]
 800bdd8:	4618      	mov	r0, r3
 800bdda:	f000 f8ad 	bl	800bf38 <USBH_Get_USB_Status>
 800bdde:	4603      	mov	r3, r0
 800bde0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bde2:	7bbb      	ldrb	r3, [r7, #14]
}
 800bde4:	4618      	mov	r0, r3
 800bde6:	3714      	adds	r7, #20
 800bde8:	46bd      	mov	sp, r7
 800bdea:	bd90      	pop	{r4, r7, pc}

0800bdec <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800bdec:	b480      	push	{r7}
 800bdee:	b083      	sub	sp, #12
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
 800bdf4:	460b      	mov	r3, r1
 800bdf6:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800bdf8:	2300      	movs	r3, #0
}
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	370c      	adds	r7, #12
 800bdfe:	46bd      	mov	sp, r7
 800be00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be04:	4770      	bx	lr

0800be06 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800be06:	b590      	push	{r4, r7, lr}
 800be08:	b089      	sub	sp, #36	@ 0x24
 800be0a:	af04      	add	r7, sp, #16
 800be0c:	6078      	str	r0, [r7, #4]
 800be0e:	4608      	mov	r0, r1
 800be10:	4611      	mov	r1, r2
 800be12:	461a      	mov	r2, r3
 800be14:	4603      	mov	r3, r0
 800be16:	70fb      	strb	r3, [r7, #3]
 800be18:	460b      	mov	r3, r1
 800be1a:	70bb      	strb	r3, [r7, #2]
 800be1c:	4613      	mov	r3, r2
 800be1e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be20:	2300      	movs	r3, #0
 800be22:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800be24:	2300      	movs	r3, #0
 800be26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800be2e:	787c      	ldrb	r4, [r7, #1]
 800be30:	78ba      	ldrb	r2, [r7, #2]
 800be32:	78f9      	ldrb	r1, [r7, #3]
 800be34:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800be38:	9303      	str	r3, [sp, #12]
 800be3a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800be3c:	9302      	str	r3, [sp, #8]
 800be3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be40:	9301      	str	r3, [sp, #4]
 800be42:	f897 3020 	ldrb.w	r3, [r7, #32]
 800be46:	9300      	str	r3, [sp, #0]
 800be48:	4623      	mov	r3, r4
 800be4a:	f7f5 f977 	bl	800113c <HAL_HCD_HC_SubmitRequest>
 800be4e:	4603      	mov	r3, r0
 800be50:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800be52:	7bfb      	ldrb	r3, [r7, #15]
 800be54:	4618      	mov	r0, r3
 800be56:	f000 f86f 	bl	800bf38 <USBH_Get_USB_Status>
 800be5a:	4603      	mov	r3, r0
 800be5c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be5e:	7bbb      	ldrb	r3, [r7, #14]
}
 800be60:	4618      	mov	r0, r3
 800be62:	3714      	adds	r7, #20
 800be64:	46bd      	mov	sp, r7
 800be66:	bd90      	pop	{r4, r7, pc}

0800be68 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	b082      	sub	sp, #8
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	6078      	str	r0, [r7, #4]
 800be70:	460b      	mov	r3, r1
 800be72:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800be7a:	78fa      	ldrb	r2, [r7, #3]
 800be7c:	4611      	mov	r1, r2
 800be7e:	4618      	mov	r0, r3
 800be80:	f7f5 fc58 	bl	8001734 <HAL_HCD_HC_GetURBState>
 800be84:	4603      	mov	r3, r0
}
 800be86:	4618      	mov	r0, r3
 800be88:	3708      	adds	r7, #8
 800be8a:	46bd      	mov	sp, r7
 800be8c:	bd80      	pop	{r7, pc}

0800be8e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800be8e:	b580      	push	{r7, lr}
 800be90:	b082      	sub	sp, #8
 800be92:	af00      	add	r7, sp, #0
 800be94:	6078      	str	r0, [r7, #4]
 800be96:	460b      	mov	r3, r1
 800be98:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800bea0:	2b01      	cmp	r3, #1
 800bea2:	d103      	bne.n	800beac <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800bea4:	78fb      	ldrb	r3, [r7, #3]
 800bea6:	4618      	mov	r0, r3
 800bea8:	f000 f872 	bl	800bf90 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800beac:	20c8      	movs	r0, #200	@ 0xc8
 800beae:	f7f4 fcd9 	bl	8000864 <HAL_Delay>
  return USBH_OK;
 800beb2:	2300      	movs	r3, #0
}
 800beb4:	4618      	mov	r0, r3
 800beb6:	3708      	adds	r7, #8
 800beb8:	46bd      	mov	sp, r7
 800beba:	bd80      	pop	{r7, pc}

0800bebc <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800bebc:	b480      	push	{r7}
 800bebe:	b085      	sub	sp, #20
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	6078      	str	r0, [r7, #4]
 800bec4:	460b      	mov	r3, r1
 800bec6:	70fb      	strb	r3, [r7, #3]
 800bec8:	4613      	mov	r3, r2
 800beca:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bed2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800bed4:	78fa      	ldrb	r2, [r7, #3]
 800bed6:	68f9      	ldr	r1, [r7, #12]
 800bed8:	4613      	mov	r3, r2
 800beda:	011b      	lsls	r3, r3, #4
 800bedc:	1a9b      	subs	r3, r3, r2
 800bede:	009b      	lsls	r3, r3, #2
 800bee0:	440b      	add	r3, r1
 800bee2:	3317      	adds	r3, #23
 800bee4:	781b      	ldrb	r3, [r3, #0]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d00a      	beq.n	800bf00 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800beea:	78fa      	ldrb	r2, [r7, #3]
 800beec:	68f9      	ldr	r1, [r7, #12]
 800beee:	4613      	mov	r3, r2
 800bef0:	011b      	lsls	r3, r3, #4
 800bef2:	1a9b      	subs	r3, r3, r2
 800bef4:	009b      	lsls	r3, r3, #2
 800bef6:	440b      	add	r3, r1
 800bef8:	333c      	adds	r3, #60	@ 0x3c
 800befa:	78ba      	ldrb	r2, [r7, #2]
 800befc:	701a      	strb	r2, [r3, #0]
 800befe:	e009      	b.n	800bf14 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800bf00:	78fa      	ldrb	r2, [r7, #3]
 800bf02:	68f9      	ldr	r1, [r7, #12]
 800bf04:	4613      	mov	r3, r2
 800bf06:	011b      	lsls	r3, r3, #4
 800bf08:	1a9b      	subs	r3, r3, r2
 800bf0a:	009b      	lsls	r3, r3, #2
 800bf0c:	440b      	add	r3, r1
 800bf0e:	333d      	adds	r3, #61	@ 0x3d
 800bf10:	78ba      	ldrb	r2, [r7, #2]
 800bf12:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800bf14:	2300      	movs	r3, #0
}
 800bf16:	4618      	mov	r0, r3
 800bf18:	3714      	adds	r7, #20
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf20:	4770      	bx	lr

0800bf22 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800bf22:	b580      	push	{r7, lr}
 800bf24:	b082      	sub	sp, #8
 800bf26:	af00      	add	r7, sp, #0
 800bf28:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800bf2a:	6878      	ldr	r0, [r7, #4]
 800bf2c:	f7f4 fc9a 	bl	8000864 <HAL_Delay>
}
 800bf30:	bf00      	nop
 800bf32:	3708      	adds	r7, #8
 800bf34:	46bd      	mov	sp, r7
 800bf36:	bd80      	pop	{r7, pc}

0800bf38 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bf38:	b480      	push	{r7}
 800bf3a:	b085      	sub	sp, #20
 800bf3c:	af00      	add	r7, sp, #0
 800bf3e:	4603      	mov	r3, r0
 800bf40:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bf42:	2300      	movs	r3, #0
 800bf44:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bf46:	79fb      	ldrb	r3, [r7, #7]
 800bf48:	2b03      	cmp	r3, #3
 800bf4a:	d817      	bhi.n	800bf7c <USBH_Get_USB_Status+0x44>
 800bf4c:	a201      	add	r2, pc, #4	@ (adr r2, 800bf54 <USBH_Get_USB_Status+0x1c>)
 800bf4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf52:	bf00      	nop
 800bf54:	0800bf65 	.word	0x0800bf65
 800bf58:	0800bf6b 	.word	0x0800bf6b
 800bf5c:	0800bf71 	.word	0x0800bf71
 800bf60:	0800bf77 	.word	0x0800bf77
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800bf64:	2300      	movs	r3, #0
 800bf66:	73fb      	strb	r3, [r7, #15]
    break;
 800bf68:	e00b      	b.n	800bf82 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800bf6a:	2302      	movs	r3, #2
 800bf6c:	73fb      	strb	r3, [r7, #15]
    break;
 800bf6e:	e008      	b.n	800bf82 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800bf70:	2301      	movs	r3, #1
 800bf72:	73fb      	strb	r3, [r7, #15]
    break;
 800bf74:	e005      	b.n	800bf82 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800bf76:	2302      	movs	r3, #2
 800bf78:	73fb      	strb	r3, [r7, #15]
    break;
 800bf7a:	e002      	b.n	800bf82 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800bf7c:	2302      	movs	r3, #2
 800bf7e:	73fb      	strb	r3, [r7, #15]
    break;
 800bf80:	bf00      	nop
  }
  return usb_status;
 800bf82:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf84:	4618      	mov	r0, r3
 800bf86:	3714      	adds	r7, #20
 800bf88:	46bd      	mov	sp, r7
 800bf8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf8e:	4770      	bx	lr

0800bf90 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800bf90:	b580      	push	{r7, lr}
 800bf92:	b084      	sub	sp, #16
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	4603      	mov	r3, r0
 800bf98:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800bf9a:	79fb      	ldrb	r3, [r7, #7]
 800bf9c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800bf9e:	79fb      	ldrb	r3, [r7, #7]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d102      	bne.n	800bfaa <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	73fb      	strb	r3, [r7, #15]
 800bfa8:	e001      	b.n	800bfae <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800bfaa:	2301      	movs	r3, #1
 800bfac:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800bfae:	7bfb      	ldrb	r3, [r7, #15]
 800bfb0:	461a      	mov	r2, r3
 800bfb2:	2101      	movs	r1, #1
 800bfb4:	4803      	ldr	r0, [pc, #12]	@ (800bfc4 <MX_DriverVbusFS+0x34>)
 800bfb6:	f7f4 ff89 	bl	8000ecc <HAL_GPIO_WritePin>
}
 800bfba:	bf00      	nop
 800bfbc:	3710      	adds	r7, #16
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	bd80      	pop	{r7, pc}
 800bfc2:	bf00      	nop
 800bfc4:	40020800 	.word	0x40020800

0800bfc8 <malloc>:
 800bfc8:	4b02      	ldr	r3, [pc, #8]	@ (800bfd4 <malloc+0xc>)
 800bfca:	4601      	mov	r1, r0
 800bfcc:	6818      	ldr	r0, [r3, #0]
 800bfce:	f000 b82d 	b.w	800c02c <_malloc_r>
 800bfd2:	bf00      	nop
 800bfd4:	20000050 	.word	0x20000050

0800bfd8 <free>:
 800bfd8:	4b02      	ldr	r3, [pc, #8]	@ (800bfe4 <free+0xc>)
 800bfda:	4601      	mov	r1, r0
 800bfdc:	6818      	ldr	r0, [r3, #0]
 800bfde:	f000 b903 	b.w	800c1e8 <_free_r>
 800bfe2:	bf00      	nop
 800bfe4:	20000050 	.word	0x20000050

0800bfe8 <sbrk_aligned>:
 800bfe8:	b570      	push	{r4, r5, r6, lr}
 800bfea:	4e0f      	ldr	r6, [pc, #60]	@ (800c028 <sbrk_aligned+0x40>)
 800bfec:	460c      	mov	r4, r1
 800bfee:	6831      	ldr	r1, [r6, #0]
 800bff0:	4605      	mov	r5, r0
 800bff2:	b911      	cbnz	r1, 800bffa <sbrk_aligned+0x12>
 800bff4:	f000 f8ae 	bl	800c154 <_sbrk_r>
 800bff8:	6030      	str	r0, [r6, #0]
 800bffa:	4621      	mov	r1, r4
 800bffc:	4628      	mov	r0, r5
 800bffe:	f000 f8a9 	bl	800c154 <_sbrk_r>
 800c002:	1c43      	adds	r3, r0, #1
 800c004:	d103      	bne.n	800c00e <sbrk_aligned+0x26>
 800c006:	f04f 34ff 	mov.w	r4, #4294967295
 800c00a:	4620      	mov	r0, r4
 800c00c:	bd70      	pop	{r4, r5, r6, pc}
 800c00e:	1cc4      	adds	r4, r0, #3
 800c010:	f024 0403 	bic.w	r4, r4, #3
 800c014:	42a0      	cmp	r0, r4
 800c016:	d0f8      	beq.n	800c00a <sbrk_aligned+0x22>
 800c018:	1a21      	subs	r1, r4, r0
 800c01a:	4628      	mov	r0, r5
 800c01c:	f000 f89a 	bl	800c154 <_sbrk_r>
 800c020:	3001      	adds	r0, #1
 800c022:	d1f2      	bne.n	800c00a <sbrk_aligned+0x22>
 800c024:	e7ef      	b.n	800c006 <sbrk_aligned+0x1e>
 800c026:	bf00      	nop
 800c028:	2001386c 	.word	0x2001386c

0800c02c <_malloc_r>:
 800c02c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c030:	1ccd      	adds	r5, r1, #3
 800c032:	f025 0503 	bic.w	r5, r5, #3
 800c036:	3508      	adds	r5, #8
 800c038:	2d0c      	cmp	r5, #12
 800c03a:	bf38      	it	cc
 800c03c:	250c      	movcc	r5, #12
 800c03e:	2d00      	cmp	r5, #0
 800c040:	4606      	mov	r6, r0
 800c042:	db01      	blt.n	800c048 <_malloc_r+0x1c>
 800c044:	42a9      	cmp	r1, r5
 800c046:	d904      	bls.n	800c052 <_malloc_r+0x26>
 800c048:	230c      	movs	r3, #12
 800c04a:	6033      	str	r3, [r6, #0]
 800c04c:	2000      	movs	r0, #0
 800c04e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c052:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c128 <_malloc_r+0xfc>
 800c056:	f000 f869 	bl	800c12c <__malloc_lock>
 800c05a:	f8d8 3000 	ldr.w	r3, [r8]
 800c05e:	461c      	mov	r4, r3
 800c060:	bb44      	cbnz	r4, 800c0b4 <_malloc_r+0x88>
 800c062:	4629      	mov	r1, r5
 800c064:	4630      	mov	r0, r6
 800c066:	f7ff ffbf 	bl	800bfe8 <sbrk_aligned>
 800c06a:	1c43      	adds	r3, r0, #1
 800c06c:	4604      	mov	r4, r0
 800c06e:	d158      	bne.n	800c122 <_malloc_r+0xf6>
 800c070:	f8d8 4000 	ldr.w	r4, [r8]
 800c074:	4627      	mov	r7, r4
 800c076:	2f00      	cmp	r7, #0
 800c078:	d143      	bne.n	800c102 <_malloc_r+0xd6>
 800c07a:	2c00      	cmp	r4, #0
 800c07c:	d04b      	beq.n	800c116 <_malloc_r+0xea>
 800c07e:	6823      	ldr	r3, [r4, #0]
 800c080:	4639      	mov	r1, r7
 800c082:	4630      	mov	r0, r6
 800c084:	eb04 0903 	add.w	r9, r4, r3
 800c088:	f000 f864 	bl	800c154 <_sbrk_r>
 800c08c:	4581      	cmp	r9, r0
 800c08e:	d142      	bne.n	800c116 <_malloc_r+0xea>
 800c090:	6821      	ldr	r1, [r4, #0]
 800c092:	1a6d      	subs	r5, r5, r1
 800c094:	4629      	mov	r1, r5
 800c096:	4630      	mov	r0, r6
 800c098:	f7ff ffa6 	bl	800bfe8 <sbrk_aligned>
 800c09c:	3001      	adds	r0, #1
 800c09e:	d03a      	beq.n	800c116 <_malloc_r+0xea>
 800c0a0:	6823      	ldr	r3, [r4, #0]
 800c0a2:	442b      	add	r3, r5
 800c0a4:	6023      	str	r3, [r4, #0]
 800c0a6:	f8d8 3000 	ldr.w	r3, [r8]
 800c0aa:	685a      	ldr	r2, [r3, #4]
 800c0ac:	bb62      	cbnz	r2, 800c108 <_malloc_r+0xdc>
 800c0ae:	f8c8 7000 	str.w	r7, [r8]
 800c0b2:	e00f      	b.n	800c0d4 <_malloc_r+0xa8>
 800c0b4:	6822      	ldr	r2, [r4, #0]
 800c0b6:	1b52      	subs	r2, r2, r5
 800c0b8:	d420      	bmi.n	800c0fc <_malloc_r+0xd0>
 800c0ba:	2a0b      	cmp	r2, #11
 800c0bc:	d917      	bls.n	800c0ee <_malloc_r+0xc2>
 800c0be:	1961      	adds	r1, r4, r5
 800c0c0:	42a3      	cmp	r3, r4
 800c0c2:	6025      	str	r5, [r4, #0]
 800c0c4:	bf18      	it	ne
 800c0c6:	6059      	strne	r1, [r3, #4]
 800c0c8:	6863      	ldr	r3, [r4, #4]
 800c0ca:	bf08      	it	eq
 800c0cc:	f8c8 1000 	streq.w	r1, [r8]
 800c0d0:	5162      	str	r2, [r4, r5]
 800c0d2:	604b      	str	r3, [r1, #4]
 800c0d4:	4630      	mov	r0, r6
 800c0d6:	f000 f82f 	bl	800c138 <__malloc_unlock>
 800c0da:	f104 000b 	add.w	r0, r4, #11
 800c0de:	1d23      	adds	r3, r4, #4
 800c0e0:	f020 0007 	bic.w	r0, r0, #7
 800c0e4:	1ac2      	subs	r2, r0, r3
 800c0e6:	bf1c      	itt	ne
 800c0e8:	1a1b      	subne	r3, r3, r0
 800c0ea:	50a3      	strne	r3, [r4, r2]
 800c0ec:	e7af      	b.n	800c04e <_malloc_r+0x22>
 800c0ee:	6862      	ldr	r2, [r4, #4]
 800c0f0:	42a3      	cmp	r3, r4
 800c0f2:	bf0c      	ite	eq
 800c0f4:	f8c8 2000 	streq.w	r2, [r8]
 800c0f8:	605a      	strne	r2, [r3, #4]
 800c0fa:	e7eb      	b.n	800c0d4 <_malloc_r+0xa8>
 800c0fc:	4623      	mov	r3, r4
 800c0fe:	6864      	ldr	r4, [r4, #4]
 800c100:	e7ae      	b.n	800c060 <_malloc_r+0x34>
 800c102:	463c      	mov	r4, r7
 800c104:	687f      	ldr	r7, [r7, #4]
 800c106:	e7b6      	b.n	800c076 <_malloc_r+0x4a>
 800c108:	461a      	mov	r2, r3
 800c10a:	685b      	ldr	r3, [r3, #4]
 800c10c:	42a3      	cmp	r3, r4
 800c10e:	d1fb      	bne.n	800c108 <_malloc_r+0xdc>
 800c110:	2300      	movs	r3, #0
 800c112:	6053      	str	r3, [r2, #4]
 800c114:	e7de      	b.n	800c0d4 <_malloc_r+0xa8>
 800c116:	230c      	movs	r3, #12
 800c118:	6033      	str	r3, [r6, #0]
 800c11a:	4630      	mov	r0, r6
 800c11c:	f000 f80c 	bl	800c138 <__malloc_unlock>
 800c120:	e794      	b.n	800c04c <_malloc_r+0x20>
 800c122:	6005      	str	r5, [r0, #0]
 800c124:	e7d6      	b.n	800c0d4 <_malloc_r+0xa8>
 800c126:	bf00      	nop
 800c128:	20013870 	.word	0x20013870

0800c12c <__malloc_lock>:
 800c12c:	4801      	ldr	r0, [pc, #4]	@ (800c134 <__malloc_lock+0x8>)
 800c12e:	f000 b84b 	b.w	800c1c8 <__retarget_lock_acquire_recursive>
 800c132:	bf00      	nop
 800c134:	200139b0 	.word	0x200139b0

0800c138 <__malloc_unlock>:
 800c138:	4801      	ldr	r0, [pc, #4]	@ (800c140 <__malloc_unlock+0x8>)
 800c13a:	f000 b846 	b.w	800c1ca <__retarget_lock_release_recursive>
 800c13e:	bf00      	nop
 800c140:	200139b0 	.word	0x200139b0

0800c144 <memset>:
 800c144:	4402      	add	r2, r0
 800c146:	4603      	mov	r3, r0
 800c148:	4293      	cmp	r3, r2
 800c14a:	d100      	bne.n	800c14e <memset+0xa>
 800c14c:	4770      	bx	lr
 800c14e:	f803 1b01 	strb.w	r1, [r3], #1
 800c152:	e7f9      	b.n	800c148 <memset+0x4>

0800c154 <_sbrk_r>:
 800c154:	b538      	push	{r3, r4, r5, lr}
 800c156:	4d06      	ldr	r5, [pc, #24]	@ (800c170 <_sbrk_r+0x1c>)
 800c158:	2300      	movs	r3, #0
 800c15a:	4604      	mov	r4, r0
 800c15c:	4608      	mov	r0, r1
 800c15e:	602b      	str	r3, [r5, #0]
 800c160:	f7f4 facc 	bl	80006fc <_sbrk>
 800c164:	1c43      	adds	r3, r0, #1
 800c166:	d102      	bne.n	800c16e <_sbrk_r+0x1a>
 800c168:	682b      	ldr	r3, [r5, #0]
 800c16a:	b103      	cbz	r3, 800c16e <_sbrk_r+0x1a>
 800c16c:	6023      	str	r3, [r4, #0]
 800c16e:	bd38      	pop	{r3, r4, r5, pc}
 800c170:	200139ac 	.word	0x200139ac

0800c174 <__errno>:
 800c174:	4b01      	ldr	r3, [pc, #4]	@ (800c17c <__errno+0x8>)
 800c176:	6818      	ldr	r0, [r3, #0]
 800c178:	4770      	bx	lr
 800c17a:	bf00      	nop
 800c17c:	20000050 	.word	0x20000050

0800c180 <__libc_init_array>:
 800c180:	b570      	push	{r4, r5, r6, lr}
 800c182:	4d0d      	ldr	r5, [pc, #52]	@ (800c1b8 <__libc_init_array+0x38>)
 800c184:	4c0d      	ldr	r4, [pc, #52]	@ (800c1bc <__libc_init_array+0x3c>)
 800c186:	1b64      	subs	r4, r4, r5
 800c188:	10a4      	asrs	r4, r4, #2
 800c18a:	2600      	movs	r6, #0
 800c18c:	42a6      	cmp	r6, r4
 800c18e:	d109      	bne.n	800c1a4 <__libc_init_array+0x24>
 800c190:	4d0b      	ldr	r5, [pc, #44]	@ (800c1c0 <__libc_init_array+0x40>)
 800c192:	4c0c      	ldr	r4, [pc, #48]	@ (800c1c4 <__libc_init_array+0x44>)
 800c194:	f000 f872 	bl	800c27c <_init>
 800c198:	1b64      	subs	r4, r4, r5
 800c19a:	10a4      	asrs	r4, r4, #2
 800c19c:	2600      	movs	r6, #0
 800c19e:	42a6      	cmp	r6, r4
 800c1a0:	d105      	bne.n	800c1ae <__libc_init_array+0x2e>
 800c1a2:	bd70      	pop	{r4, r5, r6, pc}
 800c1a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1a8:	4798      	blx	r3
 800c1aa:	3601      	adds	r6, #1
 800c1ac:	e7ee      	b.n	800c18c <__libc_init_array+0xc>
 800c1ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1b2:	4798      	blx	r3
 800c1b4:	3601      	adds	r6, #1
 800c1b6:	e7f2      	b.n	800c19e <__libc_init_array+0x1e>
 800c1b8:	0800c384 	.word	0x0800c384
 800c1bc:	0800c384 	.word	0x0800c384
 800c1c0:	0800c384 	.word	0x0800c384
 800c1c4:	0800c388 	.word	0x0800c388

0800c1c8 <__retarget_lock_acquire_recursive>:
 800c1c8:	4770      	bx	lr

0800c1ca <__retarget_lock_release_recursive>:
 800c1ca:	4770      	bx	lr

0800c1cc <memcpy>:
 800c1cc:	440a      	add	r2, r1
 800c1ce:	4291      	cmp	r1, r2
 800c1d0:	f100 33ff 	add.w	r3, r0, #4294967295
 800c1d4:	d100      	bne.n	800c1d8 <memcpy+0xc>
 800c1d6:	4770      	bx	lr
 800c1d8:	b510      	push	{r4, lr}
 800c1da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c1de:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c1e2:	4291      	cmp	r1, r2
 800c1e4:	d1f9      	bne.n	800c1da <memcpy+0xe>
 800c1e6:	bd10      	pop	{r4, pc}

0800c1e8 <_free_r>:
 800c1e8:	b538      	push	{r3, r4, r5, lr}
 800c1ea:	4605      	mov	r5, r0
 800c1ec:	2900      	cmp	r1, #0
 800c1ee:	d041      	beq.n	800c274 <_free_r+0x8c>
 800c1f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1f4:	1f0c      	subs	r4, r1, #4
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	bfb8      	it	lt
 800c1fa:	18e4      	addlt	r4, r4, r3
 800c1fc:	f7ff ff96 	bl	800c12c <__malloc_lock>
 800c200:	4a1d      	ldr	r2, [pc, #116]	@ (800c278 <_free_r+0x90>)
 800c202:	6813      	ldr	r3, [r2, #0]
 800c204:	b933      	cbnz	r3, 800c214 <_free_r+0x2c>
 800c206:	6063      	str	r3, [r4, #4]
 800c208:	6014      	str	r4, [r2, #0]
 800c20a:	4628      	mov	r0, r5
 800c20c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c210:	f7ff bf92 	b.w	800c138 <__malloc_unlock>
 800c214:	42a3      	cmp	r3, r4
 800c216:	d908      	bls.n	800c22a <_free_r+0x42>
 800c218:	6820      	ldr	r0, [r4, #0]
 800c21a:	1821      	adds	r1, r4, r0
 800c21c:	428b      	cmp	r3, r1
 800c21e:	bf01      	itttt	eq
 800c220:	6819      	ldreq	r1, [r3, #0]
 800c222:	685b      	ldreq	r3, [r3, #4]
 800c224:	1809      	addeq	r1, r1, r0
 800c226:	6021      	streq	r1, [r4, #0]
 800c228:	e7ed      	b.n	800c206 <_free_r+0x1e>
 800c22a:	461a      	mov	r2, r3
 800c22c:	685b      	ldr	r3, [r3, #4]
 800c22e:	b10b      	cbz	r3, 800c234 <_free_r+0x4c>
 800c230:	42a3      	cmp	r3, r4
 800c232:	d9fa      	bls.n	800c22a <_free_r+0x42>
 800c234:	6811      	ldr	r1, [r2, #0]
 800c236:	1850      	adds	r0, r2, r1
 800c238:	42a0      	cmp	r0, r4
 800c23a:	d10b      	bne.n	800c254 <_free_r+0x6c>
 800c23c:	6820      	ldr	r0, [r4, #0]
 800c23e:	4401      	add	r1, r0
 800c240:	1850      	adds	r0, r2, r1
 800c242:	4283      	cmp	r3, r0
 800c244:	6011      	str	r1, [r2, #0]
 800c246:	d1e0      	bne.n	800c20a <_free_r+0x22>
 800c248:	6818      	ldr	r0, [r3, #0]
 800c24a:	685b      	ldr	r3, [r3, #4]
 800c24c:	6053      	str	r3, [r2, #4]
 800c24e:	4408      	add	r0, r1
 800c250:	6010      	str	r0, [r2, #0]
 800c252:	e7da      	b.n	800c20a <_free_r+0x22>
 800c254:	d902      	bls.n	800c25c <_free_r+0x74>
 800c256:	230c      	movs	r3, #12
 800c258:	602b      	str	r3, [r5, #0]
 800c25a:	e7d6      	b.n	800c20a <_free_r+0x22>
 800c25c:	6820      	ldr	r0, [r4, #0]
 800c25e:	1821      	adds	r1, r4, r0
 800c260:	428b      	cmp	r3, r1
 800c262:	bf04      	itt	eq
 800c264:	6819      	ldreq	r1, [r3, #0]
 800c266:	685b      	ldreq	r3, [r3, #4]
 800c268:	6063      	str	r3, [r4, #4]
 800c26a:	bf04      	itt	eq
 800c26c:	1809      	addeq	r1, r1, r0
 800c26e:	6021      	streq	r1, [r4, #0]
 800c270:	6054      	str	r4, [r2, #4]
 800c272:	e7ca      	b.n	800c20a <_free_r+0x22>
 800c274:	bd38      	pop	{r3, r4, r5, pc}
 800c276:	bf00      	nop
 800c278:	20013870 	.word	0x20013870

0800c27c <_init>:
 800c27c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c27e:	bf00      	nop
 800c280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c282:	bc08      	pop	{r3}
 800c284:	469e      	mov	lr, r3
 800c286:	4770      	bx	lr

0800c288 <_fini>:
 800c288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c28a:	bf00      	nop
 800c28c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c28e:	bc08      	pop	{r3}
 800c290:	469e      	mov	lr, r3
 800c292:	4770      	bx	lr
