{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716538986418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716538986422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 20:23:06 2024 " "Processing started: Fri May 24 20:23:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716538986422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538986422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Individual_Project_Linear_Filter -c Individual_Project_Linear_Filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Individual_Project_Linear_Filter -c Individual_Project_Linear_Filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538986423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716538986941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716538986941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_1/audioclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audioclock_1/audioclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioClock-rtl " "Found design unit 1: AudioClock-rtl" {  } { { "ip/AudioClock_1/AudioClock.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/ip/AudioClock_1/AudioClock.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538991963 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioClock " "Found entity 1: AudioClock" {  } { { "ip/AudioClock_1/AudioClock.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/ip/AudioClock_1/AudioClock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538991963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538991963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audiorom/audiorom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audiorom/audiorom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiorom-SYN " "Found design unit 1: audiorom-SYN" {  } { { "ip/AudioRom/AudioRom.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/ip/AudioRom/AudioRom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538991985 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioRom " "Found entity 1: AudioRom" {  } { { "ip/AudioRom/AudioRom.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/ip/AudioRom/AudioRom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538991985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538991985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/audiotones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/audio/audiotones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioTones-rtl " "Found design unit 1: AudioTones-rtl" {  } { { "src/Audio/AudioTones.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/Audio/AudioTones.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992006 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioTones " "Found entity 1: AudioTones" {  } { { "src/Audio/AudioTones.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/Audio/AudioTones.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/audioout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/audio/audioout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioOut-rtl " "Found design unit 1: AudioOut-rtl" {  } { { "src/Audio/AudioOut.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/Audio/AudioOut.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992025 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioOut " "Found entity 1: AudioOut" {  } { { "src/Audio/AudioOut.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/Audio/AudioOut.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/audioin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/audio/audioin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioIn-rtl " "Found design unit 1: AudioIn-rtl" {  } { { "src/Audio/AudioIn.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/Audio/AudioIn.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992041 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioIn " "Found entity 1: AudioIn" {  } { { "src/Audio/AudioIn.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/Audio/AudioIn.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/audiocontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/audio/audiocontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioControl-rtl " "Found design unit 1: AudioControl-rtl" {  } { { "src/Audio/AudioControl.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/Audio/AudioControl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992057 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioControl " "Found entity 1: AudioControl" {  } { { "src/Audio/AudioControl.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/Audio/AudioControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/audio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/audio/audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Audio-rtl " "Found design unit 1: Audio-rtl" {  } { { "src/Audio/Audio.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/Audio/Audio.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992072 ""} { "Info" "ISGN_ENTITY_NAME" "1 Audio " "Found entity 1: Audio" {  } { { "src/Audio/Audio.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/Audio/Audio.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/tdmaminfifo/tdmaminfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/tdmaminfifo/tdmaminfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdmaminfifo-SYN " "Found design unit 1: tdmaminfifo-SYN" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/ip/TdmaMinFifo/TdmaMinFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992094 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFifo " "Found entity 1: TdmaMinFifo" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/ip/TdmaMinFifo/TdmaMinFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/tdmamin/testtdmamininterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test/tdmamin/testtdmamininterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestTdmaMinInterface-sim " "Found design unit 1: TestTdmaMinInterface-sim" {  } { { "test/TdmaMin/TestTdmaMinInterface.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/test/TdmaMin/TestTdmaMinInterface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992116 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestTdmaMinInterface " "Found entity 1: TestTdmaMinInterface" {  } { { "test/TdmaMin/TestTdmaMinInterface.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/test/TdmaMin/TestTdmaMinInterface.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/tdmamin/testtdmamin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test/tdmamin/testtdmamin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestTdmaMin-sim " "Found design unit 1: TestTdmaMin-sim" {  } { { "test/TdmaMin/TestTdmaMin.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/test/TdmaMin/TestTdmaMin.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992132 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestTdmaMin " "Found entity 1: TestTdmaMin" {  } { { "test/TdmaMin/TestTdmaMin.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/test/TdmaMin/TestTdmaMin.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/tdmamin/tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes " "Found design unit 1: TdmaMinTypes" {  } { { "src/TdmaMin/TdmaMinTypes.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TdmaMin/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992153 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "src/TdmaMin/TdmaMinTypes.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TdmaMin/TdmaMinTypes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmaminswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmaminswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSwitch-rtl " "Found design unit 1: TdmaMinSwitch-rtl" {  } { { "src/TdmaMin/TdmaMinSwitch.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TdmaMin/TdmaMinSwitch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992172 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSwitch " "Found entity 1: TdmaMinSwitch" {  } { { "src/TdmaMin/TdmaMinSwitch.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TdmaMin/TdmaMinSwitch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmaminstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmaminstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinStage-rtl " "Found design unit 1: TdmaMinStage-rtl" {  } { { "src/TdmaMin/TdmaMinStage.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TdmaMin/TdmaMinStage.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992196 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinStage " "Found entity 1: TdmaMinStage" {  } { { "src/TdmaMin/TdmaMinStage.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TdmaMin/TdmaMinStage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmaminslots.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmaminslots.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSlots-rtl " "Found design unit 1: TdmaMinSlots-rtl" {  } { { "src/TdmaMin/TdmaMinSlots.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TdmaMin/TdmaMinSlots.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992213 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSlots " "Found entity 1: TdmaMinSlots" {  } { { "src/TdmaMin/TdmaMinSlots.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TdmaMin/TdmaMinSlots.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmamininterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmamininterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinInterface-rtl " "Found design unit 1: TdmaMinInterface-rtl" {  } { { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TdmaMin/TdmaMinInterface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992232 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinInterface " "Found entity 1: TdmaMinInterface" {  } { { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TdmaMin/TdmaMinInterface.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmaminfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmaminfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinFabric-rtl " "Found design unit 1: TdmaMinFabric-rtl" {  } { { "src/TdmaMin/TdmaMinFabric.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TdmaMin/TdmaMinFabric.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992258 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFabric " "Found entity 1: TdmaMinFabric" {  } { { "src/TdmaMin/TdmaMinFabric.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TdmaMin/TdmaMinFabric.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmamin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmamin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMin-rtl " "Found design unit 1: TdmaMin-rtl" {  } { { "src/TdmaMin/TdmaMin.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TdmaMin/TdmaMin.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992279 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMin " "Found entity 1: TdmaMin" {  } { { "src/TdmaMin/TdmaMin.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TdmaMin/TdmaMin.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/testtoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test/testtoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestTopLevel-sim " "Found design unit 1: TestTopLevel-sim" {  } { { "test/TestTopLevel.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/test/TestTopLevel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992305 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestTopLevel " "Found entity 1: TestTopLevel" {  } { { "test/TestTopLevel.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/test/TestTopLevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/testdac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test/testdac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestDac-sim " "Found design unit 1: TestDac-sim" {  } { { "test/TestDac.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/test/TestDac.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992325 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestDac " "Found entity 1: TestDac" {  } { { "test/TestDac.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/test/TestDac.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/testconfigavg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test/testconfigavg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestRecop-sim " "Found design unit 1: TestRecop-sim" {  } { { "test/TestConfigAvg.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/test/TestConfigAvg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992341 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestRecop " "Found entity 1: TestRecop" {  } { { "test/TestConfigAvg.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/test/TestConfigAvg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/testadc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test/testadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestAdc-sim " "Found design unit 1: TestAdc-sim" {  } { { "test/TestAdc.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/test/TestAdc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992364 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestAdc " "Found entity 1: TestAdc" {  } { { "test/TestAdc.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/test/TestAdc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "src/TopLevel.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TopLevel.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992397 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "src/TopLevel.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TopLevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/configaspavg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/configaspavg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConfigAspAvg-rtl " "Found design unit 1: ConfigAspAvg-rtl" {  } { { "src/ConfigAspAvg.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/ConfigAspAvg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992415 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConfigAspAvg " "Found entity 1: ConfigAspAvg" {  } { { "src/ConfigAspAvg.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/ConfigAspAvg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/aspdac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/aspdac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AspDac-rtl " "Found design unit 1: AspDac-rtl" {  } { { "src/AspDac.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/AspDac.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992444 ""} { "Info" "ISGN_ENTITY_NAME" "1 AspDac " "Found entity 1: AspDac" {  } { { "src/AspDac.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/AspDac.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/aspadc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/aspadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AspAdc-rtl " "Found design unit 1: AspAdc-rtl" {  } { { "src/AspAdc.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/AspAdc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992461 ""} { "Info" "ISGN_ENTITY_NAME" "1 AspAdc " "Found entity 1: AspAdc" {  } { { "src/AspAdc.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/AspAdc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audiofifo/audiofifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audiofifo/audiofifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiofifo-SYN " "Found design unit 1: audiofifo-SYN" {  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/ip/AudioFifo/AudioFifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992486 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioFifo " "Found entity 1: AudioFifo" {  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/ip/AudioFifo/AudioFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716538992486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992486 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/ip/AudioClock_2/AudioClock.vhd H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/ip/AudioClock_1/AudioClock.vhd " "File \"H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/ip/AudioClock_2/AudioClock.vhd\" is a duplicate of already analyzed file \"H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/ip/AudioClock_1/AudioClock.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1716538992505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_2/audioclock.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ip/audioclock_2/audioclock.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992505 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "AspExample work TopLevel.vhd(174) " "VHDL Use Clause error at TopLevel.vhd(174): design library \"work\" does not contain primary unit \"AspExample\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "src/TopLevel.vhd" "" { Text "H:/echome/GitHub_2024/compsys_701_lab_2/Individual_Project/src/TopLevel.vhd" 174 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1716538992507 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716538992961 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 24 20:23:12 2024 " "Processing ended: Fri May 24 20:23:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716538992961 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716538992961 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716538992961 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538992961 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716538994005 ""}
