use lib "$ENV{MODEL_ROOT}/cfg/ace/lib";
use common::RunModes;
common::RunModes::init_library;
{
   %opts = (
      -simv_args => [
                     "+AW_CONTINUE_ON_ERROR",
                     "+iosf_tracker_filename=iosf_trk",
                     "-assert nopostproc",
                     "+vcs+lic+wait",
                     "+SLA_MAX_RUN_CLOCK=4000000",
                     "+SLA_USER_DATA_PHASE_TIMEOUT=1000000",
                     "+SLA_CONFIG_PHASE_TIMEOUT=400000",
                     "+HQMS_DEBUG",
                     "+HQMI_DEBUG",
                     "+HQM_LSP_CQ_QID_CFG_CHECK_DIS",
                     "+HQM_EOT_RD_SEQ_ENABLE_CREDIT_CHECK",
                     "+HQM_SKIP_AGITATE_SEQ +HQM_NO_PRE_FLUSH_PHASE",

                      
                     "+LDB_PP2_Q0_NUM_HCW=0",
                     "+LDB_PP3_Q0_NUM_HCW=0",
                     "+LDB_PP4_Q0_NUM_HCW=0",
                     "+LDB_PP5_Q0_NUM_HCW=0",
                     "+LDB_PP6_Q0_NUM_HCW=0",
                     "+LDB_PP7_Q0_NUM_HCW=0",
 
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hcw_perf_dir_ldb_test1_cfg.cft",
                     "+HQM_SEQ_CFG_EOT=aceroot/verif/tb/hqm/tests/hqm_system_eot.cft",

                    ],
      -test_in_model => 1,
      -enabled_post_process_modes => "hqm_test",
   );
   %runModes = (
     warmrst_1_with_hcw  => { -simv_args => [ 		     		     
		     
                                         "+LDB_PP0_HCW_DELAY=48",
                                         "+LDB_PP0_CQ_POLL=1",
                                         "+LDB_PP0_DIR_CREDIT=16",
                                         "+LDB_PP0_LDB_CREDIT=0",
                                         "+LDB_PP0_DSI=256",
 
                                         "+LDB_PP1_HCW_DELAY=48",
                                         "+LDB_PP1_CQ_POLL=1",
                                         "+LDB_PP1_DIR_CREDIT=16",
                                         "+LDB_PP1_LDB_CREDIT=0",
                                         "+LDB_PP1_DSI=257", 

                                         "+HQM_PRIMRST_TYPE=warm",
                                          "+HQM_SEQ_CFG3=aceroot/verif/tb/hqm/tests/hcw_perf_dir_ldb_test1_cfg.cft",
                                          "+HQM_SEQ_CFG4=aceroot/verif/tb/hqm/tests/hqm_cfg_intermediate_flr.cft",
		          
                                          "+HQM_PF_PRIMRST_COUNT=1 +HQM_PF_PRIMRST_WITH_HCW_PROCESS_ON=1",  
                                          ## Below required to reset active seq count in pp_cq_base_seq
                                          "+HQM_PF_FLR_WITH_HCW_PROCESS_ON=1",  
                                          "+HQM_PF_PRIMRST_WAITNUM=200", 
                                          "+bme_enable",	
                                          "+hqm_cfg_bgwr_access_ena",
					  	
                                          "+has_pcie_reg_rst_resetup",

                                          "+IOSF_SB_FILE=aceroot/verif/tb/hqm/tests/iosf_sb_setidvalue.cft",										  			
                                          "+HQM_SEQ_BG_CFG=aceroot/verif/tb/hqm/tests/hqm_bg_rdwr_hqmfeature_t0.cft",
                                          "+HQM_BG_CFG_NUM=10",
                                          "+HQM_BG_CFG_DELAY_MIN=0",
                                          "+HQM_BG_CFG_DELAY_MAX=63",
                                          "+HQM_BG_PRIMARY_ID=sideband",					  
		          
                                          "+LDB_PP0_Q0_NUM_HCW=50",
                                          "+LDB_PP1_Q0_NUM_HCW=50", 

                                          "+LDB_PP0_PKT_SIZE_MIN=500",
                                          "+LDB_PP0_PKT_SIZE_MAX=500", 

                                          "+LDB_PP1_PKT_SIZE_MIN=500",
                                          "+LDB_PP1_PKT_SIZE_MAX=500",					   
                                         ],  
                         },
			 
      warmrst_7_with_hcw  => { -simv_args => [ 
                                         "+LDB_PP0_HCW_DELAY=48",
                                         "+LDB_PP0_CQ_POLL=1",
                                         "+LDB_PP0_DIR_CREDIT=16",
                                         "+LDB_PP0_LDB_CREDIT=0",
                                         "+LDB_PP0_DSI=256",
 
                                         "+LDB_PP1_HCW_DELAY=48",
                                         "+LDB_PP1_CQ_POLL=1",
                                         "+LDB_PP1_DIR_CREDIT=16",
                                         "+LDB_PP1_LDB_CREDIT=0",
                                         "+LDB_PP1_DSI=257", 

                                         "+HQM_PRIMRST_TYPE=warm",
                                         "+HQM_PF_PRIMRST_COUNT=1 +HQM_PF_PRIMRST_WITH_HCW_PROCESS_ON=1",  
                                          ## Below required to reset active seq count in pp_cq_base_seq
                                          "+HQM_PF_FLR_WITH_HCW_PROCESS_ON=1",  
                                          "+HQM_PF_PRIMRST_WAITNUM=200", 
                                          "+has_hqm_pcie_init", 	
                                          "+hqm_cfg_bgwr_access_ena",
					  	
		     
                                          "+HQM_SEQ_CFG3=aceroot/verif/tb/hqm/tests/hcw_perf_dir_ldb_test1_cfg.cft",
                                          "+HQM_SEQ_CFG4=aceroot/verif/tb/hqm/tests/hqm_cfg_intermediate_flr.cft",
					  						
                                          "+IOSF_SB_FILE=aceroot/verif/tb/hqm/tests/iosf_sb_setidvalue.cft",										  				       
					  
                                          "+HQM_SEQ_BG_CFG=aceroot/verif/tb/hqm/tests/hqm_bg_rdwr_hqmfeature_t0.cft",
                                          "+HQM_BG_CFG_NUM=10",
                                          "+HQM_BG_CFG_DELAY_MIN=0",
                                          "+HQM_BG_CFG_DELAY_MAX=63",
                                          "+HQM_BG_PRIMARY_ID=sideband",					  
		          
                                          "+LDB_PP0_Q0_NUM_HCW=50",
                                          "+LDB_PP1_Q0_NUM_HCW=50", 

                                          "+LDB_PP0_PKT_SIZE_MIN=500",
                                          "+LDB_PP0_PKT_SIZE_MAX=500", 

                                          "+LDB_PP1_PKT_SIZE_MIN=500",
                                          "+LDB_PP1_PKT_SIZE_MAX=500",					   
                                         ],  
                         },
			       
      warmrst_17_with_hcw  => { -simv_args => [ 
                                         "+LDB_PP0_HCW_DELAY=48",
                                         "+LDB_PP0_CQ_POLL=1",
                                         "+LDB_PP0_DIR_CREDIT=16",
                                         "+LDB_PP0_LDB_CREDIT=0",
                                         "+LDB_PP0_DSI=256",
 
                                         "+LDB_PP1_HCW_DELAY=48",
                                         "+LDB_PP1_CQ_POLL=1",
                                         "+LDB_PP1_DIR_CREDIT=16",
                                         "+LDB_PP1_LDB_CREDIT=0",
                                         "+LDB_PP1_DSI=257", 

                                         "+HQM_PRIMRST_TYPE=warm",
                                         "+HQM_PF_PRIMRST_COUNT=17 +HQM_PF_PRIMRST_WITH_HCW_PROCESS_ON=1",  
                                          ## Below required to reset active seq count in pp_cq_base_seq
                                          "+HQM_PF_FLR_WITH_HCW_PROCESS_ON=1",  
                                          "+HQM_PF_PRIMRST_WAITNUM=200", 
                                          "+has_hqm_pcie_init", 	
                                          "+hqm_cfg_bgwr_access_ena",
					  	
		     
                                          "+HQM_SEQ_CFG3=aceroot/verif/tb/hqm/tests/hcw_perf_dir_ldb_test1_cfg.cft",
                                          "+HQM_SEQ_CFG4=aceroot/verif/tb/hqm/tests/hqm_cfg_intermediate_prim_t0.cft",
					  						
                                          "+IOSF_SB_FILE=aceroot/verif/tb/hqm/tests/iosf_sb_setidvalue.cft",										  				       
					  
                                          "+HQM_SEQ_BG_CFG=aceroot/verif/tb/hqm/tests/hqm_bg_rdwr_hqmfeature_t0.cft",
                                          "+HQM_BG_CFG_NUM=10",
                                          "+HQM_BG_CFG_DELAY_MIN=0",
                                          "+HQM_BG_CFG_DELAY_MAX=63",
                                          "+HQM_BG_PRIMARY_ID=sideband",					  
		          
                                          "+LDB_PP0_Q0_NUM_HCW=50",
                                          "+LDB_PP1_Q0_NUM_HCW=50", 

                                          "+LDB_PP0_PKT_SIZE_MIN=500",
                                          "+LDB_PP0_PKT_SIZE_MAX=500", 

                                          "+LDB_PP1_PKT_SIZE_MIN=500",
                                          "+LDB_PP1_PKT_SIZE_MAX=500",					   
                                         ],  
                         },
			     			 			 			      
      coldrst_1_with_hcw  => { -simv_args => [ 		     		     
		     
                                         "+LDB_PP0_HCW_DELAY=48",
                                         "+LDB_PP0_CQ_POLL=1",
                                         "+LDB_PP0_DIR_CREDIT=16",
                                         "+LDB_PP0_LDB_CREDIT=0",
                                         "+LDB_PP0_DSI=256",
 
                                         "+LDB_PP1_HCW_DELAY=48",
                                         "+LDB_PP1_CQ_POLL=1",
                                         "+LDB_PP1_DIR_CREDIT=16",
                                         "+LDB_PP1_LDB_CREDIT=0",
                                         "+LDB_PP1_DSI=257", 

                                         "+HQM_PRIMRST_TYPE=cold",
                                          "+HQM_SEQ_CFG3=aceroot/verif/tb/hqm/tests/hcw_perf_dir_ldb_test1_cfg.cft",
                                          "+HQM_SEQ_CFG4=aceroot/verif/tb/hqm/tests/hqm_cfg_intermediate_flr.cft",
		          
                                          "+HQM_PF_PRIMRST_COUNT=1 +HQM_PF_PRIMRST_WITH_HCW_PROCESS_ON=1",  
                                          ## Below required to reset active seq count in pp_cq_base_seq
                                          "+HQM_PF_FLR_WITH_HCW_PROCESS_ON=1",  
                                          "+HQM_PF_PRIMRST_WAITNUM=200", 
                                          "+bme_enable",	
                                          "+hqm_cfg_bgwr_access_ena",
					  	
                                          "+has_pcie_reg_rst_resetup",

                                          "+IOSF_SB_FILE=aceroot/verif/tb/hqm/tests/iosf_sb_setidvalue.cft",										  			
                                          "+HQM_SEQ_BG_CFG=aceroot/verif/tb/hqm/tests/hqm_bg_rdwr_hqmfeature_t0.cft",
                                          "+HQM_BG_CFG_NUM=10",
                                          "+HQM_BG_CFG_DELAY_MIN=0",
                                          "+HQM_BG_CFG_DELAY_MAX=63",
                                          "+HQM_BG_PRIMARY_ID=sideband",					  
		          
                                          "+LDB_PP0_Q0_NUM_HCW=50",
                                          "+LDB_PP1_Q0_NUM_HCW=50", 

                                          "+LDB_PP0_PKT_SIZE_MIN=500",
                                          "+LDB_PP0_PKT_SIZE_MAX=500", 

                                          "+LDB_PP1_PKT_SIZE_MIN=500",
                                          "+LDB_PP1_PKT_SIZE_MAX=500",					   
                                         ],  
                         },
	  coldrst_1_with_hcw_adr_flow  => { 
          -simv_args => [ 		     		     
                         "+LDB_PP0_Q0_NUM_HCW=1000",
                         "+LDB_PP0_HCW_DELAY=1",
                         "+LDB_PP0_HCW_DELAY_MAX=1",
                         "+LDB_PP0_CQ_POLL=1",
                         "+LDB_PP0_DSI=256",
 
                         "+DIR_PP0_Q0_NUM_HCW=1000",
                         "+DIR_PP0_HCW_DELAY=1",
                         "+DIR_PP0_HCW_DELAY_MAX=1",
                         "+DIR_PP0_CQ_POLL=1",

                         "+HQM_PRIMRST_TYPE=cold",
                         "+HQM_SEQ_CFG3=aceroot/verif/tb/hqm/tests/hcw_perf_dir_ldb_test1_cfg.cft",
                         "+HQM_SEQ_CFG4=aceroot/verif/tb/hqm/tests/hqm_cfg_intermediate_flr.cft",
                         "+HQM_PF_PRIMRST_COUNT=1 +HQM_PF_PRIMRST_WITH_HCW_PROCESS_ON=1",  
                         ## Below required to reset active seq count in pp_cq_base_seq
                         "+HQM_PF_FLR_WITH_HCW_PROCESS_ON=1",  
                         "+HQM_PF_PRIMRST_WAITNUM=100", 
                         "+bme_enable",	
                         "+hqm_cfg_bgwr_access_ena",
                         "+has_pcie_reg_rst_resetup",
                         "+ADR_FLOW", 
                         "+hqm_warm_reset_sequence_stim_config::adr_flow=1",
                         "+HQM_DYNAMIC_CONFIG",
                        ],  
      },
	 
	  warmrst_1_with_hcw_adr_flow  => { 
          -simv_args => [ 		     		     
                         "+LDB_PP0_Q0_NUM_HCW=1000",
                         "+LDB_PP0_HCW_DELAY=1",
                         "+LDB_PP0_HCW_DELAY_MAX=1",
                         "+LDB_PP0_CQ_POLL=1",
                         "+LDB_PP0_DSI=256",
 
                         "+DIR_PP0_Q0_NUM_HCW=1000",
                         "+DIR_PP0_HCW_DELAY=1",
                         "+DIR_PP0_HCW_DELAY_MAX=1",
                         "+DIR_PP0_CQ_POLL=1",

                         "+HQM_PRIMRST_TYPE=warm",
                         "+HQM_SEQ_CFG3=aceroot/verif/tb/hqm/tests/hcw_perf_dir_ldb_test1_cfg.cft",
                         "+HQM_SEQ_CFG4=aceroot/verif/tb/hqm/tests/hqm_cfg_intermediate_flr.cft",
                         "+HQM_PF_PRIMRST_COUNT=1 +HQM_PF_PRIMRST_WITH_HCW_PROCESS_ON=1",  
                         ## Below required to reset active seq count in pp_cq_base_seq
                         "+HQM_PF_FLR_WITH_HCW_PROCESS_ON=1",  
                         "+HQM_PF_PRIMRST_WAITNUM=100", 
                         "+bme_enable",	
                         "+hqm_cfg_bgwr_access_ena",
                         "+has_pcie_reg_rst_resetup",
                         "+ADR_FLOW", 
                         "+hqm_warm_reset_sequence_stim_config::adr_flow=1",
                         "+HQM_DYNAMIC_CONFIG",
                        ],  
      },
	 
      coldrst_7_with_hcw  => { -simv_args => [ 
                                         "+LDB_PP0_HCW_DELAY=48",
                                         "+LDB_PP0_CQ_POLL=1",
                                         "+LDB_PP0_DIR_CREDIT=16",
                                         "+LDB_PP0_LDB_CREDIT=0",
                                         "+LDB_PP0_DSI=256",
 
                                         "+LDB_PP1_HCW_DELAY=48",
                                         "+LDB_PP1_CQ_POLL=1",
                                         "+LDB_PP1_DIR_CREDIT=16",
                                         "+LDB_PP1_LDB_CREDIT=0",
                                         "+LDB_PP1_DSI=257", 

                                         "+HQM_PRIMRST_TYPE=cold",
                                         "+HQM_PF_PRIMRST_COUNT=1 +HQM_PF_PRIMRST_WITH_HCW_PROCESS_ON=1",  
                                          ## Below required to reset active seq count in pp_cq_base_seq
                                          "+HQM_PF_FLR_WITH_HCW_PROCESS_ON=1",  
                                          "+HQM_PF_PRIMRST_WAITNUM=200", 
                                          "+has_hqm_pcie_init", 	
                                          "+hqm_cfg_bgwr_access_ena",
					  	
		     
                                          "+HQM_SEQ_CFG3=aceroot/verif/tb/hqm/tests/hcw_perf_dir_ldb_test1_cfg.cft",
                                          "+HQM_SEQ_CFG4=aceroot/verif/tb/hqm/tests/hqm_cfg_intermediate_flr.cft",
					  						
                                          "+IOSF_SB_FILE=aceroot/verif/tb/hqm/tests/iosf_sb_setidvalue.cft",										  				       
					  
                                          "+HQM_SEQ_BG_CFG=aceroot/verif/tb/hqm/tests/hqm_bg_rdwr_hqmfeature_t0.cft",
                                          "+HQM_BG_CFG_NUM=10",
                                          "+HQM_BG_CFG_DELAY_MIN=0",
                                          "+HQM_BG_CFG_DELAY_MAX=63",
                                          "+HQM_BG_PRIMARY_ID=sideband",					  
		          
                                          "+LDB_PP0_Q0_NUM_HCW=50",
                                          "+LDB_PP1_Q0_NUM_HCW=50", 

                                          "+LDB_PP0_PKT_SIZE_MIN=500",
                                          "+LDB_PP0_PKT_SIZE_MAX=500", 

                                          "+LDB_PP1_PKT_SIZE_MIN=500",
                                          "+LDB_PP1_PKT_SIZE_MAX=500",					   
                                         ],  
                         },
			       
      coldrst_17_with_hcw  => { -simv_args => [ 
                                         "+LDB_PP0_HCW_DELAY=48",
                                         "+LDB_PP0_CQ_POLL=1",
                                         "+LDB_PP0_DIR_CREDIT=16",
                                         "+LDB_PP0_LDB_CREDIT=0",
                                         "+LDB_PP0_DSI=256",
 
                                         "+LDB_PP1_HCW_DELAY=48",
                                         "+LDB_PP1_CQ_POLL=1",
                                         "+LDB_PP1_DIR_CREDIT=16",
                                         "+LDB_PP1_LDB_CREDIT=0",
                                         "+LDB_PP1_DSI=257", 

                                         "+HQM_PRIMRST_TYPE=cold",
                                         "+HQM_PF_PRIMRST_COUNT=17 +HQM_PF_PRIMRST_WITH_HCW_PROCESS_ON=1",  
                                          ## Below required to reset active seq count in pp_cq_base_seq
                                          "+HQM_PF_FLR_WITH_HCW_PROCESS_ON=1",  
                                          "+HQM_PF_PRIMRST_WAITNUM=200", 
                                          "+has_hqm_pcie_init", 	
                                          "+hqm_cfg_bgwr_access_ena",
					  	
		     
                                          "+HQM_SEQ_CFG3=aceroot/verif/tb/hqm/tests/hcw_perf_dir_ldb_test1_cfg.cft",
                                          "+HQM_SEQ_CFG4=aceroot/verif/tb/hqm/tests/hqm_cfg_intermediate_prim_t0.cft",
					  						
                                          "+IOSF_SB_FILE=aceroot/verif/tb/hqm/tests/iosf_sb_setidvalue.cft",										  				       
					  
                                          "+HQM_SEQ_BG_CFG=aceroot/verif/tb/hqm/tests/hqm_bg_rdwr_hqmfeature_t0.cft",
                                          "+HQM_BG_CFG_NUM=10",
                                          "+HQM_BG_CFG_DELAY_MIN=0",
                                          "+HQM_BG_CFG_DELAY_MAX=63",
                                          "+HQM_BG_PRIMARY_ID=sideband",					  
		          
                                          "+LDB_PP0_Q0_NUM_HCW=50",
                                          "+LDB_PP1_Q0_NUM_HCW=50", 

                                          "+LDB_PP0_PKT_SIZE_MIN=500",
                                          "+LDB_PP0_PKT_SIZE_MAX=500", 

                                          "+LDB_PP1_PKT_SIZE_MIN=500",
                                          "+LDB_PP1_PKT_SIZE_MAX=500",					   
                                         ],  
                         },

      ##------------------------------------------------------------##
      ##  Agitations 
      ##------------------------------------------------------------##
      agitate_fri => {
          -simv_args => [
                     "-debug_all -ucli +vcs+dumparrays +HQM_DISABLE_AGITIATE_ASSERT -i aceroot/verif/tb/hqm_proc/tests/agitate/agitate_fri.tcl", 
                        ],
      },      
      agitate_cfg => {
          -simv_args => [
                     "-debug_all -ucli +vcs+dumparrays +HQM_DISABLE_AGITIATE_ASSERT -i aceroot/verif/tb/hqm_proc/tests/agitate/agitate_cfg.tcl", 
                        ],
      },                   
      agitate_sys => {
          -simv_args => [
                     "-debug_all -ucli +vcs+dumparrays +HQM_DISABLE_AGITIATE_ASSERT -i aceroot/verif/tb/hqm_proc/tests/agitate/agitate_sys.tcl", 
                        ],
      },     
   );
   import_runmodes (
         -dest_hash => \%runModes,
   );
}

