#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov 16 11:51:11 2022
# Process ID: 14608
# Current directory: C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/fir/xsim_script.tcl}
# Log file: C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog\xsim.jou
# Running On: LAPTOP-USRGHIN7, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16829 MB
#-----------------------------------------------------------
source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -view {{fir_dataflow_ana.wcfg}} -tclbatch {fir.tcl} -protoinst {fir.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file fir.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fir_top/AESL_inst_fir//AESL_inst_fir_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fir_top/AESL_inst_fir/grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89/grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89_activity
Time resolution is 1 ps
open_wave_config fir_dataflow_ana.wcfg
source fir.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set input_r__output_r__return_group [add_wave_group input_r__output_r__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/interrupt -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_BRESP -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_BREADY -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_BVALID -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_RRESP -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_RDATA -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_RREADY -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_RVALID -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_ARREADY -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_ARVALID -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_ARADDR -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_WSTRB -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_WDATA -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_WREADY -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_WVALID -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_AWREADY -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_AWVALID -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/s_axi_control_AWADDR -into $input_r__output_r__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_done -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_idle -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_ready -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_fir_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/LENGTH_input_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_top/LENGTH_output_r -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_input_r__output_r__return_group [add_wave_group input_r__output_r__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_fir_top/control_INTERRUPT -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/control_BRESP -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_fir_top/control_BREADY -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/control_BVALID -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/control_RRESP -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_fir_top/control_RDATA -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_fir_top/control_RREADY -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/control_RVALID -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/control_ARREADY -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/control_ARVALID -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/control_ARADDR -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_fir_top/control_WSTRB -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_fir_top/control_WDATA -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_fir_top/control_WREADY -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/control_WVALID -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/control_AWREADY -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/control_AWVALID -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/control_AWADDR -into $tb_input_r__output_r__return_group -radix hex
## save_wave_config fir.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 20 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 535 ns  Iteration: 12  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 635 ns  Iteration: 12  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 685 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 20 [28.21%] @ "965000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1365 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1465 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1515 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 20 [28.21%] @ "1795000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2195 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2295 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2345 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 20 [28.21%] @ "2625000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3025 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3125 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3175 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 4 / 20 [28.21%] @ "3455000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3855 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3955 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4005 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 5 / 20 [28.21%] @ "4285000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4685 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4785 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4835 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 6 / 20 [28.21%] @ "5115000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5515 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5615 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5665 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 7 / 20 [28.21%] @ "5945000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6345 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6445 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6495 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 8 / 20 [28.21%] @ "6775000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7175 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7275 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7325 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 9 / 20 [28.21%] @ "7605000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8005 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8105 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8155 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 10 / 20 [28.21%] @ "8435000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8835 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8935 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8985 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 11 / 20 [28.21%] @ "9265000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9665 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9765 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9815 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 12 / 20 [28.21%] @ "10095000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10495 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10595 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10645 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 13 / 20 [28.21%] @ "10925000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11325 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11425 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11475 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 14 / 20 [28.21%] @ "11755000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12155 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12255 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12305 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 15 / 20 [28.21%] @ "12585000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12985 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13085 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13135 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 16 / 20 [28.21%] @ "13415000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13815 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13915 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13965 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 17 / 20 [28.21%] @ "14245000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14645 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14745 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14795 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 18 / 20 [28.21%] @ "15075000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15475 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15575 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15625 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 19 / 20 [28.21%] @ "15905000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16305 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16405 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 20 / 20 [100.00%] @ "16735000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 16795 ns : File "C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/fir.autotb.v" Line 277
## quit
INFO: [Common 17-206] Exiting xsim at Wed Nov 16 11:51:15 2022...
