# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../4_Shift_Register_Behavioral.srcs/sources_1/new/shift_register.vhd" \
"../../../../4_Shift_Register_Behavioral.srcs/sim_1/new/Shift_Register_tb.vhd" \

# Do not sort compile order
nosort
