{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 17:24:54 2019 " "Info: Processing started: Wed Dec 04 17:24:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dicegame -c dicegame --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dicegame -c dicegame --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "dicegame.bdf" "" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -24 -656 -488 -8 "clk" "" } } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "keyboard:inst3\|keyf " "Info: Detected ripple clock \"keyboard:inst3\|keyf\" as buffer" {  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 4 -1 0 } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:inst3\|keyf" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "div100:inst23\|clockout " "Info: Detected ripple clock \"div100:inst23\|clockout\" as buffer" {  } { { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "div100:inst23\|clockout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "div50:inst21\|clockout " "Info: Detected ripple clock \"div50:inst21\|clockout\" as buffer" {  } { { "div50.v" "" { Text "E:/Work/Verilog/dicegame/div50.v" 3 -1 0 } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "div50:inst21\|clockout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "div100:inst22\|clockout " "Info: Detected ripple clock \"div100:inst22\|clockout\" as buffer" {  } { { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "div100:inst22\|clockout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register radom:inst4\|num2\[2\] register rules:inst5\|win1 183.25 MHz 5.457 ns Internal " "Info: Clock \"clk\" has Internal fmax of 183.25 MHz between source register \"radom:inst4\|num2\[2\]\" and destination register \"rules:inst5\|win1\" (period= 5.457 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.252 ns + Longest register register " "Info: + Longest register to register delay is 5.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns radom:inst4\|num2\[2\] 1 REG LCFF_X15_Y4_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y4_N1; Fanout = 3; REG Node = 'radom:inst4\|num2\[2\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { radom:inst4|num2[2] } "NODE_NAME" } } { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.414 ns) 1.502 ns add:inst7\|add_num\[2\]~50 2 COMB LCCOMB_X13_Y6_N16 2 " "Info: 2: + IC(1.088 ns) + CELL(0.414 ns) = 1.502 ns; Loc. = LCCOMB_X13_Y6_N16; Fanout = 2; COMB Node = 'add:inst7\|add_num\[2\]~50'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { radom:inst4|num2[2] add:inst7|add_num[2]~50 } "NODE_NAME" } } { "add.v" "" { Text "E:/Work/Verilog/dicegame/add.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.573 ns add:inst7\|add_num\[3\]~52 3 COMB LCCOMB_X13_Y6_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.573 ns; Loc. = LCCOMB_X13_Y6_N18; Fanout = 1; COMB Node = 'add:inst7\|add_num\[3\]~52'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { add:inst7|add_num[2]~50 add:inst7|add_num[3]~52 } "NODE_NAME" } } { "add.v" "" { Text "E:/Work/Verilog/dicegame/add.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.983 ns add:inst7\|add_num\[4\]~53 4 COMB LCCOMB_X13_Y6_N20 4 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.983 ns; Loc. = LCCOMB_X13_Y6_N20; Fanout = 4; COMB Node = 'add:inst7\|add_num\[4\]~53'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { add:inst7|add_num[3]~52 add:inst7|add_num[4]~53 } "NODE_NAME" } } { "add.v" "" { Text "E:/Work/Verilog/dicegame/add.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.275 ns) 2.532 ns rules:inst5\|always0~40 5 COMB LCCOMB_X13_Y6_N30 1 " "Info: 5: + IC(0.274 ns) + CELL(0.275 ns) = 2.532 ns; Loc. = LCCOMB_X13_Y6_N30; Fanout = 1; COMB Node = 'rules:inst5\|always0~40'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { add:inst7|add_num[4]~53 rules:inst5|always0~40 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 3.196 ns rules:inst5\|always0~0 6 COMB LCCOMB_X13_Y6_N24 6 " "Info: 6: + IC(0.244 ns) + CELL(0.420 ns) = 3.196 ns; Loc. = LCCOMB_X13_Y6_N24; Fanout = 6; COMB Node = 'rules:inst5\|always0~0'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { rules:inst5|always0~40 rules:inst5|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.436 ns) 4.455 ns rules:inst5\|Selector7~52 7 COMB LCCOMB_X12_Y5_N16 1 " "Info: 7: + IC(0.823 ns) + CELL(0.436 ns) = 4.455 ns; Loc. = LCCOMB_X12_Y5_N16; Fanout = 1; COMB Node = 'rules:inst5\|Selector7~52'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { rules:inst5|always0~0 rules:inst5|Selector7~52 } "NODE_NAME" } } { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.438 ns) 5.168 ns rules:inst5\|Selector7~53 8 COMB LCCOMB_X12_Y5_N0 1 " "Info: 8: + IC(0.275 ns) + CELL(0.438 ns) = 5.168 ns; Loc. = LCCOMB_X12_Y5_N0; Fanout = 1; COMB Node = 'rules:inst5\|Selector7~53'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { rules:inst5|Selector7~52 rules:inst5|Selector7~53 } "NODE_NAME" } } { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.252 ns rules:inst5\|win1 9 REG LCFF_X12_Y5_N1 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 5.252 ns; Loc. = LCFF_X12_Y5_N1; Fanout = 2; REG Node = 'rules:inst5\|win1'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rules:inst5|Selector7~53 rules:inst5|win1 } "NODE_NAME" } } { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.548 ns ( 48.51 % ) " "Info: Total cell delay = 2.548 ns ( 48.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.704 ns ( 51.49 % ) " "Info: Total interconnect delay = 2.704 ns ( 51.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.252 ns" { radom:inst4|num2[2] add:inst7|add_num[2]~50 add:inst7|add_num[3]~52 add:inst7|add_num[4]~53 rules:inst5|always0~40 rules:inst5|always0~0 rules:inst5|Selector7~52 rules:inst5|Selector7~53 rules:inst5|win1 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.252 ns" { radom:inst4|num2[2] {} add:inst7|add_num[2]~50 {} add:inst7|add_num[3]~52 {} add:inst7|add_num[4]~53 {} rules:inst5|always0~40 {} rules:inst5|always0~0 {} rules:inst5|Selector7~52 {} rules:inst5|Selector7~53 {} rules:inst5|win1 {} } { 0.000ns 1.088ns 0.000ns 0.000ns 0.274ns 0.244ns 0.823ns 0.275ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.410ns 0.275ns 0.420ns 0.436ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.541 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dicegame.bdf" "" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -24 -656 -488 -8 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.787 ns) 2.856 ns div50:inst21\|clockout 2 REG LCFF_X21_Y5_N1 3 " "Info: 2: + IC(1.080 ns) + CELL(0.787 ns) = 2.856 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 3; REG Node = 'div50:inst21\|clockout'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk div50:inst21|clockout } "NODE_NAME" } } { "div50.v" "" { Text "E:/Work/Verilog/dicegame/div50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.787 ns) 4.370 ns div100:inst22\|clockout 3 REG LCFF_X24_Y6_N17 3 " "Info: 3: + IC(0.727 ns) + CELL(0.787 ns) = 4.370 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 3; REG Node = 'div100:inst22\|clockout'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { div50:inst21|clockout div100:inst22|clockout } "NODE_NAME" } } { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.922 ns) + CELL(0.000 ns) 7.292 ns div100:inst22\|clockout~clkctrl 4 COMB CLKCTRL_G6 70 " "Info: 4: + IC(2.922 ns) + CELL(0.000 ns) = 7.292 ns; Loc. = CLKCTRL_G6; Fanout = 70; COMB Node = 'div100:inst22\|clockout~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.922 ns" { div100:inst22|clockout div100:inst22|clockout~clkctrl } "NODE_NAME" } } { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.537 ns) 8.541 ns rules:inst5\|win1 5 REG LCFF_X12_Y5_N1 2 " "Info: 5: + IC(0.712 ns) + CELL(0.537 ns) = 8.541 ns; Loc. = LCFF_X12_Y5_N1; Fanout = 2; REG Node = 'rules:inst5\|win1'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { div100:inst22|clockout~clkctrl rules:inst5|win1 } "NODE_NAME" } } { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 36.30 % ) " "Info: Total cell delay = 3.100 ns ( 36.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.441 ns ( 63.70 % ) " "Info: Total interconnect delay = 5.441 ns ( 63.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.541 ns" { clk div50:inst21|clockout div100:inst22|clockout div100:inst22|clockout~clkctrl rules:inst5|win1 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.541 ns" { clk {} clk~combout {} div50:inst21|clockout {} div100:inst22|clockout {} div100:inst22|clockout~clkctrl {} rules:inst5|win1 {} } { 0.000ns 0.000ns 1.080ns 0.727ns 2.922ns 0.712ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.532 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dicegame.bdf" "" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -24 -656 -488 -8 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.787 ns) 2.856 ns div50:inst21\|clockout 2 REG LCFF_X21_Y5_N1 3 " "Info: 2: + IC(1.080 ns) + CELL(0.787 ns) = 2.856 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 3; REG Node = 'div50:inst21\|clockout'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk div50:inst21|clockout } "NODE_NAME" } } { "div50.v" "" { Text "E:/Work/Verilog/dicegame/div50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.787 ns) 4.370 ns div100:inst22\|clockout 3 REG LCFF_X24_Y6_N17 3 " "Info: 3: + IC(0.727 ns) + CELL(0.787 ns) = 4.370 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 3; REG Node = 'div100:inst22\|clockout'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { div50:inst21|clockout div100:inst22|clockout } "NODE_NAME" } } { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.922 ns) + CELL(0.000 ns) 7.292 ns div100:inst22\|clockout~clkctrl 4 COMB CLKCTRL_G6 70 " "Info: 4: + IC(2.922 ns) + CELL(0.000 ns) = 7.292 ns; Loc. = CLKCTRL_G6; Fanout = 70; COMB Node = 'div100:inst22\|clockout~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.922 ns" { div100:inst22|clockout div100:inst22|clockout~clkctrl } "NODE_NAME" } } { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.537 ns) 8.532 ns radom:inst4\|num2\[2\] 5 REG LCFF_X15_Y4_N1 3 " "Info: 5: + IC(0.703 ns) + CELL(0.537 ns) = 8.532 ns; Loc. = LCFF_X15_Y4_N1; Fanout = 3; REG Node = 'radom:inst4\|num2\[2\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { div100:inst22|clockout~clkctrl radom:inst4|num2[2] } "NODE_NAME" } } { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 36.33 % ) " "Info: Total cell delay = 3.100 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.432 ns ( 63.67 % ) " "Info: Total interconnect delay = 5.432 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.532 ns" { clk div50:inst21|clockout div100:inst22|clockout div100:inst22|clockout~clkctrl radom:inst4|num2[2] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.532 ns" { clk {} clk~combout {} div50:inst21|clockout {} div100:inst22|clockout {} div100:inst22|clockout~clkctrl {} radom:inst4|num2[2] {} } { 0.000ns 0.000ns 1.080ns 0.727ns 2.922ns 0.703ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.541 ns" { clk div50:inst21|clockout div100:inst22|clockout div100:inst22|clockout~clkctrl rules:inst5|win1 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.541 ns" { clk {} clk~combout {} div50:inst21|clockout {} div100:inst22|clockout {} div100:inst22|clockout~clkctrl {} rules:inst5|win1 {} } { 0.000ns 0.000ns 1.080ns 0.727ns 2.922ns 0.712ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.532 ns" { clk div50:inst21|clockout div100:inst22|clockout div100:inst22|clockout~clkctrl radom:inst4|num2[2] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.532 ns" { clk {} clk~combout {} div50:inst21|clockout {} div100:inst22|clockout {} div100:inst22|clockout~clkctrl {} radom:inst4|num2[2] {} } { 0.000ns 0.000ns 1.080ns 0.727ns 2.922ns 0.703ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.252 ns" { radom:inst4|num2[2] add:inst7|add_num[2]~50 add:inst7|add_num[3]~52 add:inst7|add_num[4]~53 rules:inst5|always0~40 rules:inst5|always0~0 rules:inst5|Selector7~52 rules:inst5|Selector7~53 rules:inst5|win1 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.252 ns" { radom:inst4|num2[2] {} add:inst7|add_num[2]~50 {} add:inst7|add_num[3]~52 {} add:inst7|add_num[4]~53 {} rules:inst5|always0~40 {} rules:inst5|always0~0 {} rules:inst5|Selector7~52 {} rules:inst5|Selector7~53 {} rules:inst5|win1 {} } { 0.000ns 1.088ns 0.000ns 0.000ns 0.274ns 0.244ns 0.823ns 0.275ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.410ns 0.275ns 0.420ns 0.436ns 0.438ns 0.084ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.541 ns" { clk div50:inst21|clockout div100:inst22|clockout div100:inst22|clockout~clkctrl rules:inst5|win1 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.541 ns" { clk {} clk~combout {} div50:inst21|clockout {} div100:inst22|clockout {} div100:inst22|clockout~clkctrl {} rules:inst5|win1 {} } { 0.000ns 0.000ns 1.080ns 0.727ns 2.922ns 0.712ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.532 ns" { clk div50:inst21|clockout div100:inst22|clockout div100:inst22|clockout~clkctrl radom:inst4|num2[2] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.532 ns" { clk {} clk~combout {} div50:inst21|clockout {} div100:inst22|clockout {} div100:inst22|clockout~clkctrl {} radom:inst4|num2[2] {} } { 0.000ns 0.000ns 1.080ns 0.727ns 2.922ns 0.703ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "keyboard:inst3\|keyf count clk -1.284 ns register " "Info: tsu for register \"keyboard:inst3\|keyf\" (data pin = \"count\", clock pin = \"clk\") is -1.284 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.794 ns + Longest pin register " "Info: + Longest pin to register delay is 6.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns count 1 PIN PIN_120 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_120; Fanout = 4; PIN Node = 'count'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { count } "NODE_NAME" } } { "dicegame.bdf" "" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -304 -240 -72 -288 "count" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.462 ns) + CELL(0.398 ns) 6.710 ns keyboard:inst3\|keyf~75 2 COMB LCCOMB_X15_Y6_N20 1 " "Info: 2: + IC(5.462 ns) + CELL(0.398 ns) = 6.710 ns; Loc. = LCCOMB_X15_Y6_N20; Fanout = 1; COMB Node = 'keyboard:inst3\|keyf~75'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.860 ns" { count keyboard:inst3|keyf~75 } "NODE_NAME" } } { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.794 ns keyboard:inst3\|keyf 3 REG LCFF_X15_Y6_N21 9 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.794 ns; Loc. = LCFF_X15_Y6_N21; Fanout = 9; REG Node = 'keyboard:inst3\|keyf'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { keyboard:inst3|keyf~75 keyboard:inst3|keyf } "NODE_NAME" } } { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.332 ns ( 19.61 % ) " "Info: Total cell delay = 1.332 ns ( 19.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.462 ns ( 80.39 % ) " "Info: Total interconnect delay = 5.462 ns ( 80.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.794 ns" { count keyboard:inst3|keyf~75 keyboard:inst3|keyf } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.794 ns" { count {} count~combout {} keyboard:inst3|keyf~75 {} keyboard:inst3|keyf {} } { 0.000ns 0.000ns 5.462ns 0.000ns } { 0.000ns 0.850ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.042 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dicegame.bdf" "" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -24 -656 -488 -8 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.787 ns) 2.856 ns div50:inst21\|clockout 2 REG LCFF_X21_Y5_N1 3 " "Info: 2: + IC(1.080 ns) + CELL(0.787 ns) = 2.856 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 3; REG Node = 'div50:inst21\|clockout'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk div50:inst21|clockout } "NODE_NAME" } } { "div50.v" "" { Text "E:/Work/Verilog/dicegame/div50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.787 ns) 4.370 ns div100:inst22\|clockout 3 REG LCFF_X24_Y6_N17 3 " "Info: 3: + IC(0.727 ns) + CELL(0.787 ns) = 4.370 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 3; REG Node = 'div100:inst22\|clockout'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { div50:inst21|clockout div100:inst22|clockout } "NODE_NAME" } } { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.787 ns) 6.656 ns div100:inst23\|clockout 4 REG LCFF_X14_Y10_N17 3 " "Info: 4: + IC(1.499 ns) + CELL(0.787 ns) = 6.656 ns; Loc. = LCFF_X14_Y10_N17; Fanout = 3; REG Node = 'div100:inst23\|clockout'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { div100:inst22|clockout div100:inst23|clockout } "NODE_NAME" } } { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.537 ns) 8.042 ns keyboard:inst3\|keyf 5 REG LCFF_X15_Y6_N21 9 " "Info: 5: + IC(0.849 ns) + CELL(0.537 ns) = 8.042 ns; Loc. = LCFF_X15_Y6_N21; Fanout = 9; REG Node = 'keyboard:inst3\|keyf'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { div100:inst23|clockout keyboard:inst3|keyf } "NODE_NAME" } } { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.887 ns ( 48.33 % ) " "Info: Total cell delay = 3.887 ns ( 48.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.155 ns ( 51.67 % ) " "Info: Total interconnect delay = 4.155 ns ( 51.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { clk div50:inst21|clockout div100:inst22|clockout div100:inst23|clockout keyboard:inst3|keyf } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { clk {} clk~combout {} div50:inst21|clockout {} div100:inst22|clockout {} div100:inst23|clockout {} keyboard:inst3|keyf {} } { 0.000ns 0.000ns 1.080ns 0.727ns 1.499ns 0.849ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.794 ns" { count keyboard:inst3|keyf~75 keyboard:inst3|keyf } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.794 ns" { count {} count~combout {} keyboard:inst3|keyf~75 {} keyboard:inst3|keyf {} } { 0.000ns 0.000ns 5.462ns 0.000ns } { 0.000ns 0.850ns 0.398ns 0.084ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { clk div50:inst21|clockout div100:inst22|clockout div100:inst23|clockout keyboard:inst3|keyf } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { clk {} clk~combout {} div50:inst21|clockout {} div100:inst22|clockout {} div100:inst23|clockout {} keyboard:inst3|keyf {} } { 0.000ns 0.000ns 1.080ns 0.727ns 1.499ns 0.849ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk turn\[0\] count_turn:inst2\|count\[0\] 15.635 ns register " "Info: tco from clock \"clk\" to destination pin \"turn\[0\]\" through register \"count_turn:inst2\|count\[0\]\" is 15.635 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.133 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dicegame.bdf" "" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -24 -656 -488 -8 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.787 ns) 2.856 ns div50:inst21\|clockout 2 REG LCFF_X21_Y5_N1 3 " "Info: 2: + IC(1.080 ns) + CELL(0.787 ns) = 2.856 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 3; REG Node = 'div50:inst21\|clockout'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk div50:inst21|clockout } "NODE_NAME" } } { "div50.v" "" { Text "E:/Work/Verilog/dicegame/div50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.787 ns) 4.370 ns div100:inst22\|clockout 3 REG LCFF_X24_Y6_N17 3 " "Info: 3: + IC(0.727 ns) + CELL(0.787 ns) = 4.370 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 3; REG Node = 'div100:inst22\|clockout'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { div50:inst21|clockout div100:inst22|clockout } "NODE_NAME" } } { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.787 ns) 6.656 ns div100:inst23\|clockout 4 REG LCFF_X14_Y10_N17 3 " "Info: 4: + IC(1.499 ns) + CELL(0.787 ns) = 6.656 ns; Loc. = LCFF_X14_Y10_N17; Fanout = 3; REG Node = 'div100:inst23\|clockout'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { div100:inst22|clockout div100:inst23|clockout } "NODE_NAME" } } { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.787 ns) 8.292 ns keyboard:inst3\|keyf 5 REG LCFF_X15_Y6_N21 9 " "Info: 5: + IC(0.849 ns) + CELL(0.787 ns) = 8.292 ns; Loc. = LCFF_X15_Y6_N21; Fanout = 9; REG Node = 'keyboard:inst3\|keyf'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { div100:inst23|clockout keyboard:inst3|keyf } "NODE_NAME" } } { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.000 ns) 9.887 ns keyboard:inst3\|keyf~clkctrl 6 COMB CLKCTRL_G0 2 " "Info: 6: + IC(1.595 ns) + CELL(0.000 ns) = 9.887 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'keyboard:inst3\|keyf~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { keyboard:inst3|keyf keyboard:inst3|keyf~clkctrl } "NODE_NAME" } } { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.537 ns) 11.133 ns count_turn:inst2\|count\[0\] 7 REG LCFF_X13_Y5_N15 7 " "Info: 7: + IC(0.709 ns) + CELL(0.537 ns) = 11.133 ns; Loc. = LCFF_X13_Y5_N15; Fanout = 7; REG Node = 'count_turn:inst2\|count\[0\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { keyboard:inst3|keyf~clkctrl count_turn:inst2|count[0] } "NODE_NAME" } } { "count_turn.v" "" { Text "E:/Work/Verilog/dicegame/count_turn.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.674 ns ( 41.98 % ) " "Info: Total cell delay = 4.674 ns ( 41.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.459 ns ( 58.02 % ) " "Info: Total interconnect delay = 6.459 ns ( 58.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.133 ns" { clk div50:inst21|clockout div100:inst22|clockout div100:inst23|clockout keyboard:inst3|keyf keyboard:inst3|keyf~clkctrl count_turn:inst2|count[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.133 ns" { clk {} clk~combout {} div50:inst21|clockout {} div100:inst22|clockout {} div100:inst23|clockout {} keyboard:inst3|keyf {} keyboard:inst3|keyf~clkctrl {} count_turn:inst2|count[0] {} } { 0.000ns 0.000ns 1.080ns 0.727ns 1.499ns 0.849ns 1.595ns 0.709ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "count_turn.v" "" { Text "E:/Work/Verilog/dicegame/count_turn.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.252 ns + Longest register pin " "Info: + Longest register to pin delay is 4.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_turn:inst2\|count\[0\] 1 REG LCFF_X13_Y5_N15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y5_N15; Fanout = 7; REG Node = 'count_turn:inst2\|count\[0\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_turn:inst2|count[0] } "NODE_NAME" } } { "count_turn.v" "" { Text "E:/Work/Verilog/dicegame/count_turn.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(2.642 ns) 4.252 ns turn\[0\] 2 PIN PIN_25 0 " "Info: 2: + IC(1.610 ns) + CELL(2.642 ns) = 4.252 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'turn\[0\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.252 ns" { count_turn:inst2|count[0] turn[0] } "NODE_NAME" } } { "dicegame.bdf" "" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -144 440 456 32 "turn\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 62.14 % ) " "Info: Total cell delay = 2.642 ns ( 62.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.610 ns ( 37.86 % ) " "Info: Total interconnect delay = 1.610 ns ( 37.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.252 ns" { count_turn:inst2|count[0] turn[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.252 ns" { count_turn:inst2|count[0] {} turn[0] {} } { 0.000ns 1.610ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.133 ns" { clk div50:inst21|clockout div100:inst22|clockout div100:inst23|clockout keyboard:inst3|keyf keyboard:inst3|keyf~clkctrl count_turn:inst2|count[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.133 ns" { clk {} clk~combout {} div50:inst21|clockout {} div100:inst22|clockout {} div100:inst23|clockout {} keyboard:inst3|keyf {} keyboard:inst3|keyf~clkctrl {} count_turn:inst2|count[0] {} } { 0.000ns 0.000ns 1.080ns 0.727ns 1.499ns 0.849ns 1.595ns 0.709ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.252 ns" { count_turn:inst2|count[0] turn[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.252 ns" { count_turn:inst2|count[0] {} turn[0] {} } { 0.000ns 1.610ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "keyboard:inst14\|num\[0\] in2 clk 3.642 ns register " "Info: th for register \"keyboard:inst14\|num\[0\]\" (data pin = \"in2\", clock pin = \"clk\") is 3.642 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.629 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dicegame.bdf" "" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -24 -656 -488 -8 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.787 ns) 2.856 ns div50:inst21\|clockout 2 REG LCFF_X21_Y5_N1 3 " "Info: 2: + IC(1.080 ns) + CELL(0.787 ns) = 2.856 ns; Loc. = LCFF_X21_Y5_N1; Fanout = 3; REG Node = 'div50:inst21\|clockout'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk div50:inst21|clockout } "NODE_NAME" } } { "div50.v" "" { Text "E:/Work/Verilog/dicegame/div50.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.787 ns) 4.370 ns div100:inst22\|clockout 3 REG LCFF_X24_Y6_N17 3 " "Info: 3: + IC(0.727 ns) + CELL(0.787 ns) = 4.370 ns; Loc. = LCFF_X24_Y6_N17; Fanout = 3; REG Node = 'div100:inst22\|clockout'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { div50:inst21|clockout div100:inst22|clockout } "NODE_NAME" } } { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.787 ns) 6.656 ns div100:inst23\|clockout 4 REG LCFF_X14_Y10_N17 3 " "Info: 4: + IC(1.499 ns) + CELL(0.787 ns) = 6.656 ns; Loc. = LCFF_X14_Y10_N17; Fanout = 3; REG Node = 'div100:inst23\|clockout'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { div100:inst22|clockout div100:inst23|clockout } "NODE_NAME" } } { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.740 ns) + CELL(0.000 ns) 8.396 ns div100:inst23\|clockout~clkctrl 5 COMB CLKCTRL_G7 15 " "Info: 5: + IC(1.740 ns) + CELL(0.000 ns) = 8.396 ns; Loc. = CLKCTRL_G7; Fanout = 15; COMB Node = 'div100:inst23\|clockout~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { div100:inst23|clockout div100:inst23|clockout~clkctrl } "NODE_NAME" } } { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.537 ns) 9.629 ns keyboard:inst14\|num\[0\] 6 REG LCFF_X10_Y6_N29 4 " "Info: 6: + IC(0.696 ns) + CELL(0.537 ns) = 9.629 ns; Loc. = LCFF_X10_Y6_N29; Fanout = 4; REG Node = 'keyboard:inst14\|num\[0\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { div100:inst23|clockout~clkctrl keyboard:inst14|num[0] } "NODE_NAME" } } { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.887 ns ( 40.37 % ) " "Info: Total cell delay = 3.887 ns ( 40.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.742 ns ( 59.63 % ) " "Info: Total interconnect delay = 5.742 ns ( 59.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.629 ns" { clk div50:inst21|clockout div100:inst22|clockout div100:inst23|clockout div100:inst23|clockout~clkctrl keyboard:inst14|num[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.629 ns" { clk {} clk~combout {} div50:inst21|clockout {} div100:inst22|clockout {} div100:inst23|clockout {} div100:inst23|clockout~clkctrl {} keyboard:inst14|num[0] {} } { 0.000ns 0.000ns 1.080ns 0.727ns 1.499ns 1.740ns 0.696ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.253 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns in2 1 PIN PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_132; Fanout = 4; PIN Node = 'in2'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { in2 } "NODE_NAME" } } { "dicegame.bdf" "" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -168 -248 -80 -152 "in2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.169 ns) + CELL(0.150 ns) 6.169 ns keyboard:inst14\|num~262 2 COMB LCCOMB_X10_Y6_N28 1 " "Info: 2: + IC(5.169 ns) + CELL(0.150 ns) = 6.169 ns; Loc. = LCCOMB_X10_Y6_N28; Fanout = 1; COMB Node = 'keyboard:inst14\|num~262'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.319 ns" { in2 keyboard:inst14|num~262 } "NODE_NAME" } } { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.253 ns keyboard:inst14\|num\[0\] 3 REG LCFF_X10_Y6_N29 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.253 ns; Loc. = LCFF_X10_Y6_N29; Fanout = 4; REG Node = 'keyboard:inst14\|num\[0\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { keyboard:inst14|num~262 keyboard:inst14|num[0] } "NODE_NAME" } } { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.084 ns ( 17.34 % ) " "Info: Total cell delay = 1.084 ns ( 17.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.169 ns ( 82.66 % ) " "Info: Total interconnect delay = 5.169 ns ( 82.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.253 ns" { in2 keyboard:inst14|num~262 keyboard:inst14|num[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.253 ns" { in2 {} in2~combout {} keyboard:inst14|num~262 {} keyboard:inst14|num[0] {} } { 0.000ns 0.000ns 5.169ns 0.000ns } { 0.000ns 0.850ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.629 ns" { clk div50:inst21|clockout div100:inst22|clockout div100:inst23|clockout div100:inst23|clockout~clkctrl keyboard:inst14|num[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.629 ns" { clk {} clk~combout {} div50:inst21|clockout {} div100:inst22|clockout {} div100:inst23|clockout {} div100:inst23|clockout~clkctrl {} keyboard:inst14|num[0] {} } { 0.000ns 0.000ns 1.080ns 0.727ns 1.499ns 1.740ns 0.696ns } { 0.000ns 0.989ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.253 ns" { in2 keyboard:inst14|num~262 keyboard:inst14|num[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.253 ns" { in2 {} in2~combout {} keyboard:inst14|num~262 {} keyboard:inst14|num[0] {} } { 0.000ns 0.000ns 5.169ns 0.000ns } { 0.000ns 0.850ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 17:24:55 2019 " "Info: Processing ended: Wed Dec 04 17:24:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
