// Seed: 1126564836
module module_0 (
    input tri id_0
);
  wor id_2;
  assign module_1.id_4 = 0;
  wor id_3, id_4, id_5;
  assign id_4 = 1;
  id_6(
      .id_0(id_2 == 1)
  );
  supply0 id_7 = id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output wire id_2,
    input uwire id_3,
    input wire id_4,
    input wor id_5,
    output supply1 id_6,
    input wor id_7,
    input supply0 id_8,
    output wand id_9,
    output wire id_10
);
  wire id_12;
  nor primCall (id_10, id_5, id_8, id_4, id_7, id_3, id_12, id_1);
  module_0 modCall_1 (id_5);
endmodule
