#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d0a3214bd0 .scope module, "tb" "tb" 2 4;
 .timescale -9 -10;
v000001d0a327fa80_0 .var "cin", 0 0;
v000001d0a327f260_0 .var "clk", 0 0;
v000001d0a3280d40_0 .net "cout", 0 0, L_000001d0a327f300;  1 drivers
v000001d0a327fb20_0 .var/i "i", 31 0;
v000001d0a32800c0_0 .var "i0", 3 0;
v000001d0a3280ca0_0 .var "i1", 3 0;
v000001d0a3280160_0 .net "o", 3 0, L_000001d0a327fd00;  1 drivers
v000001d0a3280480_0 .var "reset", 0 0;
v000001d0a3280200 .array "test_vecs", 9 0, 8 0;
E_000001d0a3223f40 .event anyedge, v000001d0a327e7e0_0, v000001d0a327dca0_0, v000001d0a327cf80_0;
S_000001d0a3214d60 .scope module, "u0" "fulladdR" 2 35, 3 1 0, S_000001d0a3214bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v000001d0a327cf80_0 .net "a", 3 0, v000001d0a32800c0_0;  1 drivers
v000001d0a327dca0_0 .net "b", 3 0, v000001d0a3280ca0_0;  1 drivers
v000001d0a327dd40_0 .net "cin", 0 0, v000001d0a327fa80_0;  1 drivers
v000001d0a327e1a0_0 .net "cout", 0 0, L_000001d0a327f300;  alias, 1 drivers
v000001d0a327d0c0_0 .net "cout0", 0 0, L_000001d0a32802a0;  1 drivers
v000001d0a327e240_0 .net "cout1", 0 0, L_000001d0a327f440;  1 drivers
v000001d0a327f4e0_0 .net "cout2", 0 0, L_000001d0a327f1c0;  1 drivers
v000001d0a32803e0_0 .net "sum", 3 0, L_000001d0a327fd00;  alias, 1 drivers
L_000001d0a327f620 .part v000001d0a32800c0_0, 0, 1;
L_000001d0a32807a0 .part v000001d0a3280ca0_0, 0, 1;
L_000001d0a327f580 .part v000001d0a32800c0_0, 1, 1;
L_000001d0a327f6c0 .part v000001d0a3280ca0_0, 1, 1;
L_000001d0a32808e0 .part v000001d0a32800c0_0, 2, 1;
L_000001d0a3280980 .part v000001d0a3280ca0_0, 2, 1;
L_000001d0a327f3a0 .part v000001d0a32800c0_0, 3, 1;
L_000001d0a327f9e0 .part v000001d0a3280ca0_0, 3, 1;
L_000001d0a327fd00 .concat8 [ 1 1 1 1], L_000001d0a3280340, L_000001d0a327f800, L_000001d0a327f8a0, L_000001d0a3280a20;
S_000001d0a31ce420 .scope module, "u0" "fulladd" 3 10, 4 1 0, S_000001d0a3214d60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001d0a3280ff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d0a320cef0_0 .net *"_ivl_10", 0 0, L_000001d0a3280ff0;  1 drivers
v000001d0a320d850_0 .net *"_ivl_11", 1 0, L_000001d0a327f080;  1 drivers
v000001d0a320cf90_0 .net *"_ivl_13", 1 0, L_000001d0a327ff80;  1 drivers
L_000001d0a3281038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d0a320d8f0_0 .net *"_ivl_16", 0 0, L_000001d0a3281038;  1 drivers
v000001d0a320cbd0_0 .net *"_ivl_17", 1 0, L_000001d0a3280520;  1 drivers
v000001d0a320cd10_0 .net *"_ivl_3", 1 0, L_000001d0a327fee0;  1 drivers
L_000001d0a3280fa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d0a320d030_0 .net *"_ivl_6", 0 0, L_000001d0a3280fa8;  1 drivers
v000001d0a320cdb0_0 .net *"_ivl_7", 1 0, L_000001d0a327f760;  1 drivers
v000001d0a327de80_0 .net "a", 0 0, L_000001d0a327f620;  1 drivers
v000001d0a327d3e0_0 .net "b", 0 0, L_000001d0a32807a0;  1 drivers
v000001d0a327e7e0_0 .net "cin", 0 0, v000001d0a327fa80_0;  alias, 1 drivers
v000001d0a327e6a0_0 .net "cout", 0 0, L_000001d0a32802a0;  alias, 1 drivers
v000001d0a327dde0_0 .net "sum", 0 0, L_000001d0a3280340;  1 drivers
L_000001d0a32802a0 .part L_000001d0a3280520, 1, 1;
L_000001d0a3280340 .part L_000001d0a3280520, 0, 1;
L_000001d0a327fee0 .concat [ 1 1 0 0], L_000001d0a327f620, L_000001d0a3280fa8;
L_000001d0a327f760 .concat [ 1 1 0 0], L_000001d0a32807a0, L_000001d0a3280ff0;
L_000001d0a327f080 .arith/sum 2, L_000001d0a327fee0, L_000001d0a327f760;
L_000001d0a327ff80 .concat [ 1 1 0 0], v000001d0a327fa80_0, L_000001d0a3281038;
L_000001d0a3280520 .arith/sum 2, L_000001d0a327f080, L_000001d0a327ff80;
S_000001d0a327ee00 .scope module, "u1" "fulladd" 3 14, 4 1 0, S_000001d0a3214d60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001d0a32810c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d0a327e740_0 .net *"_ivl_10", 0 0, L_000001d0a32810c8;  1 drivers
v000001d0a327d5c0_0 .net *"_ivl_11", 1 0, L_000001d0a327efe0;  1 drivers
v000001d0a327d2a0_0 .net *"_ivl_13", 1 0, L_000001d0a327f120;  1 drivers
L_000001d0a3281110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d0a327e9c0_0 .net *"_ivl_16", 0 0, L_000001d0a3281110;  1 drivers
v000001d0a327e060_0 .net *"_ivl_17", 1 0, L_000001d0a3280660;  1 drivers
v000001d0a327d200_0 .net *"_ivl_3", 1 0, L_000001d0a3280020;  1 drivers
L_000001d0a3281080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d0a327dac0_0 .net *"_ivl_6", 0 0, L_000001d0a3281080;  1 drivers
v000001d0a327e880_0 .net *"_ivl_7", 1 0, L_000001d0a32805c0;  1 drivers
v000001d0a327d480_0 .net "a", 0 0, L_000001d0a327f580;  1 drivers
v000001d0a327d520_0 .net "b", 0 0, L_000001d0a327f6c0;  1 drivers
v000001d0a327df20_0 .net "cin", 0 0, L_000001d0a32802a0;  alias, 1 drivers
v000001d0a327d700_0 .net "cout", 0 0, L_000001d0a327f440;  alias, 1 drivers
v000001d0a327e420_0 .net "sum", 0 0, L_000001d0a327f800;  1 drivers
L_000001d0a327f440 .part L_000001d0a3280660, 1, 1;
L_000001d0a327f800 .part L_000001d0a3280660, 0, 1;
L_000001d0a3280020 .concat [ 1 1 0 0], L_000001d0a327f580, L_000001d0a3281080;
L_000001d0a32805c0 .concat [ 1 1 0 0], L_000001d0a327f6c0, L_000001d0a32810c8;
L_000001d0a327efe0 .arith/sum 2, L_000001d0a3280020, L_000001d0a32805c0;
L_000001d0a327f120 .concat [ 1 1 0 0], L_000001d0a32802a0, L_000001d0a3281110;
L_000001d0a3280660 .arith/sum 2, L_000001d0a327efe0, L_000001d0a327f120;
S_000001d0a31ce5b0 .scope module, "u2" "fulladd" 3 18, 4 1 0, S_000001d0a3214d60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001d0a32811a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d0a327d160_0 .net *"_ivl_10", 0 0, L_000001d0a32811a0;  1 drivers
v000001d0a327d340_0 .net *"_ivl_11", 1 0, L_000001d0a327fbc0;  1 drivers
v000001d0a327d660_0 .net *"_ivl_13", 1 0, L_000001d0a327f940;  1 drivers
L_000001d0a32811e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d0a327da20_0 .net *"_ivl_16", 0 0, L_000001d0a32811e8;  1 drivers
v000001d0a327e920_0 .net *"_ivl_17", 1 0, L_000001d0a3280840;  1 drivers
v000001d0a327d7a0_0 .net *"_ivl_3", 1 0, L_000001d0a3280700;  1 drivers
L_000001d0a3281158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d0a327ea60_0 .net *"_ivl_6", 0 0, L_000001d0a3281158;  1 drivers
v000001d0a327d840_0 .net *"_ivl_7", 1 0, L_000001d0a3280de0;  1 drivers
v000001d0a327d8e0_0 .net "a", 0 0, L_000001d0a32808e0;  1 drivers
v000001d0a327d980_0 .net "b", 0 0, L_000001d0a3280980;  1 drivers
v000001d0a327db60_0 .net "cin", 0 0, L_000001d0a327f440;  alias, 1 drivers
v000001d0a327e4c0_0 .net "cout", 0 0, L_000001d0a327f1c0;  alias, 1 drivers
v000001d0a327e100_0 .net "sum", 0 0, L_000001d0a327f8a0;  1 drivers
L_000001d0a327f1c0 .part L_000001d0a3280840, 1, 1;
L_000001d0a327f8a0 .part L_000001d0a3280840, 0, 1;
L_000001d0a3280700 .concat [ 1 1 0 0], L_000001d0a32808e0, L_000001d0a3281158;
L_000001d0a3280de0 .concat [ 1 1 0 0], L_000001d0a3280980, L_000001d0a32811a0;
L_000001d0a327fbc0 .arith/sum 2, L_000001d0a3280700, L_000001d0a3280de0;
L_000001d0a327f940 .concat [ 1 1 0 0], L_000001d0a327f440, L_000001d0a32811e8;
L_000001d0a3280840 .arith/sum 2, L_000001d0a327fbc0, L_000001d0a327f940;
S_000001d0a31e2ce0 .scope module, "u3" "fulladd" 3 22, 4 1 0, S_000001d0a3214d60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001d0a3281278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d0a327e560_0 .net *"_ivl_10", 0 0, L_000001d0a3281278;  1 drivers
v000001d0a327eb00_0 .net *"_ivl_11", 1 0, L_000001d0a3280b60;  1 drivers
v000001d0a327d020_0 .net *"_ivl_13", 1 0, L_000001d0a3280e80;  1 drivers
L_000001d0a32812c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d0a327eba0_0 .net *"_ivl_16", 0 0, L_000001d0a32812c0;  1 drivers
v000001d0a327dfc0_0 .net *"_ivl_17", 1 0, L_000001d0a3280c00;  1 drivers
v000001d0a327ec40_0 .net *"_ivl_3", 1 0, L_000001d0a3280ac0;  1 drivers
L_000001d0a3281230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d0a327ece0_0 .net *"_ivl_6", 0 0, L_000001d0a3281230;  1 drivers
v000001d0a327ce40_0 .net *"_ivl_7", 1 0, L_000001d0a327fc60;  1 drivers
v000001d0a327e600_0 .net "a", 0 0, L_000001d0a327f3a0;  1 drivers
v000001d0a327cee0_0 .net "b", 0 0, L_000001d0a327f9e0;  1 drivers
v000001d0a327e2e0_0 .net "cin", 0 0, L_000001d0a327f1c0;  alias, 1 drivers
v000001d0a327dc00_0 .net "cout", 0 0, L_000001d0a327f300;  alias, 1 drivers
v000001d0a327e380_0 .net "sum", 0 0, L_000001d0a3280a20;  1 drivers
L_000001d0a327f300 .part L_000001d0a3280c00, 1, 1;
L_000001d0a3280a20 .part L_000001d0a3280c00, 0, 1;
L_000001d0a3280ac0 .concat [ 1 1 0 0], L_000001d0a327f3a0, L_000001d0a3281230;
L_000001d0a327fc60 .concat [ 1 1 0 0], L_000001d0a327f9e0, L_000001d0a3281278;
L_000001d0a3280b60 .arith/sum 2, L_000001d0a3280ac0, L_000001d0a327fc60;
L_000001d0a3280e80 .concat [ 1 1 0 0], L_000001d0a327f1c0, L_000001d0a32812c0;
L_000001d0a3280c00 .arith/sum 2, L_000001d0a3280b60, L_000001d0a3280e80;
    .scope S_000001d0a3214bd0;
T_0 ;
    %vpi_call 2 13 "$dumpfile", "rca_test.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d0a3214bd0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001d0a3214bd0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d0a3280480_0, 0, 1;
    %delay 125, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0a3280480_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001d0a3214bd0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d0a327f260_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001d0a3214bd0;
T_3 ;
    %delay 50, 0;
    %load/vec4 v000001d0a327f260_0;
    %inv;
    %store/vec4 v000001d0a327f260_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d0a3214bd0;
T_4 ;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d0a3280200, 4, 0;
    %pushi/vec4 1, 0, 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d0a3280200, 4, 0;
    %pushi/vec4 34, 0, 9;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d0a3280200, 4, 0;
    %pushi/vec4 35, 0, 9;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d0a3280200, 4, 0;
    %pushi/vec4 68, 0, 9;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d0a3280200, 4, 0;
    %pushi/vec4 342, 0, 9;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d0a3280200, 4, 0;
    %pushi/vec4 343, 0, 9;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d0a3280200, 4, 0;
    %pushi/vec4 410, 0, 9;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d0a3280200, 4, 0;
    %pushi/vec4 508, 0, 9;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d0a3280200, 4, 0;
    %pushi/vec4 509, 0, 9;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d0a3280200, 4, 0;
    %end;
    .thread T_4;
    .scope S_000001d0a3214bd0;
T_5 ;
    %pushi/vec4 0, 0, 41;
    %split/vec4 32;
    %store/vec4 v000001d0a327fb20_0, 0, 32;
    %split/vec4 1;
    %store/vec4 v000001d0a327fa80_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001d0a3280ca0_0, 0, 4;
    %store/vec4 v000001d0a32800c0_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_000001d0a3214bd0;
T_6 ;
    %delay 60, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d0a327fb20_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001d0a327fb20_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 100, 0;
    %ix/getv/s 4, v000001d0a327fb20_0;
    %load/vec4a v000001d0a3280200, 4;
    %split/vec4 1;
    %store/vec4 v000001d0a327fa80_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001d0a3280ca0_0, 0, 4;
    %store/vec4 v000001d0a32800c0_0, 0, 4;
    %load/vec4 v000001d0a327fb20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d0a327fb20_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 1000, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001d0a3214bd0;
T_7 ;
    %wait E_000001d0a3223f40;
    %vpi_call 2 45 "$monitor", "At time = %t, i0=%b, i1=%b, cin=%b, Sum=%b, Carry=%b", $time, v000001d0a32800c0_0, v000001d0a3280ca0_0, v000001d0a327fa80_0, v000001d0a3280160_0, v000001d0a3280d40_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "rca-tb.v";
    "rca.v";
    "fulladd.v";
