// Seed: 353718673
macromodule module_0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri id_2,
    output wor id_3
    , id_25,
    output tri1 id_4,
    output supply0 id_5,
    output tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    input wor id_9,
    output supply0 id_10
    , id_26,
    output tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    input uwire id_14,
    output supply1 id_15,
    input tri id_16
    , id_27,
    output wire id_17,
    output wire id_18,
    input tri0 id_19,
    input tri1 id_20,
    input uwire id_21,
    input tri0 id_22,
    input tri1 id_23
);
  nor (
      id_10,
      id_12,
      id_13,
      id_14,
      id_16,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_25,
      id_26,
      id_27,
      id_28,
      id_7,
      id_8,
      id_9
  );
  wire id_28;
  assign id_27 = id_19;
  module_0();
  wire id_29;
  wire id_30;
  wire id_31;
endmodule
