

================================================================
== Vivado HLS Report for 'Encrypt_SetKey'
================================================================
* Date:           Fri Dec 13 15:47:54 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49| 0.490 us | 0.490 us |   49|   49|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ENCRYPT_FEISTEL  |       48|       48|         3|          -|          -|    16|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%P_17_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_17_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 5 'read' 'P_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%P_16_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_16_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 6 'read' 'P_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%P_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_15_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 7 'read' 'P_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%P_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_14_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 8 'read' 'P_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%P_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_13_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 9 'read' 'P_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%P_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_12_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 10 'read' 'P_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%P_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_11_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 11 'read' 'P_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%P_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_10_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 12 'read' 'P_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%P_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_9_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 13 'read' 'P_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%P_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_8_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 14 'read' 'P_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%P_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_7_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 15 'read' 'P_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%P_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_6_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 16 'read' 'P_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%P_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_5_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 17 'read' 'P_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%P_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_4_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 18 'read' 'P_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%P_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_3_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 19 'read' 'P_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%P_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_2_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 20 'read' 'P_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%P_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_1_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 21 'read' 'P_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%P_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_0_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 22 'read' 'P_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%right_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %right_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 23 'read' 'right_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%left_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %left_read)" [./../../blowfish/blowfish.cpp:10]   --->   Operation 24 'read' 'left_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [./../../blowfish/blowfish.cpp:18]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.48>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_tmp = phi i32 [ %left_read_1, %0 ], [ %localRight, %branch0 ]"   --->   Operation 26 'phi' 'p_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_b_read_assign = phi i32 [ %right_read_1, %0 ], [ %localLeft, %branch0 ]"   --->   Operation 27 'phi' 'p_b_read_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %branch0 ]"   --->   Operation 28 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.36ns)   --->   "%icmp_ln18 = icmp eq i5 %i_0, -16" [./../../blowfish/blowfish.cpp:18]   --->   Operation 29 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./../../blowfish/blowfish.cpp:18]   --->   Operation 31 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %3, label %2" [./../../blowfish/blowfish.cpp:18]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str7) nounwind" [./../../blowfish/blowfish.cpp:18]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.19ns)   --->   "switch i5 %i_0, label %branch15 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]" [./../../blowfish/blowfish.cpp:19]   --->   Operation 34 'switch' <Predicate = (!icmp_ln18)> <Delay = 2.19>
ST_2 : Operation 35 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 35 'br' <Predicate = (!icmp_ln18 & i_0 == 14)> <Delay = 2.19>
ST_2 : Operation 36 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 36 'br' <Predicate = (!icmp_ln18 & i_0 == 13)> <Delay = 2.19>
ST_2 : Operation 37 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 37 'br' <Predicate = (!icmp_ln18 & i_0 == 12)> <Delay = 2.19>
ST_2 : Operation 38 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 38 'br' <Predicate = (!icmp_ln18 & i_0 == 11)> <Delay = 2.19>
ST_2 : Operation 39 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 39 'br' <Predicate = (!icmp_ln18 & i_0 == 10)> <Delay = 2.19>
ST_2 : Operation 40 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 40 'br' <Predicate = (!icmp_ln18 & i_0 == 9)> <Delay = 2.19>
ST_2 : Operation 41 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 41 'br' <Predicate = (!icmp_ln18 & i_0 == 8)> <Delay = 2.19>
ST_2 : Operation 42 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 42 'br' <Predicate = (!icmp_ln18 & i_0 == 7)> <Delay = 2.19>
ST_2 : Operation 43 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 43 'br' <Predicate = (!icmp_ln18 & i_0 == 6)> <Delay = 2.19>
ST_2 : Operation 44 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 44 'br' <Predicate = (!icmp_ln18 & i_0 == 5)> <Delay = 2.19>
ST_2 : Operation 45 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 45 'br' <Predicate = (!icmp_ln18 & i_0 == 4)> <Delay = 2.19>
ST_2 : Operation 46 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 46 'br' <Predicate = (!icmp_ln18 & i_0 == 3)> <Delay = 2.19>
ST_2 : Operation 47 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 47 'br' <Predicate = (!icmp_ln18 & i_0 == 2)> <Delay = 2.19>
ST_2 : Operation 48 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 48 'br' <Predicate = (!icmp_ln18 & i_0 == 1)> <Delay = 2.19>
ST_2 : Operation 49 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:19]   --->   Operation 49 'br' <Predicate = (!icmp_ln18 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8 & i_0 != 9 & i_0 != 10 & i_0 != 11 & i_0 != 12 & i_0 != 13 & i_0 != 14)> <Delay = 2.19>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%phi_ln19 = phi i32 [ %P_1_read_1, %branch1 ], [ %P_2_read_1, %branch2 ], [ %P_3_read_1, %branch3 ], [ %P_4_read_1, %branch4 ], [ %P_5_read_1, %branch5 ], [ %P_6_read_1, %branch6 ], [ %P_7_read_1, %branch7 ], [ %P_8_read_1, %branch8 ], [ %P_9_read_1, %branch9 ], [ %P_10_read_1, %branch10 ], [ %P_11_read_1, %branch11 ], [ %P_12_read_1, %branch12 ], [ %P_13_read_1, %branch13 ], [ %P_14_read_1, %branch14 ], [ %P_15_read_1, %branch15 ], [ %P_0_read_1, %2 ]" [./../../blowfish/blowfish.cpp:19]   --->   Operation 50 'phi' 'phi_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %p_tmp to i8" [./../../blowfish/blowfish.cpp:19]   --->   Operation 51 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i32 %phi_ln19 to i8" [./../../blowfish/blowfish.cpp:19]   --->   Operation 52 'trunc' 'trunc_ln19_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln19_2 = trunc i32 %p_tmp to i24" [./../../blowfish/blowfish.cpp:19]   --->   Operation 53 'trunc' 'trunc_ln19_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln19_3 = trunc i32 %phi_ln19 to i24" [./../../blowfish/blowfish.cpp:19]   --->   Operation 54 'trunc' 'trunc_ln19_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln19_4 = trunc i32 %p_tmp to i16" [./../../blowfish/blowfish.cpp:19]   --->   Operation 55 'trunc' 'trunc_ln19_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln19_5 = trunc i32 %phi_ln19 to i16" [./../../blowfish/blowfish.cpp:19]   --->   Operation 56 'trunc' 'trunc_ln19_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.99ns)   --->   "%localLeft = xor i32 %phi_ln19, %p_tmp" [./../../blowfish/blowfish.cpp:19]   --->   Operation 57 'xor' 'localLeft' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.99ns)   --->   "%xor_ln19_1 = xor i16 %trunc_ln19_5, %trunc_ln19_4" [./../../blowfish/blowfish.cpp:19]   --->   Operation 58 'xor' 'xor_ln19_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.03ns)   --->   "%xor_ln19_2 = xor i24 %trunc_ln19_3, %trunc_ln19_2" [./../../blowfish/blowfish.cpp:19]   --->   Operation 59 'xor' 'xor_ln19_2' <Predicate = (!icmp_ln18)> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%a = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %localLeft, i32 24, i32 31)" [./../../blowfish/blowfish.cpp:73->./../../blowfish/blowfish.cpp:20]   --->   Operation 60 'partselect' 'a' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%b = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln19_2, i32 16, i32 23)" [./../../blowfish/blowfish.cpp:74->./../../blowfish/blowfish.cpp:20]   --->   Operation 61 'partselect' 'b' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%c = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln19_1, i32 8, i32 15)" [./../../blowfish/blowfish.cpp:75->./../../blowfish/blowfish.cpp:20]   --->   Operation 62 'partselect' 'c' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.99ns)   --->   "%d = xor i8 %trunc_ln19_1, %trunc_ln19" [./../../blowfish/blowfish.cpp:76->./../../blowfish/blowfish.cpp:20]   --->   Operation 63 'xor' 'd' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i8 %a to i64" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 64 'zext' 'zext_ln81' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%S_0_addr = getelementptr [256 x i32]* %S_0, i64 0, i64 %zext_ln81" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 65 'getelementptr' 'S_0_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (3.25ns)   --->   "%S_0_load = load i32* %S_0_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 66 'load' 'S_0_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i8 %b to i64" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 67 'zext' 'zext_ln81_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%S_1_addr = getelementptr [256 x i32]* %S_1, i64 0, i64 %zext_ln81_2" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 68 'getelementptr' 'S_1_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%S_1_load = load i32* %S_1_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 69 'load' 'S_1_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln81_3 = zext i8 %c to i64" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 70 'zext' 'zext_ln81_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%S_2_addr = getelementptr [256 x i32]* %S_2, i64 0, i64 %zext_ln81_3" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 71 'getelementptr' 'S_2_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%S_2_load = load i32* %S_2_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 72 'load' 'S_2_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln81_4 = zext i8 %d to i64" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 73 'zext' 'zext_ln81_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%S_3_addr = getelementptr [256 x i32]* %S_3, i64 0, i64 %zext_ln81_4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 74 'getelementptr' 'S_3_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%S_3_load = load i32* %S_3_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 75 'load' 'S_3_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 76 [1/1] (0.99ns)   --->   "%xor_ln26 = xor i32 %p_tmp, %P_16_read_1" [./../../blowfish/blowfish.cpp:26]   --->   Operation 76 'xor' 'xor_ln26' <Predicate = (icmp_ln18)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.99ns)   --->   "%xor_ln27 = xor i32 %p_b_read_assign, %P_17_read_1" [./../../blowfish/blowfish.cpp:27]   --->   Operation 77 'xor' 'xor_ln27' <Predicate = (icmp_ln18)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32 } undef, i32 %xor_ln27, 0" [./../../blowfish/blowfish.cpp:28]   --->   Operation 78 'insertvalue' 'mrv' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32 } %mrv, i32 %xor_ln26, 1" [./../../blowfish/blowfish.cpp:28]   --->   Operation 79 'insertvalue' 'mrv_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "ret { i32, i32 } %mrv_1" [./../../blowfish/blowfish.cpp:28]   --->   Operation 80 'ret' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.35>
ST_3 : Operation 81 [1/2] (3.25ns)   --->   "%S_0_load = load i32* %S_0_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 81 'load' 'S_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 82 [1/2] (3.25ns)   --->   "%S_1_load = load i32* %S_1_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 82 'load' 'S_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln81 = add i32 %S_0_load, %S_1_load" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 83 'add' 'add_ln81' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%S_2_load = load i32* %S_2_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 84 'load' 'S_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node feistel_result)   --->   "%xor_ln81 = xor i32 %S_2_load, %add_ln81" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 85 'xor' 'xor_ln81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/2] (3.25ns)   --->   "%S_3_load = load i32* %S_3_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 86 'load' 'S_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 87 [1/1] (2.55ns) (out node of the LUT)   --->   "%feistel_result = add i32 %S_3_load, %xor_ln81" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20]   --->   Operation 87 'add' 'feistel_result' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 88 [1/1] (0.99ns)   --->   "%localRight = xor i32 %p_b_read_assign, %feistel_result" [./../../blowfish/blowfish.cpp:21]   --->   Operation 88 'xor' 'localRight' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "br label %1" [./../../blowfish/blowfish.cpp:18]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('localRight') with incoming values : ('left', ./../../blowfish/blowfish.cpp:10) ('localRight', ./../../blowfish/blowfish.cpp:21) [47]  (1.77 ns)

 <State 2>: 6.49ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./../../blowfish/blowfish.cpp:18) [49]  (0 ns)
	multiplexor before 'phi' operation ('phi_ln19', ./../../blowfish/blowfish.cpp:19) with incoming values : ('P[15]', ./../../blowfish/blowfish.cpp:10) ('P[14]', ./../../blowfish/blowfish.cpp:10) ('P[13]', ./../../blowfish/blowfish.cpp:10) ('P[12]', ./../../blowfish/blowfish.cpp:10) ('P[11]', ./../../blowfish/blowfish.cpp:10) ('P[10]', ./../../blowfish/blowfish.cpp:10) ('P[9]', ./../../blowfish/blowfish.cpp:10) ('P[8]', ./../../blowfish/blowfish.cpp:10) ('P[7]', ./../../blowfish/blowfish.cpp:10) ('P[6]', ./../../blowfish/blowfish.cpp:10) ('P[5]', ./../../blowfish/blowfish.cpp:10) ('P[4]', ./../../blowfish/blowfish.cpp:10) ('P[3]', ./../../blowfish/blowfish.cpp:10) ('P[2]', ./../../blowfish/blowfish.cpp:10) ('P[1]', ./../../blowfish/blowfish.cpp:10) ('P[0]', ./../../blowfish/blowfish.cpp:10) [88]  (2.2 ns)
	'phi' operation ('phi_ln19', ./../../blowfish/blowfish.cpp:19) with incoming values : ('P[15]', ./../../blowfish/blowfish.cpp:10) ('P[14]', ./../../blowfish/blowfish.cpp:10) ('P[13]', ./../../blowfish/blowfish.cpp:10) ('P[12]', ./../../blowfish/blowfish.cpp:10) ('P[11]', ./../../blowfish/blowfish.cpp:10) ('P[10]', ./../../blowfish/blowfish.cpp:10) ('P[9]', ./../../blowfish/blowfish.cpp:10) ('P[8]', ./../../blowfish/blowfish.cpp:10) ('P[7]', ./../../blowfish/blowfish.cpp:10) ('P[6]', ./../../blowfish/blowfish.cpp:10) ('P[5]', ./../../blowfish/blowfish.cpp:10) ('P[4]', ./../../blowfish/blowfish.cpp:10) ('P[3]', ./../../blowfish/blowfish.cpp:10) ('P[2]', ./../../blowfish/blowfish.cpp:10) ('P[1]', ./../../blowfish/blowfish.cpp:10) ('P[0]', ./../../blowfish/blowfish.cpp:10) [88]  (0 ns)
	'xor' operation ('xor_ln19_2', ./../../blowfish/blowfish.cpp:19) [97]  (1.03 ns)
	'getelementptr' operation ('S_1_addr', ./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20) [106]  (0 ns)
	'load' operation ('S_1_load', ./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20) on array 'S_1' [107]  (3.25 ns)

 <State 3>: 8.36ns
The critical path consists of the following:
	'load' operation ('S_0_load', ./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20) on array 'S_0' [104]  (3.25 ns)
	'add' operation ('add_ln81', ./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20) [108]  (2.55 ns)
	'xor' operation ('xor_ln81', ./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20) [112]  (0 ns)
	'add' operation ('feistel_result', ./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:20) [116]  (2.55 ns)

 <State 4>: 0.993ns
The critical path consists of the following:
	'xor' operation ('localRight', ./../../blowfish/blowfish.cpp:21) [117]  (0.993 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
