
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 5000
Simulation Instructions: 20000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/cs/calculix_2655B.trace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
=== AGGRESSIVE MILESTONE 1: Server-Optimized vBerti ===
History Sets: 8
History Ways: 16
BERTI Size: 16
BERTI Stride Size: 16
Global Delta Size: 256
Num Phases: 4
Features: AGGRESSIVE Cross-IP + Phase Detection
Confidence L1: 45% | L2: 30% | L2R: 18%
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC

Warmup complete CPU 0 instructions: 5004 cycles: 1334 (Simulation time: 0 hr 0 min 0 sec) 

Finished CPU 0 instructions: 20000 cycles: 23109 cumulative IPC: 0.865464 (Simulation time: 0 hr 0 min 0 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.865464 instructions: 20000 cycles: 23109
ITLB TOTAL     ACCESS:       2535  HIT:       2535  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:       2535  HIT:       2535  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:       3766	FORWARD:          0	MERGED:       1231	TO_CACHE:       2535

DTLB TOTAL     ACCESS:       3040  HIT:       3036  MISS:          4  HIT %:    99.8684  MISS %:   0.131579   MPKI: 0.2
DTLB LOAD TRANSLATION ACCESS:       3040  HIT:       3036  MISS:          4  HIT %:    99.8684  MISS %:   0.131579   MPKI: 0.2
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 119.75 cycles
DTLB RQ	ACCESS:       3871	FORWARD:          0	MERGED:        831	TO_CACHE:       3040

STLB TOTAL     ACCESS:       2079  HIT:       2075  MISS:          4  HIT %:    99.8076  MISS %:     0.1924   MPKI: 0.2
STLB LOAD TRANSLATION ACCESS:          4  HIT:          0  MISS:          4  HIT %:          0  MISS %:        100   MPKI: 0.2
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:       2075  HIT:       2075  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 364
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 111 cycles
STLB RQ	ACCESS:       9910	FORWARD:          0	MERGED:       7462	TO_CACHE:       2448

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:      10679  HIT:      10448  MISS:        231  HIT %:    97.8369  MISS %:    2.16312   MPKI: 11.55
L1D LOAD      ACCESS:       3611  HIT:       3565  MISS:         46  HIT %:    98.7261  MISS %:    1.27389   MPKI: 2.3
L1D RFO       ACCESS:        210  HIT:        210  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1D PREFETCH  ACCESS:       6858  HIT:       6673  MISS:        185  HIT %:    97.3024  MISS %:    2.69758   MPKI: 9.25
L1D PREFETCH  REQUESTED:      36084  ISSUED:      20082  USEFUL:        197  USELESS:          0
L1D USEFUL LOAD PREFETCHES:        197 PREFETCH ISSUED TO LOWER LEVEL:       2178  ACCURACY: 9.045
L1D TIMELY PREFETCHES:        197 LATE PREFETCHES: 4 DROPPED PREFETCHES: 812
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 189 DIFFERENT FILL-ORIGIN LEVEL: 1989
L1D AVERAGE MISS LATENCY: 107.61 cycles
L1D RQ	ACCESS:       3932	FORWARD:          0	MERGED:        269	TO_CACHE:       3661
L1D WQ	ACCESS:        210	FORWARD:          2	MERGED:          0	TO_CACHE:        210
L1D PQ	ACCESS:      10176	FORWARD:          0	MERGED:        270	TO_CACHE:       9906

L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 3399
L1D Same Page Prefetch Requests: 8284
L1D ROI Sum of L1D PQ occupancy: 213500
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:       3766  HIT:       3766  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:       3766  HIT:       3766  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:       5085	FORWARD:          0	MERGED:       1319	TO_CACHE:       3766

BTB TOTAL     ACCESS:        630  HIT:        626  MISS:          4  HIT %:    99.3651  MISS %:   0.634921   MPKI: 0.2
BTB BRANCH_DIRECT_JUMP	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:        610  HIT:        608  MISS:          2
BTB BRANCH_DIRECT_CALL	ACCESS:         10  HIT:          9  MISS:          1
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:         10  HIT:          9  MISS:          1
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:       2558  HIT:       2283  MISS:        275  HIT %:    89.2494  MISS %:    10.7506   MPKI: 13.75
L2C LOAD      ACCESS:         42  HIT:         19  MISS:         23  HIT %:    45.2381  MISS %:    54.7619   MPKI: 1.15
L2C DATA LOAD MPKI: 1.15
L2C INSTRUCTION LOAD MPKI: 0
L2C PREFETCH  ACCESS:       2148  HIT:       1896  MISS:        252  HIT %:    88.2682  MISS %:    11.7318   MPKI: 12.6
L2C DATA PREFETCH MPKI: 12.6
L2C INSTRUCTION PREFETCH MPKI: 0
L2C LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:        364  HIT:        364  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         20  USELESS:          0
L2C USEFUL LOAD PREFETCHES:         20 PREFETCH ISSUED TO LOWER LEVEL:        252  ACCURACY: 7.93651
L2C TIMELY PREFETCHES:         20 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 87 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 116.64 cycles
L2C RQ	ACCESS:        410	FORWARD:          0	MERGED:          0	TO_CACHE:        410
L2C PQ	ACCESS:       2178	FORWARD:          0	MERGED:          0	TO_CACHE:       2178

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 0
L2C Data Evicting Data 0
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 0
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:        368  HIT:        368  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:        364  HIT:        364  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:        368  HIT:        368  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:        364  HIT:        364  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:        368  HIT:        368  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:        364  HIT:        364  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:        368  HIT:        368  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:        364  HIT:        364  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:        275  HIT:          0  MISS:        275  HIT %:          0  MISS %:        100   MPKI: 13.75
LLC LOAD      ACCESS:         23  HIT:          0  MISS:         23  HIT %:          0  MISS %:        100   MPKI: 1.15
LLC PREFETCH  ACCESS:        252  HIT:          0  MISS:        252  HIT %:          0  MISS %:        100   MPKI: 12.6
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:        252  ACCURACY: 0
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 84.0473 cycles
LLC RQ	ACCESS:         23	FORWARD:          0	MERGED:          0	TO_CACHE:         23
LLC PQ	ACCESS:        252	FORWARD:          0	MERGED:          0	TO_CACHE:        252

LLC Dense regions hint to LLC: 0

RAW hits: 16
Loads Generated: 3952
Loads sent to L1D: 3932
Stores Generated: 210
Stores sent to L1D: 210
Major fault: 0 Minor fault: 26
Allocated PAGES: 26
=== AGGRESSIVE MILESTONE 1 Stats (CPU 0) ===
Phase Transitions: 1
Current Phase: 0
Global Deltas Tracked: 41
Phase Tables: 5
Main vBerti Entries: 9

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        267  ROW_BUFFER_MISS:          8
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 16596
0banks busy for write cycles: 0
1banks busy for read cycles: 3836
1banks busy for write cycles: 0
2banks busy for read cycles: 714
2banks busy for write cycles: 0
3banks busy for read cycles: 546
3banks busy for write cycles: 0
4banks busy for read cycles: 503
4banks busy for write cycles: 0
5banks busy for read cycles: 342
5banks busy for write cycles: 0
6banks busy for read cycles: 196
6banks busy for write cycles: 0
7banks busy for read cycles: 266
7banks busy for write cycles: 0
8banks busy for read cycles: 111
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 99.5775% MPKI: 0.14997 Average ROB Occupancy at Mispredict: 12
Branch types
NOT_BRANCH: 18951 94.755%
BRANCH_DIRECT_JUMP: 0 0%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 690 3.45%
BRANCH_DIRECT_CALL: 10 0.05%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 10 0.05%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 26
