{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697389808323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697389808324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 13:10:08 2023 " "Processing started: Sun Oct 15 13:10:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697389808324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697389808324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5_p3 -c lab5_p3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_p3 -c lab5_p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697389808324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697389808870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697389808871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-arch " "Found design unit 1: clk_div-arch" {  } { { "clk_div.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/clk_div.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818808 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/clk_div.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697389818808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-arch " "Found design unit 1: decoder7seg-arch" {  } { { "decoder.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818811 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "decoder.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697389818811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl2-arch " "Found design unit 1: ctrl2-arch" {  } { { "ctrl2.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/ctrl2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818814 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl2 " "Found entity 1: ctrl2" {  } { { "ctrl2.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/ctrl2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697389818814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath2-arch " "Found design unit 1: datapath2-arch" {  } { { "datapath2.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/datapath2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818816 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath2 " "Found entity 1: datapath2" {  } { { "datapath2.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/datapath2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697389818816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/source/eel4712/lab5/83190817/genericcomponents/genericsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steve/source/eel4712/lab5/83190817/genericcomponents/genericsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericsubtractor-arch " "Found design unit 1: genericsubtractor-arch" {  } { { "../genericcomponents/genericsubtractor.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/genericcomponents/genericsubtractor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818818 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericsubtractor " "Found entity 1: genericsubtractor" {  } { { "../genericcomponents/genericsubtractor.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/genericcomponents/genericsubtractor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697389818818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/source/eel4712/lab5/83190817/genericcomponents/genericregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steve/source/eel4712/lab5/83190817/genericcomponents/genericregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericregister-arch " "Found design unit 1: genericregister-arch" {  } { { "../genericcomponents/genericregister.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/genericcomponents/genericregister.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818821 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericregister " "Found entity 1: genericregister" {  } { { "../genericcomponents/genericregister.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/genericcomponents/genericregister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697389818821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/source/eel4712/lab5/83190817/genericcomponents/genericcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steve/source/eel4712/lab5/83190817/genericcomponents/genericcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericcomparator-arch " "Found design unit 1: genericcomparator-arch" {  } { { "../genericcomponents/genericcomparator.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/genericcomponents/genericcomparator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818823 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericcomparator " "Found entity 1: genericcomparator" {  } { { "../genericcomponents/genericcomparator.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/genericcomponents/genericcomparator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697389818823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/steve/source/eel4712/lab5/83190817/genericcomponents/generic2x1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/steve/source/eel4712/lab5/83190817/genericcomponents/generic2x1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic2x1mux-arch " "Found design unit 1: generic2x1mux-arch" {  } { { "../genericcomponents/generic2x1mux.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/genericcomponents/generic2x1mux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818825 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic2x1mux " "Found entity 1: generic2x1mux" {  } { { "../genericcomponents/generic2x1mux.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/genericcomponents/generic2x1mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697389818825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-arch " "Found design unit 1: top_level-arch" {  } { { "top_level.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/top_level.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818828 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/top_level.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697389818828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697389818828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697389818868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl2 ctrl2:controller " "Elaborating entity \"ctrl2\" for hierarchy \"ctrl2:controller\"" {  } { { "top_level.vhd" "controller" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/top_level.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697389818870 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done ctrl2.vhd(100) " "VHDL Process Statement warning at ctrl2.vhd(100): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "ctrl2.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/ctrl2.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1697389818871 "|top_level|ctrl2:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done ctrl2.vhd(100) " "Inferred latch for \"done\" at ctrl2.vhd(100)" {  } { { "ctrl2.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/ctrl2.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697389818872 "|top_level|ctrl2:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath2 datapath2:datapath " "Elaborating entity \"datapath2\" for hierarchy \"datapath2:datapath\"" {  } { { "top_level.vhd" "datapath" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/top_level.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697389818880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic2x1mux datapath2:datapath\|generic2x1mux:x_mux " "Elaborating entity \"generic2x1mux\" for hierarchy \"datapath2:datapath\|generic2x1mux:x_mux\"" {  } { { "datapath2.vhd" "x_mux" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/datapath2.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697389818881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericregister datapath2:datapath\|genericregister:x_register " "Elaborating entity \"genericregister\" for hierarchy \"datapath2:datapath\|genericregister:x_register\"" {  } { { "datapath2.vhd" "x_register" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/datapath2.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697389818885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericsubtractor datapath2:datapath\|genericsubtractor:subtractor " "Elaborating entity \"genericsubtractor\" for hierarchy \"datapath2:datapath\|genericsubtractor:subtractor\"" {  } { { "datapath2.vhd" "subtractor" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/datapath2.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697389818888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericcomparator datapath2:datapath\|genericcomparator:comparator " "Elaborating entity \"genericcomparator\" for hierarchy \"datapath2:datapath\|genericcomparator:comparator\"" {  } { { "datapath2.vhd" "comparator" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/datapath2.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697389818891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:decoder1 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:decoder1\"" {  } { { "top_level.vhd" "decoder1" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/top_level.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697389818893 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697389819411 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697389819822 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697389819822 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[5\] " "No output dependent on input pin \"x\[5\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697389819862 "|top_level|x[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[6\] " "No output dependent on input pin \"x\[6\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697389819862 "|top_level|x[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[7\] " "No output dependent on input pin \"x\[7\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/top_level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697389819862 "|top_level|x[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[5\] " "No output dependent on input pin \"y\[5\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/top_level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697389819862 "|top_level|y[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[6\] " "No output dependent on input pin \"y\[6\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/top_level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697389819862 "|top_level|y[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[7\] " "No output dependent on input pin \"y\[7\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/steve/source/eel4712/lab5/83190817/p3/top_level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697389819862 "|top_level|y[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697389819862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697389819863 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697389819863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697389819863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697389819863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697389819887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 13:10:19 2023 " "Processing ended: Sun Oct 15 13:10:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697389819887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697389819887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697389819887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697389819887 ""}
