<stg><name>fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_47_1</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_155 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_155"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln44 = store i4 0, i4 %i_155

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i:1 %i = load i4 %i_155

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i:2 %icmp_ln47 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i:3 %add_ln47 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:5 %lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="2">
<![CDATA[
for.inc.i.split:6 %zext_ln48_24 = zext i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln48_24"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:7 %a_0_addr = getelementptr i64 %a_0, i32 0, i32 %zext_ln48_24

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc.i.split:8 %tmp_894_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_894_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i.split:9 %zext_ln48_27 = zext i3 %tmp_894_cast

]]></Node>
<StgValue><ssdm name="zext_ln48_27"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:10 %a_0_addr_1 = getelementptr i64 %a_0, i32 0, i32 %zext_ln48_27

]]></Node>
<StgValue><ssdm name="a_0_addr_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:11 %a_1_addr = getelementptr i64 %a_1, i32 0, i32 %zext_ln48_24

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:12 %a_1_addr_1 = getelementptr i64 %a_1, i32 0, i32 %zext_ln48_27

]]></Node>
<StgValue><ssdm name="a_1_addr_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.split:13 %a_0_load = load i3 %a_0_addr

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.split:14 %a_1_load = load i3 %a_1_addr

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.split:16 %a_0_load_1 = load i3 %a_0_addr_1

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.split:17 %a_1_load_1 = load i3 %a_1_addr_1

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:36 %store_ln44 = store i4 %add_ln47, i4 %i_155

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4">
<![CDATA[
for.inc.i.split:0 %trunc_ln47 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i.split:1 %trunc_ln47_2 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln47_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.split:13 %a_0_load = load i3 %a_0_addr

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.split:14 %a_1_load = load i3 %a_1_addr

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:15 %select_ln48 = select i1 %trunc_ln47, i64 %a_1_load, i64 %a_0_load

]]></Node>
<StgValue><ssdm name="select_ln48"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.split:16 %a_0_load_1 = load i3 %a_0_addr_1

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.split:17 %a_1_load_1 = load i3 %a_1_addr_1

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:18 %select_ln48_1 = select i1 %trunc_ln47, i64 %a_1_load_1, i64 %a_0_load_1

]]></Node>
<StgValue><ssdm name="select_ln48_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i:0 %borrow = phi i1 %borrowReg, void %for.inc.i.split, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="borrow"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln47 = br i1 %icmp_ln47, void %for.inc.i.split, void %for.end.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:19 %tempReg = sub i64 %select_ln48, i64 %select_ln48_1

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:20 %xor_ln105 = xor i64 %select_ln48_1, i64 %select_ln48

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:21 %xor_ln105_118 = xor i64 %tempReg, i64 %select_ln48_1

]]></Node>
<StgValue><ssdm name="xor_ln105_118"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:22 %or_ln105 = or i64 %xor_ln105_118, i64 %xor_ln105

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:23 %xor_ln105_119 = xor i64 %or_ln105, i64 %select_ln48

]]></Node>
<StgValue><ssdm name="xor_ln105_119"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.i.split:24 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_119, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end.i.exitStub:0 %write_ln48 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %borrow_out, i1 %borrow

]]></Node>
<StgValue><ssdm name="write_ln48"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
for.end.i.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.split:2 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:3 %speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln44"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:4 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:25 %sub_ln95 = sub i64 0, i64 %tempReg

]]></Node>
<StgValue><ssdm name="sub_ln95"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:26 %or_ln95 = or i64 %tempReg, i64 %sub_ln95

]]></Node>
<StgValue><ssdm name="or_ln95"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.i.split:27 %tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:28 %xor_ln48 = xor i1 %tmp_235, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln48"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:29 %and_ln48 = and i1 %borrow, i1 %xor_ln48

]]></Node>
<StgValue><ssdm name="and_ln48"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:30 %borrowReg = or i1 %and_ln48, i1 %tmp

]]></Node>
<StgValue><ssdm name="borrowReg"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="1">
<![CDATA[
for.inc.i.split:31 %zext_ln48 = zext i1 %borrow

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:32 %sub_ln48 = sub i64 %tempReg, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="sub_ln48"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i.split:33 %zext_ln48_25 = zext i3 %trunc_ln47_2

]]></Node>
<StgValue><ssdm name="zext_ln48_25"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:34 %t2_addr = getelementptr i64 %t2, i32 0, i32 %zext_ln48_25

]]></Node>
<StgValue><ssdm name="t2_addr"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.i.split:35 %store_ln48 = store i64 %sub_ln48, i3 %t2_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:37 %br_ln47 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="a_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="a_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="t2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="t2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="borrow_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="borrow_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="79" from="StgValue_78" to="i_155" fromId="78" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_80" to="store_ln44" fromId="80" toId="8">
</dataflow>
<dataflow id="82" from="i_155" to="store_ln44" fromId="7" toId="8">
</dataflow>
<dataflow id="83" from="i_155" to="i" fromId="7" toId="10">
</dataflow>
<dataflow id="84" from="i" to="icmp_ln47" fromId="10" toId="11">
</dataflow>
<dataflow id="86" from="StgValue_85" to="icmp_ln47" fromId="85" toId="11">
</dataflow>
<dataflow id="87" from="i" to="add_ln47" fromId="10" toId="12">
</dataflow>
<dataflow id="89" from="StgValue_88" to="add_ln47" fromId="88" toId="12">
</dataflow>
<dataflow id="91" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="lshr_ln" fromId="90" toId="13">
</dataflow>
<dataflow id="92" from="i" to="lshr_ln" fromId="10" toId="13">
</dataflow>
<dataflow id="93" from="StgValue_78" to="lshr_ln" fromId="78" toId="13">
</dataflow>
<dataflow id="95" from="StgValue_94" to="lshr_ln" fromId="94" toId="13">
</dataflow>
<dataflow id="96" from="lshr_ln" to="zext_ln48_24" fromId="13" toId="14">
</dataflow>
<dataflow id="97" from="a_0" to="a_0_addr" fromId="74" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_98" to="a_0_addr" fromId="98" toId="15">
</dataflow>
<dataflow id="100" from="zext_ln48_24" to="a_0_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="102" from="_ssdm_op_BitConcatenate.i3.i1.i2" to="tmp_894_cast" fromId="101" toId="16">
</dataflow>
<dataflow id="104" from="StgValue_103" to="tmp_894_cast" fromId="103" toId="16">
</dataflow>
<dataflow id="105" from="lshr_ln" to="tmp_894_cast" fromId="13" toId="16">
</dataflow>
<dataflow id="106" from="tmp_894_cast" to="zext_ln48_27" fromId="16" toId="17">
</dataflow>
<dataflow id="107" from="a_0" to="a_0_addr_1" fromId="74" toId="18">
</dataflow>
<dataflow id="108" from="StgValue_98" to="a_0_addr_1" fromId="98" toId="18">
</dataflow>
<dataflow id="109" from="zext_ln48_27" to="a_0_addr_1" fromId="17" toId="18">
</dataflow>
<dataflow id="110" from="a_1" to="a_1_addr" fromId="75" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_98" to="a_1_addr" fromId="98" toId="19">
</dataflow>
<dataflow id="112" from="zext_ln48_24" to="a_1_addr" fromId="14" toId="19">
</dataflow>
<dataflow id="113" from="a_1" to="a_1_addr_1" fromId="75" toId="20">
</dataflow>
<dataflow id="114" from="StgValue_98" to="a_1_addr_1" fromId="98" toId="20">
</dataflow>
<dataflow id="115" from="zext_ln48_27" to="a_1_addr_1" fromId="17" toId="20">
</dataflow>
<dataflow id="116" from="a_0_addr" to="a_0_load" fromId="15" toId="21">
</dataflow>
<dataflow id="117" from="a_1_addr" to="a_1_load" fromId="19" toId="22">
</dataflow>
<dataflow id="118" from="a_0_addr_1" to="a_0_load_1" fromId="18" toId="23">
</dataflow>
<dataflow id="119" from="a_1_addr_1" to="a_1_load_1" fromId="20" toId="24">
</dataflow>
<dataflow id="120" from="add_ln47" to="store_ln44" fromId="12" toId="25">
</dataflow>
<dataflow id="121" from="i_155" to="store_ln44" fromId="7" toId="25">
</dataflow>
<dataflow id="122" from="i" to="trunc_ln47" fromId="10" toId="26">
</dataflow>
<dataflow id="123" from="i" to="trunc_ln47_2" fromId="10" toId="27">
</dataflow>
<dataflow id="124" from="a_0_addr" to="a_0_load" fromId="15" toId="28">
</dataflow>
<dataflow id="125" from="a_1_addr" to="a_1_load" fromId="19" toId="29">
</dataflow>
<dataflow id="126" from="trunc_ln47" to="select_ln48" fromId="26" toId="30">
</dataflow>
<dataflow id="127" from="a_1_load" to="select_ln48" fromId="29" toId="30">
</dataflow>
<dataflow id="128" from="a_0_load" to="select_ln48" fromId="28" toId="30">
</dataflow>
<dataflow id="129" from="a_0_addr_1" to="a_0_load_1" fromId="18" toId="31">
</dataflow>
<dataflow id="130" from="a_1_addr_1" to="a_1_load_1" fromId="20" toId="32">
</dataflow>
<dataflow id="131" from="trunc_ln47" to="select_ln48_1" fromId="26" toId="33">
</dataflow>
<dataflow id="132" from="a_1_load_1" to="select_ln48_1" fromId="32" toId="33">
</dataflow>
<dataflow id="133" from="a_0_load_1" to="select_ln48_1" fromId="31" toId="33">
</dataflow>
<dataflow id="134" from="borrowReg" to="borrow" fromId="50" toId="34">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="135" from="br_ln47" to="borrow" fromId="56" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="137" from="StgValue_136" to="borrow" fromId="136" toId="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="138" from="br_ln0" to="borrow" fromId="9" toId="34">
</dataflow>
<dataflow id="139" from="icmp_ln47" to="br_ln47" fromId="11" toId="35">
</dataflow>
<dataflow id="140" from="select_ln48" to="tempReg" fromId="30" toId="36">
</dataflow>
<dataflow id="141" from="select_ln48_1" to="tempReg" fromId="33" toId="36">
</dataflow>
<dataflow id="142" from="select_ln48_1" to="xor_ln105" fromId="33" toId="37">
</dataflow>
<dataflow id="143" from="select_ln48" to="xor_ln105" fromId="30" toId="37">
</dataflow>
<dataflow id="144" from="tempReg" to="xor_ln105_118" fromId="36" toId="38">
</dataflow>
<dataflow id="145" from="select_ln48_1" to="xor_ln105_118" fromId="33" toId="38">
</dataflow>
<dataflow id="146" from="xor_ln105_118" to="or_ln105" fromId="38" toId="39">
</dataflow>
<dataflow id="147" from="xor_ln105" to="or_ln105" fromId="37" toId="39">
</dataflow>
<dataflow id="148" from="or_ln105" to="xor_ln105_119" fromId="39" toId="40">
</dataflow>
<dataflow id="149" from="select_ln48" to="xor_ln105_119" fromId="30" toId="40">
</dataflow>
<dataflow id="151" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="150" toId="41">
</dataflow>
<dataflow id="152" from="xor_ln105_119" to="tmp" fromId="40" toId="41">
</dataflow>
<dataflow id="154" from="StgValue_153" to="tmp" fromId="153" toId="41">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecPipeline" to="specpipeline_ln44" fromId="155" toId="42">
</dataflow>
<dataflow id="158" from="StgValue_157" to="specpipeline_ln44" fromId="157" toId="42">
</dataflow>
<dataflow id="159" from="StgValue_98" to="specpipeline_ln44" fromId="98" toId="42">
</dataflow>
<dataflow id="160" from="StgValue_98" to="specpipeline_ln44" fromId="98" toId="42">
</dataflow>
<dataflow id="161" from="StgValue_98" to="specpipeline_ln44" fromId="98" toId="42">
</dataflow>
<dataflow id="163" from="empty_44" to="specpipeline_ln44" fromId="162" toId="42">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln44" fromId="164" toId="43">
</dataflow>
<dataflow id="167" from="StgValue_166" to="speclooptripcount_ln44" fromId="166" toId="43">
</dataflow>
<dataflow id="168" from="StgValue_166" to="speclooptripcount_ln44" fromId="166" toId="43">
</dataflow>
<dataflow id="169" from="StgValue_166" to="speclooptripcount_ln44" fromId="166" toId="43">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecLoopName" to="specloopname_ln47" fromId="170" toId="44">
</dataflow>
<dataflow id="173" from="empty_35" to="specloopname_ln47" fromId="172" toId="44">
</dataflow>
<dataflow id="175" from="StgValue_174" to="sub_ln95" fromId="174" toId="45">
</dataflow>
<dataflow id="176" from="tempReg" to="sub_ln95" fromId="36" toId="45">
</dataflow>
<dataflow id="177" from="tempReg" to="or_ln95" fromId="36" toId="46">
</dataflow>
<dataflow id="178" from="sub_ln95" to="or_ln95" fromId="45" toId="46">
</dataflow>
<dataflow id="179" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_235" fromId="150" toId="47">
</dataflow>
<dataflow id="180" from="or_ln95" to="tmp_235" fromId="46" toId="47">
</dataflow>
<dataflow id="181" from="StgValue_153" to="tmp_235" fromId="153" toId="47">
</dataflow>
<dataflow id="182" from="tmp_235" to="xor_ln48" fromId="47" toId="48">
</dataflow>
<dataflow id="183" from="StgValue_103" to="xor_ln48" fromId="103" toId="48">
</dataflow>
<dataflow id="184" from="borrow" to="and_ln48" fromId="34" toId="49">
</dataflow>
<dataflow id="185" from="xor_ln48" to="and_ln48" fromId="48" toId="49">
</dataflow>
<dataflow id="186" from="and_ln48" to="borrowReg" fromId="49" toId="50">
</dataflow>
<dataflow id="187" from="tmp" to="borrowReg" fromId="41" toId="50">
</dataflow>
<dataflow id="188" from="borrow" to="zext_ln48" fromId="34" toId="51">
</dataflow>
<dataflow id="189" from="tempReg" to="sub_ln48" fromId="36" toId="52">
</dataflow>
<dataflow id="190" from="zext_ln48" to="sub_ln48" fromId="51" toId="52">
</dataflow>
<dataflow id="191" from="trunc_ln47_2" to="zext_ln48_25" fromId="27" toId="53">
</dataflow>
<dataflow id="192" from="t2" to="t2_addr" fromId="76" toId="54">
</dataflow>
<dataflow id="193" from="StgValue_98" to="t2_addr" fromId="98" toId="54">
</dataflow>
<dataflow id="194" from="zext_ln48_25" to="t2_addr" fromId="53" toId="54">
</dataflow>
<dataflow id="195" from="sub_ln48" to="store_ln48" fromId="52" toId="55">
</dataflow>
<dataflow id="196" from="t2_addr" to="store_ln48" fromId="54" toId="55">
</dataflow>
<dataflow id="198" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln48" fromId="197" toId="57">
</dataflow>
<dataflow id="199" from="borrow_out" to="write_ln48" fromId="77" toId="57">
</dataflow>
<dataflow id="200" from="borrow" to="write_ln48" fromId="34" toId="57">
</dataflow>
<dataflow id="201" from="icmp_ln47" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="202" from="icmp_ln47" to="StgValue_3" fromId="11" toId="3">
</dataflow>
<dataflow id="203" from="icmp_ln47" to="StgValue_4" fromId="11" toId="4">
</dataflow>
<dataflow id="204" from="icmp_ln47" to="StgValue_5" fromId="11" toId="5">
</dataflow>
</dataflows>


</stg>
