// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_3 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_83_fu_326_p2;
reg   [0:0] icmp_ln86_83_reg_1082;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_84_fu_332_p2;
reg   [0:0] icmp_ln86_84_reg_1090;
reg   [0:0] icmp_ln86_84_reg_1090_pp0_iter1_reg;
wire   [0:0] icmp_ln86_85_fu_338_p2;
reg   [0:0] icmp_ln86_85_reg_1096;
reg   [0:0] icmp_ln86_85_reg_1096_pp0_iter1_reg;
wire   [0:0] icmp_ln86_86_fu_344_p2;
reg   [0:0] icmp_ln86_86_reg_1102;
reg   [0:0] icmp_ln86_86_reg_1102_pp0_iter1_reg;
wire   [0:0] icmp_ln86_87_fu_350_p2;
reg   [0:0] icmp_ln86_87_reg_1108;
reg   [0:0] icmp_ln86_87_reg_1108_pp0_iter1_reg;
wire   [0:0] icmp_ln86_88_fu_356_p2;
reg   [0:0] icmp_ln86_88_reg_1114;
wire   [0:0] icmp_ln86_89_fu_362_p2;
reg   [0:0] icmp_ln86_89_reg_1120;
wire   [0:0] icmp_ln86_90_fu_368_p2;
reg   [0:0] icmp_ln86_90_reg_1125;
reg   [0:0] icmp_ln86_90_reg_1125_pp0_iter1_reg;
wire   [0:0] icmp_ln86_91_fu_374_p2;
reg   [0:0] icmp_ln86_91_reg_1131;
reg   [0:0] icmp_ln86_91_reg_1131_pp0_iter1_reg;
reg   [0:0] icmp_ln86_91_reg_1131_pp0_iter2_reg;
wire   [0:0] icmp_ln86_92_fu_380_p2;
reg   [0:0] icmp_ln86_92_reg_1137;
reg   [0:0] icmp_ln86_92_reg_1137_pp0_iter1_reg;
reg   [0:0] icmp_ln86_92_reg_1137_pp0_iter2_reg;
reg   [0:0] icmp_ln86_92_reg_1137_pp0_iter3_reg;
wire   [0:0] icmp_ln86_93_fu_386_p2;
reg   [0:0] icmp_ln86_93_reg_1143;
reg   [0:0] icmp_ln86_93_reg_1143_pp0_iter1_reg;
reg   [0:0] icmp_ln86_93_reg_1143_pp0_iter2_reg;
reg   [0:0] icmp_ln86_93_reg_1143_pp0_iter3_reg;
reg   [0:0] icmp_ln86_93_reg_1143_pp0_iter4_reg;
wire   [0:0] icmp_ln86_94_fu_392_p2;
reg   [0:0] icmp_ln86_94_reg_1149;
wire   [0:0] icmp_ln86_95_fu_398_p2;
reg   [0:0] icmp_ln86_95_reg_1154;
wire   [0:0] icmp_ln86_96_fu_404_p2;
reg   [0:0] icmp_ln86_96_reg_1159;
reg   [0:0] icmp_ln86_96_reg_1159_pp0_iter1_reg;
wire   [0:0] icmp_ln86_97_fu_410_p2;
reg   [0:0] icmp_ln86_97_reg_1164;
reg   [0:0] icmp_ln86_97_reg_1164_pp0_iter1_reg;
wire   [0:0] icmp_ln86_98_fu_416_p2;
reg   [0:0] icmp_ln86_98_reg_1169;
reg   [0:0] icmp_ln86_98_reg_1169_pp0_iter1_reg;
wire   [0:0] icmp_ln86_99_fu_422_p2;
reg   [0:0] icmp_ln86_99_reg_1174;
reg   [0:0] icmp_ln86_99_reg_1174_pp0_iter1_reg;
reg   [0:0] icmp_ln86_99_reg_1174_pp0_iter2_reg;
wire   [0:0] icmp_ln86_100_fu_428_p2;
reg   [0:0] icmp_ln86_100_reg_1179;
reg   [0:0] icmp_ln86_100_reg_1179_pp0_iter1_reg;
reg   [0:0] icmp_ln86_100_reg_1179_pp0_iter2_reg;
wire   [0:0] icmp_ln86_101_fu_434_p2;
reg   [0:0] icmp_ln86_101_reg_1184;
reg   [0:0] icmp_ln86_101_reg_1184_pp0_iter1_reg;
reg   [0:0] icmp_ln86_101_reg_1184_pp0_iter2_reg;
wire   [0:0] icmp_ln86_102_fu_440_p2;
reg   [0:0] icmp_ln86_102_reg_1189;
reg   [0:0] icmp_ln86_102_reg_1189_pp0_iter1_reg;
reg   [0:0] icmp_ln86_102_reg_1189_pp0_iter2_reg;
reg   [0:0] icmp_ln86_102_reg_1189_pp0_iter3_reg;
wire   [0:0] icmp_ln86_103_fu_446_p2;
reg   [0:0] icmp_ln86_103_reg_1194;
reg   [0:0] icmp_ln86_103_reg_1194_pp0_iter1_reg;
reg   [0:0] icmp_ln86_103_reg_1194_pp0_iter2_reg;
reg   [0:0] icmp_ln86_103_reg_1194_pp0_iter3_reg;
wire   [0:0] icmp_ln86_104_fu_452_p2;
reg   [0:0] icmp_ln86_104_reg_1199;
reg   [0:0] icmp_ln86_104_reg_1199_pp0_iter1_reg;
reg   [0:0] icmp_ln86_104_reg_1199_pp0_iter2_reg;
reg   [0:0] icmp_ln86_104_reg_1199_pp0_iter3_reg;
reg   [0:0] icmp_ln86_104_reg_1199_pp0_iter4_reg;
wire   [0:0] xor_ln104_fu_458_p2;
reg   [0:0] xor_ln104_reg_1204;
reg   [0:0] xor_ln104_reg_1204_pp0_iter1_reg;
reg   [0:0] xor_ln104_reg_1204_pp0_iter2_reg;
reg   [0:0] xor_ln104_reg_1204_pp0_iter3_reg;
reg   [0:0] xor_ln104_reg_1204_pp0_iter4_reg;
reg   [0:0] xor_ln104_reg_1204_pp0_iter5_reg;
wire   [0:0] and_ln104_fu_470_p2;
reg   [0:0] and_ln104_reg_1211;
reg   [0:0] and_ln104_reg_1211_pp0_iter1_reg;
wire   [0:0] and_ln102_fu_476_p2;
reg   [0:0] and_ln102_reg_1218;
reg   [0:0] and_ln102_reg_1218_pp0_iter2_reg;
wire   [0:0] and_ln102_81_fu_484_p2;
reg   [0:0] and_ln102_81_reg_1224;
wire   [0:0] and_ln102_85_fu_503_p2;
reg   [0:0] and_ln102_85_reg_1230;
wire   [0:0] or_ln117_80_fu_573_p2;
reg   [0:0] or_ln117_80_reg_1236;
wire   [2:0] select_ln117_84_fu_578_p3;
reg   [2:0] select_ln117_84_reg_1242;
wire   [0:0] or_ln117_82_fu_586_p2;
reg   [0:0] or_ln117_82_reg_1247;
reg   [0:0] or_ln117_82_reg_1247_pp0_iter2_reg;
reg   [0:0] or_ln117_82_reg_1247_pp0_iter3_reg;
reg   [0:0] or_ln117_82_reg_1247_pp0_iter4_reg;
reg   [0:0] or_ln117_82_reg_1247_pp0_iter5_reg;
wire   [0:0] and_ln104_17_fu_605_p2;
reg   [0:0] and_ln104_17_reg_1257;
wire   [0:0] and_ln102_82_fu_610_p2;
reg   [0:0] and_ln102_82_reg_1262;
reg   [0:0] and_ln102_82_reg_1262_pp0_iter3_reg;
wire   [0:0] and_ln104_18_fu_620_p2;
reg   [0:0] and_ln104_18_reg_1269;
reg   [0:0] and_ln104_18_reg_1269_pp0_iter3_reg;
reg   [0:0] and_ln104_18_reg_1269_pp0_iter4_reg;
wire   [0:0] and_ln102_86_fu_636_p2;
reg   [0:0] and_ln102_86_reg_1275;
wire   [0:0] or_ln117_86_fu_726_p2;
reg   [0:0] or_ln117_86_reg_1280;
wire   [4:0] select_ln117_91_fu_742_p3;
reg   [4:0] select_ln117_91_reg_1285;
wire   [0:0] or_ln117_88_fu_750_p2;
reg   [0:0] or_ln117_88_reg_1290;
wire   [0:0] or_ln117_90_fu_808_p2;
reg   [0:0] or_ln117_90_reg_1296;
wire   [0:0] or_ln117_92_fu_834_p2;
reg   [0:0] or_ln117_92_reg_1301;
wire   [4:0] select_ln117_97_fu_848_p3;
reg   [4:0] select_ln117_97_reg_1306;
wire   [0:0] or_ln117_96_fu_910_p2;
reg   [0:0] or_ln117_96_reg_1311;
wire   [4:0] select_ln117_101_fu_924_p3;
reg   [4:0] select_ln117_101_reg_1316;
wire   [11:0] tmp_fu_959_p55;
reg   [11:0] tmp_reg_1321;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln86_fu_320_p2;
wire   [0:0] xor_ln104_40_fu_464_p2;
wire   [0:0] and_ln102_80_fu_480_p2;
wire   [0:0] and_ln102_83_fu_489_p2;
wire   [0:0] xor_ln104_44_fu_493_p2;
wire   [0:0] and_ln102_100_fu_513_p2;
wire   [0:0] and_ln102_84_fu_498_p2;
wire   [0:0] and_ln102_89_fu_508_p2;
wire   [2:0] select_ln117_fu_523_p3;
wire   [0:0] or_ln117_fu_531_p2;
wire   [2:0] select_ln117_81_fu_537_p3;
wire   [0:0] or_ln117_78_fu_545_p2;
wire   [0:0] and_ln102_90_fu_518_p2;
wire   [2:0] select_ln117_82_fu_551_p3;
wire   [0:0] or_ln117_79_fu_559_p2;
wire   [2:0] select_ln117_83_fu_565_p3;
wire   [0:0] xor_ln104_41_fu_590_p2;
wire   [0:0] xor_ln104_42_fu_600_p2;
wire   [0:0] and_ln104_16_fu_595_p2;
wire   [0:0] xor_ln104_43_fu_615_p2;
wire   [0:0] xor_ln104_45_fu_626_p2;
wire   [0:0] and_ln102_101_fu_641_p2;
wire   [0:0] xor_ln104_46_fu_631_p2;
wire   [0:0] and_ln102_102_fu_655_p2;
wire   [0:0] and_ln102_91_fu_646_p2;
wire   [3:0] zext_ln117_fu_665_p1;
wire   [0:0] or_ln117_81_fu_668_p2;
wire   [3:0] select_ln117_85_fu_673_p3;
wire   [0:0] and_ln102_92_fu_651_p2;
wire   [3:0] select_ln117_86_fu_680_p3;
wire   [0:0] or_ln117_83_fu_688_p2;
wire   [3:0] select_ln117_87_fu_693_p3;
wire   [0:0] or_ln117_84_fu_700_p2;
wire   [0:0] and_ln102_93_fu_660_p2;
wire   [3:0] select_ln117_88_fu_704_p3;
wire   [0:0] or_ln117_85_fu_712_p2;
wire   [3:0] select_ln117_89_fu_718_p3;
wire   [3:0] select_ln117_90_fu_730_p3;
wire   [4:0] zext_ln117_8_fu_738_p1;
wire   [0:0] xor_ln104_47_fu_756_p2;
wire   [0:0] and_ln102_103_fu_769_p2;
wire   [0:0] and_ln102_87_fu_761_p2;
wire   [0:0] and_ln102_94_fu_765_p2;
wire   [0:0] or_ln117_87_fu_784_p2;
wire   [0:0] and_ln102_95_fu_774_p2;
wire   [4:0] select_ln117_92_fu_789_p3;
wire   [0:0] or_ln117_89_fu_796_p2;
wire   [4:0] select_ln117_93_fu_801_p3;
wire   [0:0] and_ln102_96_fu_779_p2;
wire   [4:0] select_ln117_94_fu_812_p3;
wire   [0:0] or_ln117_91_fu_820_p2;
wire   [4:0] select_ln117_95_fu_826_p3;
wire   [4:0] select_ln117_96_fu_840_p3;
wire   [0:0] xor_ln104_48_fu_856_p2;
wire   [0:0] and_ln102_104_fu_865_p2;
wire   [0:0] and_ln102_88_fu_861_p2;
wire   [0:0] and_ln102_97_fu_870_p2;
wire   [0:0] or_ln117_93_fu_880_p2;
wire   [0:0] or_ln117_94_fu_885_p2;
wire   [0:0] and_ln102_98_fu_875_p2;
wire   [4:0] select_ln117_98_fu_889_p3;
wire   [0:0] or_ln117_95_fu_896_p2;
wire   [4:0] select_ln117_99_fu_902_p3;
wire   [4:0] select_ln117_100_fu_916_p3;
wire   [0:0] xor_ln104_49_fu_932_p2;
wire   [0:0] and_ln102_105_fu_937_p2;
wire   [0:0] and_ln102_99_fu_942_p2;
wire   [0:0] or_ln117_97_fu_947_p2;
wire   [11:0] tmp_fu_959_p53;
wire   [4:0] tmp_fu_959_p54;
wire   [0:0] or_ln117_98_fu_1071_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
wire   [4:0] tmp_fu_959_p1;
wire   [4:0] tmp_fu_959_p3;
wire   [4:0] tmp_fu_959_p5;
wire   [4:0] tmp_fu_959_p7;
wire   [4:0] tmp_fu_959_p9;
wire   [4:0] tmp_fu_959_p11;
wire   [4:0] tmp_fu_959_p13;
wire   [4:0] tmp_fu_959_p15;
wire   [4:0] tmp_fu_959_p17;
wire   [4:0] tmp_fu_959_p19;
wire   [4:0] tmp_fu_959_p21;
wire   [4:0] tmp_fu_959_p23;
wire   [4:0] tmp_fu_959_p25;
wire   [4:0] tmp_fu_959_p27;
wire  signed [4:0] tmp_fu_959_p29;
wire  signed [4:0] tmp_fu_959_p31;
wire  signed [4:0] tmp_fu_959_p33;
wire  signed [4:0] tmp_fu_959_p35;
wire  signed [4:0] tmp_fu_959_p37;
wire  signed [4:0] tmp_fu_959_p39;
wire  signed [4:0] tmp_fu_959_p41;
wire  signed [4:0] tmp_fu_959_p43;
wire  signed [4:0] tmp_fu_959_p45;
wire  signed [4:0] tmp_fu_959_p47;
wire  signed [4:0] tmp_fu_959_p49;
wire  signed [4:0] tmp_fu_959_p51;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_53_5_12_1_1_x0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h2 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h3 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h4 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h5 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h6 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h7 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h8 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h9 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'hA ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'hB ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hC ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hD ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hE ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hF ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'h10 ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'h11 ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h12 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h13 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h14 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h15 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h16 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h17 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h18 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h19 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h1A ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h1B ),
    .din25_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_53_5_12_1_1_x0_U2194(
    .din0(12'd641),
    .din1(12'd3483),
    .din2(12'd4093),
    .din3(12'd3957),
    .din4(12'd20),
    .din5(12'd203),
    .din6(12'd2689),
    .din7(12'd3752),
    .din8(12'd640),
    .din9(12'd3845),
    .din10(12'd3697),
    .din11(12'd569),
    .din12(12'd77),
    .din13(12'd2624),
    .din14(12'd15),
    .din15(12'd781),
    .din16(12'd3984),
    .din17(12'd946),
    .din18(12'd3803),
    .din19(12'd295),
    .din20(12'd666),
    .din21(12'd24),
    .din22(12'd3456),
    .din23(12'd61),
    .din24(12'd3551),
    .din25(12'd642),
    .def(tmp_fu_959_p53),
    .sel(tmp_fu_959_p54),
    .dout(tmp_fu_959_p55)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_81_reg_1224 <= and_ln102_81_fu_484_p2;
        and_ln102_82_reg_1262 <= and_ln102_82_fu_610_p2;
        and_ln102_82_reg_1262_pp0_iter3_reg <= and_ln102_82_reg_1262;
        and_ln102_85_reg_1230 <= and_ln102_85_fu_503_p2;
        and_ln102_86_reg_1275 <= and_ln102_86_fu_636_p2;
        and_ln102_reg_1218 <= and_ln102_fu_476_p2;
        and_ln102_reg_1218_pp0_iter2_reg <= and_ln102_reg_1218;
        and_ln104_17_reg_1257 <= and_ln104_17_fu_605_p2;
        and_ln104_18_reg_1269 <= and_ln104_18_fu_620_p2;
        and_ln104_18_reg_1269_pp0_iter3_reg <= and_ln104_18_reg_1269;
        and_ln104_18_reg_1269_pp0_iter4_reg <= and_ln104_18_reg_1269_pp0_iter3_reg;
        and_ln104_reg_1211 <= and_ln104_fu_470_p2;
        and_ln104_reg_1211_pp0_iter1_reg <= and_ln104_reg_1211;
        icmp_ln86_100_reg_1179 <= icmp_ln86_100_fu_428_p2;
        icmp_ln86_100_reg_1179_pp0_iter1_reg <= icmp_ln86_100_reg_1179;
        icmp_ln86_100_reg_1179_pp0_iter2_reg <= icmp_ln86_100_reg_1179_pp0_iter1_reg;
        icmp_ln86_101_reg_1184 <= icmp_ln86_101_fu_434_p2;
        icmp_ln86_101_reg_1184_pp0_iter1_reg <= icmp_ln86_101_reg_1184;
        icmp_ln86_101_reg_1184_pp0_iter2_reg <= icmp_ln86_101_reg_1184_pp0_iter1_reg;
        icmp_ln86_102_reg_1189 <= icmp_ln86_102_fu_440_p2;
        icmp_ln86_102_reg_1189_pp0_iter1_reg <= icmp_ln86_102_reg_1189;
        icmp_ln86_102_reg_1189_pp0_iter2_reg <= icmp_ln86_102_reg_1189_pp0_iter1_reg;
        icmp_ln86_102_reg_1189_pp0_iter3_reg <= icmp_ln86_102_reg_1189_pp0_iter2_reg;
        icmp_ln86_103_reg_1194 <= icmp_ln86_103_fu_446_p2;
        icmp_ln86_103_reg_1194_pp0_iter1_reg <= icmp_ln86_103_reg_1194;
        icmp_ln86_103_reg_1194_pp0_iter2_reg <= icmp_ln86_103_reg_1194_pp0_iter1_reg;
        icmp_ln86_103_reg_1194_pp0_iter3_reg <= icmp_ln86_103_reg_1194_pp0_iter2_reg;
        icmp_ln86_104_reg_1199 <= icmp_ln86_104_fu_452_p2;
        icmp_ln86_104_reg_1199_pp0_iter1_reg <= icmp_ln86_104_reg_1199;
        icmp_ln86_104_reg_1199_pp0_iter2_reg <= icmp_ln86_104_reg_1199_pp0_iter1_reg;
        icmp_ln86_104_reg_1199_pp0_iter3_reg <= icmp_ln86_104_reg_1199_pp0_iter2_reg;
        icmp_ln86_104_reg_1199_pp0_iter4_reg <= icmp_ln86_104_reg_1199_pp0_iter3_reg;
        icmp_ln86_83_reg_1082 <= icmp_ln86_83_fu_326_p2;
        icmp_ln86_84_reg_1090 <= icmp_ln86_84_fu_332_p2;
        icmp_ln86_84_reg_1090_pp0_iter1_reg <= icmp_ln86_84_reg_1090;
        icmp_ln86_85_reg_1096 <= icmp_ln86_85_fu_338_p2;
        icmp_ln86_85_reg_1096_pp0_iter1_reg <= icmp_ln86_85_reg_1096;
        icmp_ln86_86_reg_1102 <= icmp_ln86_86_fu_344_p2;
        icmp_ln86_86_reg_1102_pp0_iter1_reg <= icmp_ln86_86_reg_1102;
        icmp_ln86_87_reg_1108 <= icmp_ln86_87_fu_350_p2;
        icmp_ln86_87_reg_1108_pp0_iter1_reg <= icmp_ln86_87_reg_1108;
        icmp_ln86_88_reg_1114 <= icmp_ln86_88_fu_356_p2;
        icmp_ln86_89_reg_1120 <= icmp_ln86_89_fu_362_p2;
        icmp_ln86_90_reg_1125 <= icmp_ln86_90_fu_368_p2;
        icmp_ln86_90_reg_1125_pp0_iter1_reg <= icmp_ln86_90_reg_1125;
        icmp_ln86_91_reg_1131 <= icmp_ln86_91_fu_374_p2;
        icmp_ln86_91_reg_1131_pp0_iter1_reg <= icmp_ln86_91_reg_1131;
        icmp_ln86_91_reg_1131_pp0_iter2_reg <= icmp_ln86_91_reg_1131_pp0_iter1_reg;
        icmp_ln86_92_reg_1137 <= icmp_ln86_92_fu_380_p2;
        icmp_ln86_92_reg_1137_pp0_iter1_reg <= icmp_ln86_92_reg_1137;
        icmp_ln86_92_reg_1137_pp0_iter2_reg <= icmp_ln86_92_reg_1137_pp0_iter1_reg;
        icmp_ln86_92_reg_1137_pp0_iter3_reg <= icmp_ln86_92_reg_1137_pp0_iter2_reg;
        icmp_ln86_93_reg_1143 <= icmp_ln86_93_fu_386_p2;
        icmp_ln86_93_reg_1143_pp0_iter1_reg <= icmp_ln86_93_reg_1143;
        icmp_ln86_93_reg_1143_pp0_iter2_reg <= icmp_ln86_93_reg_1143_pp0_iter1_reg;
        icmp_ln86_93_reg_1143_pp0_iter3_reg <= icmp_ln86_93_reg_1143_pp0_iter2_reg;
        icmp_ln86_93_reg_1143_pp0_iter4_reg <= icmp_ln86_93_reg_1143_pp0_iter3_reg;
        icmp_ln86_94_reg_1149 <= icmp_ln86_94_fu_392_p2;
        icmp_ln86_95_reg_1154 <= icmp_ln86_95_fu_398_p2;
        icmp_ln86_96_reg_1159 <= icmp_ln86_96_fu_404_p2;
        icmp_ln86_96_reg_1159_pp0_iter1_reg <= icmp_ln86_96_reg_1159;
        icmp_ln86_97_reg_1164 <= icmp_ln86_97_fu_410_p2;
        icmp_ln86_97_reg_1164_pp0_iter1_reg <= icmp_ln86_97_reg_1164;
        icmp_ln86_98_reg_1169 <= icmp_ln86_98_fu_416_p2;
        icmp_ln86_98_reg_1169_pp0_iter1_reg <= icmp_ln86_98_reg_1169;
        icmp_ln86_99_reg_1174 <= icmp_ln86_99_fu_422_p2;
        icmp_ln86_99_reg_1174_pp0_iter1_reg <= icmp_ln86_99_reg_1174;
        icmp_ln86_99_reg_1174_pp0_iter2_reg <= icmp_ln86_99_reg_1174_pp0_iter1_reg;
        or_ln117_80_reg_1236 <= or_ln117_80_fu_573_p2;
        or_ln117_82_reg_1247 <= or_ln117_82_fu_586_p2;
        or_ln117_82_reg_1247_pp0_iter2_reg <= or_ln117_82_reg_1247;
        or_ln117_82_reg_1247_pp0_iter3_reg <= or_ln117_82_reg_1247_pp0_iter2_reg;
        or_ln117_82_reg_1247_pp0_iter4_reg <= or_ln117_82_reg_1247_pp0_iter3_reg;
        or_ln117_82_reg_1247_pp0_iter5_reg <= or_ln117_82_reg_1247_pp0_iter4_reg;
        or_ln117_86_reg_1280 <= or_ln117_86_fu_726_p2;
        or_ln117_88_reg_1290 <= or_ln117_88_fu_750_p2;
        or_ln117_90_reg_1296 <= or_ln117_90_fu_808_p2;
        or_ln117_92_reg_1301 <= or_ln117_92_fu_834_p2;
        or_ln117_96_reg_1311 <= or_ln117_96_fu_910_p2;
        select_ln117_101_reg_1316 <= select_ln117_101_fu_924_p3;
        select_ln117_84_reg_1242 <= select_ln117_84_fu_578_p3;
        select_ln117_91_reg_1285 <= select_ln117_91_fu_742_p3;
        select_ln117_97_reg_1306 <= select_ln117_97_fu_848_p3;
        tmp_reg_1321 <= tmp_fu_959_p55;
        xor_ln104_reg_1204 <= xor_ln104_fu_458_p2;
        xor_ln104_reg_1204_pp0_iter1_reg <= xor_ln104_reg_1204;
        xor_ln104_reg_1204_pp0_iter2_reg <= xor_ln104_reg_1204_pp0_iter1_reg;
        xor_ln104_reg_1204_pp0_iter3_reg <= xor_ln104_reg_1204_pp0_iter2_reg;
        xor_ln104_reg_1204_pp0_iter4_reg <= xor_ln104_reg_1204_pp0_iter3_reg;
        xor_ln104_reg_1204_pp0_iter5_reg <= xor_ln104_reg_1204_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_100_fu_513_p2 = (xor_ln104_44_fu_493_p2 & icmp_ln86_95_reg_1154);

assign and_ln102_101_fu_641_p2 = (xor_ln104_45_fu_626_p2 & icmp_ln86_96_reg_1159_pp0_iter1_reg);

assign and_ln102_102_fu_655_p2 = (xor_ln104_46_fu_631_p2 & icmp_ln86_98_reg_1169_pp0_iter1_reg);

assign and_ln102_103_fu_769_p2 = (xor_ln104_47_fu_756_p2 & icmp_ln86_100_reg_1179_pp0_iter2_reg);

assign and_ln102_104_fu_865_p2 = (xor_ln104_48_fu_856_p2 & icmp_ln86_102_reg_1189_pp0_iter3_reg);

assign and_ln102_105_fu_937_p2 = (xor_ln104_49_fu_932_p2 & icmp_ln86_104_reg_1199_pp0_iter4_reg);

assign and_ln102_80_fu_480_p2 = (icmp_ln86_85_reg_1096 & and_ln104_reg_1211);

assign and_ln102_81_fu_484_p2 = (icmp_ln86_86_reg_1102 & and_ln102_fu_476_p2);

assign and_ln102_82_fu_610_p2 = (icmp_ln86_87_reg_1108_pp0_iter1_reg & and_ln104_16_fu_595_p2);

assign and_ln102_83_fu_489_p2 = (icmp_ln86_88_reg_1114 & icmp_ln86_83_reg_1082);

assign and_ln102_84_fu_498_p2 = (icmp_ln86_89_reg_1120 & and_ln102_80_fu_480_p2);

assign and_ln102_85_fu_503_p2 = (icmp_ln86_90_reg_1125 & and_ln102_81_fu_484_p2);

assign and_ln102_86_fu_636_p2 = (icmp_ln86_91_reg_1131_pp0_iter1_reg & and_ln104_17_fu_605_p2);

assign and_ln102_87_fu_761_p2 = (icmp_ln86_92_reg_1137_pp0_iter2_reg & and_ln102_82_reg_1262);

assign and_ln102_88_fu_861_p2 = (icmp_ln86_93_reg_1143_pp0_iter3_reg & and_ln104_18_reg_1269_pp0_iter3_reg);

assign and_ln102_89_fu_508_p2 = (icmp_ln86_94_reg_1149 & and_ln102_83_fu_489_p2);

assign and_ln102_90_fu_518_p2 = (icmp_ln86_83_reg_1082 & and_ln102_100_fu_513_p2);

assign and_ln102_91_fu_646_p2 = (and_ln104_reg_1211_pp0_iter1_reg & and_ln102_101_fu_641_p2);

assign and_ln102_92_fu_651_p2 = (icmp_ln86_97_reg_1164_pp0_iter1_reg & and_ln102_85_reg_1230);

assign and_ln102_93_fu_660_p2 = (and_ln102_81_reg_1224 & and_ln102_102_fu_655_p2);

assign and_ln102_94_fu_765_p2 = (icmp_ln86_99_reg_1174_pp0_iter2_reg & and_ln102_86_reg_1275);

assign and_ln102_95_fu_774_p2 = (and_ln104_17_reg_1257 & and_ln102_103_fu_769_p2);

assign and_ln102_96_fu_779_p2 = (icmp_ln86_101_reg_1184_pp0_iter2_reg & and_ln102_87_fu_761_p2);

assign and_ln102_97_fu_870_p2 = (and_ln102_82_reg_1262_pp0_iter3_reg & and_ln102_104_fu_865_p2);

assign and_ln102_98_fu_875_p2 = (icmp_ln86_103_reg_1194_pp0_iter3_reg & and_ln102_88_fu_861_p2);

assign and_ln102_99_fu_942_p2 = (and_ln104_18_reg_1269_pp0_iter4_reg & and_ln102_105_fu_937_p2);

assign and_ln102_fu_476_p2 = (xor_ln104_reg_1204 & icmp_ln86_84_reg_1090);

assign and_ln104_16_fu_595_p2 = (xor_ln104_reg_1204_pp0_iter1_reg & xor_ln104_41_fu_590_p2);

assign and_ln104_17_fu_605_p2 = (xor_ln104_42_fu_600_p2 & and_ln102_reg_1218);

assign and_ln104_18_fu_620_p2 = (xor_ln104_43_fu_615_p2 & and_ln104_16_fu_595_p2);

assign and_ln104_fu_470_p2 = (xor_ln104_40_fu_464_p2 & icmp_ln86_fu_320_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_98_fu_1071_p2[0:0] == 1'b1) ? tmp_reg_1321 : 12'd0);

assign icmp_ln86_100_fu_428_p2 = (($signed(p_read6_int_reg) < $signed(18'd10070)) ? 1'b1 : 1'b0);

assign icmp_ln86_101_fu_434_p2 = (($signed(p_read6_int_reg) < $signed(18'd3884)) ? 1'b1 : 1'b0);

assign icmp_ln86_102_fu_440_p2 = (($signed(p_read2_int_reg) < $signed(18'd930)) ? 1'b1 : 1'b0);

assign icmp_ln86_103_fu_446_p2 = (($signed(p_read10_int_reg) < $signed(18'd328)) ? 1'b1 : 1'b0);

assign icmp_ln86_104_fu_452_p2 = (($signed(p_read2_int_reg) < $signed(18'd879)) ? 1'b1 : 1'b0);

assign icmp_ln86_83_fu_326_p2 = (($signed(p_read3_int_reg) < $signed(18'd991)) ? 1'b1 : 1'b0);

assign icmp_ln86_84_fu_332_p2 = (($signed(p_read15_int_reg) < $signed(18'd39027)) ? 1'b1 : 1'b0);

assign icmp_ln86_85_fu_338_p2 = (($signed(p_read13_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_86_fu_344_p2 = (($signed(p_read7_int_reg) < $signed(18'd29403)) ? 1'b1 : 1'b0);

assign icmp_ln86_87_fu_350_p2 = (($signed(p_read5_int_reg) < $signed(18'd467)) ? 1'b1 : 1'b0);

assign icmp_ln86_88_fu_356_p2 = (($signed(p_read9_int_reg) < $signed(18'd144)) ? 1'b1 : 1'b0);

assign icmp_ln86_89_fu_362_p2 = (($signed(p_read1_int_reg) < $signed(18'd55260)) ? 1'b1 : 1'b0);

assign icmp_ln86_90_fu_368_p2 = (($signed(p_read16_int_reg) < $signed(18'd36353)) ? 1'b1 : 1'b0);

assign icmp_ln86_91_fu_374_p2 = (($signed(p_read1_int_reg) < $signed(18'd5934)) ? 1'b1 : 1'b0);

assign icmp_ln86_92_fu_380_p2 = (($signed(p_read12_int_reg) < $signed(18'd6489)) ? 1'b1 : 1'b0);

assign icmp_ln86_93_fu_386_p2 = (($signed(p_read8_int_reg) < $signed(18'd269)) ? 1'b1 : 1'b0);

assign icmp_ln86_94_fu_392_p2 = (($signed(p_read16_int_reg) < $signed(18'd102913)) ? 1'b1 : 1'b0);

assign icmp_ln86_95_fu_398_p2 = (($signed(p_read11_int_reg) < $signed(18'd48172)) ? 1'b1 : 1'b0);

assign icmp_ln86_96_fu_404_p2 = (($signed(p_read5_int_reg) < $signed(18'd370)) ? 1'b1 : 1'b0);

assign icmp_ln86_97_fu_410_p2 = (($signed(p_read9_int_reg) < $signed(18'd83)) ? 1'b1 : 1'b0);

assign icmp_ln86_98_fu_416_p2 = (($signed(p_read4_int_reg) < $signed(18'd259310)) ? 1'b1 : 1'b0);

assign icmp_ln86_99_fu_422_p2 = (($signed(p_read14_int_reg) < $signed(18'd419)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_320_p2 = (($signed(p_read3_int_reg) < $signed(18'd993)) ? 1'b1 : 1'b0);

assign or_ln117_78_fu_545_p2 = (and_ln102_83_fu_489_p2 | and_ln102_80_fu_480_p2);

assign or_ln117_79_fu_559_p2 = (or_ln117_78_fu_545_p2 | and_ln102_90_fu_518_p2);

assign or_ln117_80_fu_573_p2 = (icmp_ln86_83_reg_1082 | and_ln102_80_fu_480_p2);

assign or_ln117_81_fu_668_p2 = (or_ln117_80_reg_1236 | and_ln102_91_fu_646_p2);

assign or_ln117_82_fu_586_p2 = (icmp_ln86_83_reg_1082 | and_ln104_reg_1211);

assign or_ln117_83_fu_688_p2 = (or_ln117_82_reg_1247 | and_ln102_92_fu_651_p2);

assign or_ln117_84_fu_700_p2 = (or_ln117_82_reg_1247 | and_ln102_85_reg_1230);

assign or_ln117_85_fu_712_p2 = (or_ln117_84_fu_700_p2 | and_ln102_93_fu_660_p2);

assign or_ln117_86_fu_726_p2 = (or_ln117_82_reg_1247 | and_ln102_81_reg_1224);

assign or_ln117_87_fu_784_p2 = (or_ln117_86_reg_1280 | and_ln102_94_fu_765_p2);

assign or_ln117_88_fu_750_p2 = (or_ln117_86_fu_726_p2 | and_ln102_86_fu_636_p2);

assign or_ln117_89_fu_796_p2 = (or_ln117_88_reg_1290 | and_ln102_95_fu_774_p2);

assign or_ln117_90_fu_808_p2 = (or_ln117_82_reg_1247_pp0_iter2_reg | and_ln102_reg_1218_pp0_iter2_reg);

assign or_ln117_91_fu_820_p2 = (or_ln117_90_fu_808_p2 | and_ln102_96_fu_779_p2);

assign or_ln117_92_fu_834_p2 = (or_ln117_90_fu_808_p2 | and_ln102_87_fu_761_p2);

assign or_ln117_93_fu_880_p2 = (or_ln117_92_reg_1301 | and_ln102_97_fu_870_p2);

assign or_ln117_94_fu_885_p2 = (or_ln117_90_reg_1296 | and_ln102_82_reg_1262_pp0_iter3_reg);

assign or_ln117_95_fu_896_p2 = (or_ln117_94_fu_885_p2 | and_ln102_98_fu_875_p2);

assign or_ln117_96_fu_910_p2 = (or_ln117_94_fu_885_p2 | and_ln102_88_fu_861_p2);

assign or_ln117_97_fu_947_p2 = (or_ln117_96_reg_1311 | and_ln102_99_fu_942_p2);

assign or_ln117_98_fu_1071_p2 = (xor_ln104_reg_1204_pp0_iter5_reg | or_ln117_82_reg_1247_pp0_iter5_reg);

assign or_ln117_fu_531_p2 = (and_ln102_89_fu_508_p2 | and_ln102_80_fu_480_p2);

assign select_ln117_100_fu_916_p3 = ((or_ln117_95_fu_896_p2[0:0] == 1'b1) ? select_ln117_99_fu_902_p3 : 5'd25);

assign select_ln117_101_fu_924_p3 = ((or_ln117_96_fu_910_p2[0:0] == 1'b1) ? select_ln117_100_fu_916_p3 : 5'd26);

assign select_ln117_81_fu_537_p3 = ((and_ln102_80_fu_480_p2[0:0] == 1'b1) ? select_ln117_fu_523_p3 : 3'd4);

assign select_ln117_82_fu_551_p3 = ((or_ln117_fu_531_p2[0:0] == 1'b1) ? select_ln117_81_fu_537_p3 : 3'd5);

assign select_ln117_83_fu_565_p3 = ((or_ln117_78_fu_545_p2[0:0] == 1'b1) ? select_ln117_82_fu_551_p3 : 3'd6);

assign select_ln117_84_fu_578_p3 = ((or_ln117_79_fu_559_p2[0:0] == 1'b1) ? select_ln117_83_fu_565_p3 : 3'd7);

assign select_ln117_85_fu_673_p3 = ((or_ln117_80_reg_1236[0:0] == 1'b1) ? zext_ln117_fu_665_p1 : 4'd10);

assign select_ln117_86_fu_680_p3 = ((or_ln117_81_fu_668_p2[0:0] == 1'b1) ? select_ln117_85_fu_673_p3 : 4'd11);

assign select_ln117_87_fu_693_p3 = ((or_ln117_82_reg_1247[0:0] == 1'b1) ? select_ln117_86_fu_680_p3 : 4'd12);

assign select_ln117_88_fu_704_p3 = ((or_ln117_83_fu_688_p2[0:0] == 1'b1) ? select_ln117_87_fu_693_p3 : 4'd13);

assign select_ln117_89_fu_718_p3 = ((or_ln117_84_fu_700_p2[0:0] == 1'b1) ? select_ln117_88_fu_704_p3 : 4'd14);

assign select_ln117_90_fu_730_p3 = ((or_ln117_85_fu_712_p2[0:0] == 1'b1) ? select_ln117_89_fu_718_p3 : 4'd15);

assign select_ln117_91_fu_742_p3 = ((or_ln117_86_fu_726_p2[0:0] == 1'b1) ? zext_ln117_8_fu_738_p1 : 5'd16);

assign select_ln117_92_fu_789_p3 = ((or_ln117_87_fu_784_p2[0:0] == 1'b1) ? select_ln117_91_reg_1285 : 5'd17);

assign select_ln117_93_fu_801_p3 = ((or_ln117_88_reg_1290[0:0] == 1'b1) ? select_ln117_92_fu_789_p3 : 5'd18);

assign select_ln117_94_fu_812_p3 = ((or_ln117_89_fu_796_p2[0:0] == 1'b1) ? select_ln117_93_fu_801_p3 : 5'd19);

assign select_ln117_95_fu_826_p3 = ((or_ln117_90_fu_808_p2[0:0] == 1'b1) ? select_ln117_94_fu_812_p3 : 5'd20);

assign select_ln117_96_fu_840_p3 = ((or_ln117_91_fu_820_p2[0:0] == 1'b1) ? select_ln117_95_fu_826_p3 : 5'd21);

assign select_ln117_97_fu_848_p3 = ((or_ln117_92_fu_834_p2[0:0] == 1'b1) ? select_ln117_96_fu_840_p3 : 5'd22);

assign select_ln117_98_fu_889_p3 = ((or_ln117_93_fu_880_p2[0:0] == 1'b1) ? select_ln117_97_reg_1306 : 5'd23);

assign select_ln117_99_fu_902_p3 = ((or_ln117_94_fu_885_p2[0:0] == 1'b1) ? select_ln117_98_fu_889_p3 : 5'd24);

assign select_ln117_fu_523_p3 = ((and_ln102_84_fu_498_p2[0:0] == 1'b1) ? 3'd2 : 3'd3);

assign tmp_fu_959_p53 = 'bx;

assign tmp_fu_959_p54 = ((or_ln117_97_fu_947_p2[0:0] == 1'b1) ? select_ln117_101_reg_1316 : 5'd27);

assign xor_ln104_40_fu_464_p2 = (icmp_ln86_83_fu_326_p2 ^ 1'd1);

assign xor_ln104_41_fu_590_p2 = (icmp_ln86_84_reg_1090_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_42_fu_600_p2 = (icmp_ln86_86_reg_1102_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_43_fu_615_p2 = (icmp_ln86_87_reg_1108_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_44_fu_493_p2 = (icmp_ln86_88_reg_1114 ^ 1'd1);

assign xor_ln104_45_fu_626_p2 = (icmp_ln86_85_reg_1096_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_46_fu_631_p2 = (icmp_ln86_90_reg_1125_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_47_fu_756_p2 = (icmp_ln86_91_reg_1131_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_48_fu_856_p2 = (icmp_ln86_92_reg_1137_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_49_fu_932_p2 = (icmp_ln86_93_reg_1143_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_fu_458_p2 = (icmp_ln86_fu_320_p2 ^ 1'd1);

assign zext_ln117_8_fu_738_p1 = select_ln117_90_fu_730_p3;

assign zext_ln117_fu_665_p1 = select_ln117_84_reg_1242;

endmodule //conifer_jettag_accelerator_decision_function_3
