# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"DIV_tb_time_synth.v" \
"../../../../../DIV.srcs/sim_1/imports/Vivado/GenerateClock.v" \
"../../../../../DIV.srcs/sim_1/new/DIV_tb.v" \

# Do not sort compile order
nosort
