# SPI-Master-Slave-Communication-Protocol-using-VHDL

VHDL program to perform a Serial data transmission and reception using SPI master and slave. Data sent from the master should be received by the slave and vice-versa. The program logic has to be verified by simulation.

| <img src="./Images/Master State Machine.JPG"> |
|:--:| 
| *SPI Master State Machine* |



| <img src="./Images/Slave State Machine.JPG"> |
|:--:| 
| *SPI Master State Machine* |


| <img src="./Simulation/Output Waveform.JPG"> |
|:--:| 
| *Output Waveform* |


| <img src="./Simulation/Beginning of Transmission.JPG"> |
|:--:| 
| *Beginning of Transmission.JPG* |


| <img src="./Simulation/End of Transmission.JPG"> |
|:--:| 
| *End of Transmission.JPG* |

