Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: taxi_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "taxi_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "taxi_top"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : taxi_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "seg7ment_sub.v" in library work
Compiling verilog file "light_sub.v" in library work
Module <seg7ment_sub> compiled
Compiling verilog file "findfnum_sub.v" in library work
Module <light_sub> compiled
Compiling verilog file "choose_show_sub.v" in library work
Module <findFnum_sub> compiled
Compiling verilog file "taxi_top.v" in library work
Module <choose_show_sub> compiled
Module <taxi_top> compiled
No errors in compilation
Analysis of file <"taxi_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <taxi_top> in library <work>.

Analyzing hierarchy for module <choose_show_sub> in library <work>.

Analyzing hierarchy for module <light_sub> in library <work>.

Analyzing hierarchy for module <findFnum_sub> in library <work>.

Analyzing hierarchy for module <seg7ment_sub> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <taxi_top>.
Module <taxi_top> is correct for synthesis.
 
Analyzing module <choose_show_sub> in library <work>.
Module <choose_show_sub> is correct for synthesis.
 
Analyzing module <light_sub> in library <work>.
Module <light_sub> is correct for synthesis.
 
Analyzing module <findFnum_sub> in library <work>.
Module <findFnum_sub> is correct for synthesis.
 
Analyzing module <seg7ment_sub> in library <work>.
Module <seg7ment_sub> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <choose_show_sub>.
    Related source file is "choose_show_sub.v".
WARNING:Xst:647 - Input <altogether<19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <altogether<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <altogether<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <altogether<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <onedrive<19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <onedrive<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <onedrive<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <onedrive<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <choose_show_sub> synthesized.


Synthesizing Unit <light_sub>.
    Related source file is "light_sub.v".
    Found 4x4-bit ROM for signal <convLight>.
    Summary:
	inferred   1 ROM(s).
Unit <light_sub> synthesized.


Synthesizing Unit <findFnum_sub>.
    Related source file is "findfnum_sub.v".
WARNING:Xst:646 - Signal <enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit comparator lessequal for signal <an$cmp_le0000> created at line 33.
    Found 6-bit comparator less for signal <an$cmp_lt0000> created at line 33.
    Found 6-bit comparator less for signal <an$cmp_lt0001> created at line 39.
    Found 6-bit comparator less for signal <an$cmp_lt0002> created at line 45.
    Summary:
	inferred   4 Comparator(s).
Unit <findFnum_sub> synthesized.


Synthesizing Unit <seg7ment_sub>.
    Related source file is "seg7ment_sub.v".
    Found 16x7-bit ROM for signal <a_to_g>.
    Summary:
	inferred   1 ROM(s).
Unit <seg7ment_sub> synthesized.


Synthesizing Unit <taxi_top>.
    Related source file is "taxi_top.v".
    Found 4-bit adder for signal <$add0000> created at line 70.
    Found 4-bit adder for signal <$add0001> created at line 75.
    Found 4-bit adder for signal <$add0002> created at line 80.
    Found 4-bit adder for signal <$add0003> created at line 85.
    Found 5-bit adder for signal <$add0004> created at line 112.
    Found 5-bit adder for signal <$add0005> created at line 116.
    Found 5-bit adder for signal <$add0006> created at line 120.
    Found 5-bit adder for signal <$add0007> created at line 131.
    Found 5-bit adder for signal <$add0008> created at line 142.
    Found 5-bit adder for signal <$add0009> created at line 146.
    Found 5-bit adder for signal <$add0010> created at line 150.
    Found 3-bit adder for signal <$add0011> created at line 187.
    Found 5-bit adder for signal <$add0012> created at line 188.
    Found 3-bit adder for signal <$add0013> created at line 194.
    Found 10-bit adder for signal <$add0014> created at line 196.
    Found 5-bit adder for signal <$add0015> created at line 205.
    Found 5-bit adder for signal <$add0016> created at line 209.
    Found 5-bit adder for signal <$add0017> created at line 213.
    Found 5-bit adder for signal <$add0018> created at line 224.
    Found 5-bit adder for signal <$add0019> created at line 235.
    Found 5-bit adder for signal <$add0020> created at line 239.
    Found 5-bit adder for signal <$add0021> created at line 243.
    Found 4-bit subtractor for signal <$sub0000> created at line 73.
    Found 4-bit subtractor for signal <$sub0001> created at line 78.
    Found 4-bit subtractor for signal <$sub0002> created at line 83.
    Found 5-bit subtractor for signal <$sub0003> created at line 141.
    Found 5-bit subtractor for signal <$sub0004> created at line 145.
    Found 5-bit subtractor for signal <$sub0005> created at line 149.
    Found 5-bit subtractor for signal <$sub0006> created at line 158.
    Found 5-bit subtractor for signal <$sub0007> created at line 234.
    Found 5-bit subtractor for signal <$sub0008> created at line 238.
    Found 5-bit subtractor for signal <$sub0009> created at line 242.
    Found 5-bit subtractor for signal <$sub0010> created at line 251.
    Found 20-bit register for signal <altogether>.
    Found 5-bit comparator greater for signal <altogether_19$cmp_gt0000> created at line 232.
    Found 5-bit comparator greater for signal <altogether_19$cmp_gt0001> created at line 236.
    Found 5-bit comparator greater for signal <altogether_19$cmp_gt0002> created at line 240.
    Found 5-bit comparator greater for signal <altogether_19$cmp_gt0003> created at line 244.
    Found 5-bit comparator greater for signal <altogether_19$cmp_gt0004> created at line 249.
    Found 29-bit up counter for signal <clk_cnt>.
    Found 16-bit register for signal <distance>.
    Found 4-bit comparator less for signal <distance_15$cmp_lt0000> created at line 69.
    Found 4-bit comparator less for signal <distance_15$cmp_lt0001> created at line 74.
    Found 4-bit comparator less for signal <distance_15$cmp_lt0002> created at line 79.
    Found 4-bit comparator less for signal <distance_15$cmp_lt0003> created at line 84.
    Found 20-bit register for signal <onedrive>.
    Found 5-bit comparator greater for signal <onedrive_19$cmp_gt0000> created at line 139.
    Found 5-bit comparator greater for signal <onedrive_19$cmp_gt0001> created at line 143.
    Found 5-bit comparator greater for signal <onedrive_19$cmp_gt0002> created at line 147.
    Found 5-bit comparator greater for signal <onedrive_19$cmp_gt0003> created at line 151.
    Found 5-bit comparator greater for signal <onedrive_19$cmp_gt0004> created at line 156.
    Found 16-bit comparator greater for signal <onedrive_9_5$cmp_gt0000> created at line 114.
    Found 16-bit comparator greater for signal <onedrive_9_5$cmp_gt0001> created at line 118.
    Found 4-bit up counter for signal <park_cnt>.
    Found 4-bit comparator less for signal <park_cnt$cmp_lt0000> created at line 56.
    Found 20-bit register for signal <renewall>.
    Summary:
	inferred   2 Counter(s).
	inferred  76 D-type flip-flop(s).
	inferred  33 Adder/Subtractor(s).
	inferred  17 Comparator(s).
Unit <taxi_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 33
 10-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 4
 4-bit subtractor                                      : 3
 5-bit adder                                           : 15
 5-bit subtractor                                      : 8
# Counters                                             : 2
 29-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 57
 1-bit register                                        : 56
 20-bit register                                       : 1
# Comparators                                          : 21
 16-bit comparator greater                             : 2
 4-bit comparator less                                 : 5
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 10
 6-bit comparator less                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 33
 10-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 4
 4-bit subtractor                                      : 3
 5-bit adder                                           : 15
 5-bit subtractor                                      : 8
# Counters                                             : 2
 29-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 76
 Flip-Flops                                            : 76
# Comparators                                          : 21
 16-bit comparator greater                             : 2
 4-bit comparator less                                 : 5
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 10
 6-bit comparator less                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <taxi_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block taxi_top, actual ratio is 28.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 109
 Flip-Flops                                            : 109

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : taxi_top.ngr
Top Level Output File Name         : taxi_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 590
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 38
#      LUT2                        : 33
#      LUT2_D                      : 1
#      LUT2_L                      : 5
#      LUT3                        : 62
#      LUT3_D                      : 8
#      LUT3_L                      : 9
#      LUT4                        : 238
#      LUT4_D                      : 32
#      LUT4_L                      : 32
#      MUXCY                       : 53
#      MUXF5                       : 35
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 109
#      FD                          : 14
#      FDR                         : 29
#      FDRE                        : 40
#      FDRS                        : 1
#      FDS                         : 25
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 8
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      241  out of    960    25%  
 Number of Slice Flip Flops:            109  out of   1920     5%  
 Number of 4 input LUTs:                461  out of   1920    24%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of     83    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 109   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.848ns (Maximum Frequency: 77.832MHz)
   Minimum input arrival time before clock: 13.756ns
   Maximum output required time after clock: 12.044ns
   Maximum combinational path delay: 13.140ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.848ns (frequency: 77.832MHz)
  Total number of paths / destination ports: 236628 / 187
-------------------------------------------------------------------------
Delay:               12.848ns (Levels of Logic = 15)
  Source:            distance_2 (FF)
  Destination:       altogether_17 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: distance_2 to altogether_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.514   0.902  distance_2 (distance_2)
     LUT4:I0->O            1   0.612   0.000  Mcompar_onedrive_9_5_cmp_gt0000_lut<0> (Mcompar_onedrive_9_5_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_onedrive_9_5_cmp_gt0000_cy<0> (Mcompar_onedrive_9_5_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_onedrive_9_5_cmp_gt0000_cy<1> (Mcompar_onedrive_9_5_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_onedrive_9_5_cmp_gt0000_cy<2> (Mcompar_onedrive_9_5_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_onedrive_9_5_cmp_gt0000_cy<3> (Mcompar_onedrive_9_5_cmp_gt0000_cy<3>)
     MUXCY:CI->O          20   0.399   0.940  Mcompar_onedrive_9_5_cmp_gt0000_cy<4> (Mcompar_onedrive_9_5_cmp_gt0000_cy<4>)
     LUT4:I3->O            4   0.612   0.502  altogether_9_5_mux0003112 (N23)
     LUT4_L:I3->LO         1   0.612   0.103  altogether_9_5_mux000337 (altogether_9_5_mux000337)
     LUT4:I3->O           11   0.612   0.796  altogether_9_5_mux0003133 (Madd__add0019_lut<1>)
     LUT4:I3->O            1   0.612   0.360  Madd__add0019_cy<2>11_SW0 (N83)
     LUT4_D:I3->LO         1   0.612   0.103  Madd__add0019_xor<4>11 (N378)
     LUT4:I3->O           12   0.612   0.820  altogether_19_cmp_gt00011 (altogether_19_cmp_gt0001)
     LUT4_D:I3->LO         1   0.612   0.103  altogether_15_mux000011 (N385)
     LUT4:I3->O            1   0.612   0.360  altogether_17_mux0000_SW1 (N361)
     LUT4:I3->O            1   0.612   0.000  altogether_17_mux0000 (altogether_17_mux0000)
     FD:D                      0.268          altogether_17
    ----------------------------------------
    Total                     12.848ns (7.860ns logic, 4.988ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 25096 / 138
-------------------------------------------------------------------------
Offset:              13.756ns (Levels of Logic = 12)
  Source:            light<0> (PAD)
  Destination:       altogether_17 (FF)
  Destination Clock: clk rising

  Data Path: light<0> to altogether_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.106   1.141  light_0_IBUF (light_0_IBUF)
     LUT2:I0->O           21   0.612   1.028  A/Mrom_convLight31 (A/Mrom_convLight3)
     LUT4:I1->O            1   0.612   0.426  altogether_9_5_mux0000211_SW1 (N153)
     LUT4:I1->O            2   0.612   0.410  altogether_9_5_mux000447 (altogether_9_5_mux000328)
     LUT4_L:I2->LO         1   0.612   0.103  altogether_9_5_mux000337 (altogether_9_5_mux000337)
     LUT4:I3->O           11   0.612   0.796  altogether_9_5_mux0003133 (Madd__add0019_lut<1>)
     LUT4:I3->O            1   0.612   0.360  Madd__add0019_cy<2>11_SW0 (N83)
     LUT4_D:I3->LO         1   0.612   0.103  Madd__add0019_xor<4>11 (N378)
     LUT4:I3->O           12   0.612   0.820  altogether_19_cmp_gt00011 (altogether_19_cmp_gt0001)
     LUT4_D:I3->LO         1   0.612   0.103  altogether_15_mux000011 (N385)
     LUT4:I3->O            1   0.612   0.360  altogether_17_mux0000_SW1 (N361)
     LUT4:I3->O            1   0.612   0.000  altogether_17_mux0000 (altogether_17_mux0000)
     FD:D                      0.268          altogether_17
    ----------------------------------------
    Total                     13.756ns (8.106ns logic, 5.650ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2567 / 12
-------------------------------------------------------------------------
Offset:              12.044ns (Levels of Logic = 8)
  Source:            clk_cnt_12 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      clk rising

  Data Path: clk_cnt_12 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.514   0.638  clk_cnt_12 (clk_cnt_12)
     LUT3:I1->O            1   0.612   0.509  B/an_cmp_le000016 (B/an_cmp_le000016)
     LUT4:I0->O            9   0.612   0.849  B/an_cmp_le0000141 (B/an_cmp_le0000141)
     LUT4:I0->O            8   0.612   0.795  B/fnum<3>32_SW0 (N293)
     LUT2:I0->O            1   0.612   0.000  B/fnum<3>321 (B/fnum<3>321)
     MUXF5:I1->O           1   0.278   0.509  B/fnum<3>32_f5 (B/fnum<3>32)
     LUT3:I0->O            7   0.612   0.754  B/fnum<3>191 (fnum<3>)
     LUT4:I0->O            1   0.612   0.357  C/Mrom_a_to_g21 (a_to_g_2_OBUF)
     OBUF:I->O                 3.169          a_to_g_2_OBUF (a_to_g<2>)
    ----------------------------------------
    Total                     12.044ns (7.633ns logic, 4.411ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 776 / 12
-------------------------------------------------------------------------
Delay:               13.140ns (Levels of Logic = 9)
  Source:            light<0> (PAD)
  Destination:       a_to_g<6> (PAD)

  Data Path: light<0> to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.106   1.141  light_0_IBUF (light_0_IBUF)
     LUT3:I0->O            1   0.612   0.509  B/an_cmp_le000016 (B/an_cmp_le000016)
     LUT4:I0->O            9   0.612   0.849  B/an_cmp_le0000141 (B/an_cmp_le0000141)
     LUT4:I0->O            8   0.612   0.795  B/fnum<3>32_SW0 (N293)
     LUT2:I0->O            1   0.612   0.000  B/fnum<3>321 (B/fnum<3>321)
     MUXF5:I1->O           1   0.278   0.509  B/fnum<3>32_f5 (B/fnum<3>32)
     LUT3:I0->O            7   0.612   0.754  B/fnum<3>191 (fnum<3>)
     LUT4:I0->O            1   0.612   0.357  C/Mrom_a_to_g21 (a_to_g_2_OBUF)
     OBUF:I->O                 3.169          a_to_g_2_OBUF (a_to_g<2>)
    ----------------------------------------
    Total                     13.140ns (8.225ns logic, 4.915ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.31 secs
 
--> 

Total memory usage is 371920 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    0 (   0 filtered)

