#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 12 14:20:53 2020
# Process ID: 20642
# Current directory: /home/gsaied/Desktop/old_rtl/fire8_expand3
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire8_expand3/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire8_expand3/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire8_expand3 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20650 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1425.992 ; gain = 27.000 ; free physical = 1261 ; free virtual = 5259
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire8_expand3' [/home/gsaied/Desktop/old_rtl/fire8_expand3/fire8_expand3.sv:2]
	Parameter WOUT bound to: 8 - type: integer 
	Parameter DSP_NO bound to: 256 - type: integer 
	Parameter W_IN bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 112 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire8_expand3/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire8_expand3/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/fire8_expand3.sv:151]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire8_expand3' [/home/gsaied/Desktop/old_rtl/fire8_expand3/biasing_fire8_expand3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire8_expand3' (2#1) [/home/gsaied/Desktop/old_rtl/fire8_expand3/biasing_fire8_expand3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire8_expand3' [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
	Parameter NUM bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:205]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:208]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:211]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:214]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:217]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:220]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:223]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:226]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:229]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:232]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:235]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:238]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:241]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:244]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:247]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:250]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:253]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:256]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:259]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:262]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:265]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:268]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:271]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:274]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:277]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:280]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:283]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:286]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:289]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:292]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:295]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:298]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:301]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:304]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:307]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:310]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:783]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:784]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:785]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:786]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:787]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:788]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:789]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:790]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:791]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:792]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:793]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:794]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:795]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:796]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:797]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:798]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:799]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:800]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:801]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:802]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:803]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:804]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:805]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:806]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:807]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:808]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:809]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:810]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:811]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:812]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:813]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:814]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:815]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:816]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:817]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:818]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:819]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:820]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:821]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:822]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:823]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:824]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:825]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:826]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:827]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:828]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:829]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:830]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:831]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:832]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:833]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:834]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:835]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:836]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:837]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:838]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:839]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:840]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:841]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:842]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:843]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:844]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:845]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:846]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_65.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:847]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_66.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:848]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_67.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:849]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_68.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:850]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_69.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:851]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_70.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:852]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_71.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:853]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_72.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:854]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_73.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:855]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_74.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:856]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_75.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:857]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_76.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:858]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_77.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:859]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_78.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:860]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_79.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:861]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_80.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:862]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_81.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:863]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_82.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:864]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_83.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:865]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_84.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:866]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_85.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:867]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_86.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:868]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_87.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:869]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_88.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:870]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_89.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:871]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_90.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:872]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_91.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:873]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_92.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:874]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_93.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:875]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_94.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:876]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_95.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:877]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_96.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:878]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_97.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:879]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_98.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:880]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_99.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:881]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_100.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:882]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_fire8_expand3' (3#1) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire8_expand3' (4#1) [/home/gsaied/Desktop/old_rtl/fire8_expand3/fire8_expand3.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1663.742 ; gain = 264.750 ; free physical = 1078 ; free virtual = 5103
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1663.742 ; gain = 264.750 ; free physical = 1097 ; free virtual = 5123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1663.742 ; gain = 264.750 ; free physical = 1097 ; free virtual = 5123
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire8_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire8_expand3/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2175.969 ; gain = 0.000 ; free physical = 593 ; free virtual = 4610
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2178.969 ; gain = 0.000 ; free physical = 589 ; free virtual = 4606
Constraint Validation Runtime : Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2178.969 ; gain = 3.000 ; free physical = 589 ; free virtual = 4606
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2178.969 ; gain = 779.977 ; free physical = 749 ; free virtual = 4758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2178.969 ; gain = 779.977 ; free physical = 749 ; free virtual = 4758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2178.969 ; gain = 779.977 ; free physical = 748 ; free virtual = 4761
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2224.000 ; gain = 825.008 ; free physical = 570 ; free virtual = 4647
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 256   
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 256   
	               16 Bit    Registers := 769   
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---ROMs : 
	                              ROMs := 256   
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire8_expand3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 256   
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 513   
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rom_fire8_expand3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 256   
+---ROMs : 
	                              ROMs := 256   
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[64] is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[65].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[65] is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: register genblk1[65].mac_i/mul_out_reg is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed0 is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[66].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[66] is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: register genblk1[66].mac_i/mul_out_reg is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed0 is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[67].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[67] is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: register genblk1[67].mac_i/mul_out_reg is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed0 is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[68].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[68] is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: register genblk1[68].mac_i/mul_out_reg is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed0 is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[69].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[69] is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: register genblk1[69].mac_i/mul_out_reg is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed0 is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[70].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[70] is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: register genblk1[70].mac_i/mul_out_reg is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed0 is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[71] is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[72] is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[73].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[73] is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: register genblk1[73].mac_i/mul_out_reg is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed0 is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[74].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[74] is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: register genblk1[74].mac_i/mul_out_reg is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed0 is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[75].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[75] is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: register genblk1[75].mac_i/mul_out_reg is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed0 is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[76].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[76] is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: register genblk1[76].mac_i/mul_out_reg is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed0 is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[77].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[77] is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: register genblk1[77].mac_i/mul_out_reg is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed0 is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[78].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[78] is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: register genblk1[78].mac_i/mul_out_reg is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed0 is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[79].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[79] is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: register genblk1[79].mac_i/mul_out_reg is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed0 is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[80] is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[81].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[81] is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: register genblk1[81].mac_i/mul_out_reg is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed0 is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[82].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[82] is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: register genblk1[82].mac_i/mul_out_reg is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed0 is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[83].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[83] is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: register genblk1[83].mac_i/mul_out_reg is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed0 is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[84].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[84] is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: register genblk1[84].mac_i/mul_out_reg is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed0 is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[85].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[85] is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: register genblk1[85].mac_i/mul_out_reg is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed0 is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[86] is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[87].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[87] is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: register genblk1[87].mac_i/mul_out_reg is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed0 is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[88].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[88] is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: register genblk1[88].mac_i/mul_out_reg is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed0 is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[89].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[89] is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: register genblk1[89].mac_i/mul_out_reg is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed0 is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[90].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[90] is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: register genblk1[90].mac_i/mul_out_reg is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed0 is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[91] is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[92].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[92] is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: register genblk1[92].mac_i/mul_out_reg is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed0 is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[93].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[93] is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: register genblk1[93].mac_i/mul_out_reg is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed0 is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[94] is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[95] is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[96].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[96] is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: register genblk1[96].mac_i/mul_out_reg is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed0 is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[97].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[97] is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: register genblk1[97].mac_i/mul_out_reg is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed0 is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[98].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[98] is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: register genblk1[98].mac_i/mul_out_reg is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed0 is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[99].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[99] is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: register genblk1[99].mac_i/mul_out_reg is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed0 is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[100].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[100] is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: register genblk1[100].mac_i/mul_out_reg is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed0 is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[101].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[101] is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: register genblk1[101].mac_i/mul_out_reg is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed0 is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[102].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[102] is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: register genblk1[102].mac_i/mul_out_reg is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed0 is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[103].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[103] is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: register genblk1[103].mac_i/mul_out_reg is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed0 is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[104] is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[105].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[105] is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: register genblk1[105].mac_i/mul_out_reg is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed0 is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[106].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[106] is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: register genblk1[106].mac_i/mul_out_reg is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed0 is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[107] is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[108].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[108] is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: register genblk1[108].mac_i/mul_out_reg is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed0 is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[109].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[109] is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: register genblk1[109].mac_i/mul_out_reg is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed0 is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[110].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[110] is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: register genblk1[110].mac_i/mul_out_reg is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed0 is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[111].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[111] is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: register genblk1[111].mac_i/mul_out_reg is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed0 is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[112].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[112] is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: register genblk1[112].mac_i/mul_out_reg is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed0 is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[113].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[113] is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: register genblk1[113].mac_i/mul_out_reg is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed0 is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[114].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[114] is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: register genblk1[114].mac_i/mul_out_reg is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed0 is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[115].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[115] is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: register genblk1[115].mac_i/mul_out_reg is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed0 is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[116].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[116] is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: register genblk1[116].mac_i/mul_out_reg is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed0 is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[117].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[117] is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: register genblk1[117].mac_i/mul_out_reg is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed0 is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[118].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[118] is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: register genblk1[118].mac_i/mul_out_reg is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed0 is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[119].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[119] is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: register genblk1[119].mac_i/mul_out_reg is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed0 is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[120].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[120] is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: register genblk1[120].mac_i/mul_out_reg is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed0 is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[121].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[121] is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: register genblk1[121].mac_i/mul_out_reg is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed0 is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[122].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[122] is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: register genblk1[122].mac_i/mul_out_reg is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed0 is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[123].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[123] is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: register genblk1[123].mac_i/mul_out_reg is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed0 is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[124].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[124] is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: register genblk1[124].mac_i/mul_out_reg is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed0 is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[125].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[125] is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: register genblk1[125].mac_i/mul_out_reg is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed0 is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[126].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[126] is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: register genblk1[126].mac_i/mul_out_reg is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed0 is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[127].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[127] is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: register genblk1[127].mac_i/mul_out_reg is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed0 is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[128].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[128] is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: register genblk1[128].mac_i/mul_out_reg is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed0 is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[129].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[129] is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: register genblk1[129].mac_i/mul_out_reg is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: operator genblk1[129].mac_i/intermed is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: operator genblk1[129].mac_i/intermed0 is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[130].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[130] is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: register genblk1[130].mac_i/mul_out_reg is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: operator genblk1[130].mac_i/intermed is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: operator genblk1[130].mac_i/intermed0 is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[131].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[131] is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: register genblk1[131].mac_i/mul_out_reg is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: operator genblk1[131].mac_i/intermed is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: operator genblk1[131].mac_i/intermed0 is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[132].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[132] is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: register genblk1[132].mac_i/mul_out_reg is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: operator genblk1[132].mac_i/intermed is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: operator genblk1[132].mac_i/intermed0 is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[133].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[133] is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: register genblk1[133].mac_i/mul_out_reg is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: operator genblk1[133].mac_i/intermed is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: operator genblk1[133].mac_i/intermed0 is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[134].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[134] is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: register genblk1[134].mac_i/mul_out_reg is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: operator genblk1[134].mac_i/intermed is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: operator genblk1[134].mac_i/intermed0 is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[135].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[135] is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: register genblk1[135].mac_i/mul_out_reg is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: operator genblk1[135].mac_i/intermed is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: operator genblk1[135].mac_i/intermed0 is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[136].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[136] is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: register genblk1[136].mac_i/mul_out_reg is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: operator genblk1[136].mac_i/intermed is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: operator genblk1[136].mac_i/intermed0 is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[137].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[137] is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: register genblk1[137].mac_i/mul_out_reg is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed0 is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[138].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[138] is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: register genblk1[138].mac_i/mul_out_reg is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: operator genblk1[138].mac_i/intermed is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: operator genblk1[138].mac_i/intermed0 is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[139].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[139] is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: register genblk1[139].mac_i/mul_out_reg is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: operator genblk1[139].mac_i/intermed is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: operator genblk1[139].mac_i/intermed0 is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[140].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[140] is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: register genblk1[140].mac_i/mul_out_reg is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: operator genblk1[140].mac_i/intermed is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: operator genblk1[140].mac_i/intermed0 is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[141].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[141] is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: register genblk1[141].mac_i/mul_out_reg is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: operator genblk1[141].mac_i/intermed is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: operator genblk1[141].mac_i/intermed0 is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[142].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[142] is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: register genblk1[142].mac_i/mul_out_reg is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: operator genblk1[142].mac_i/intermed is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: operator genblk1[142].mac_i/intermed0 is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[143].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[143] is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: register genblk1[143].mac_i/mul_out_reg is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: operator genblk1[143].mac_i/intermed is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: operator genblk1[143].mac_i/intermed0 is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[144].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[144] is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: register genblk1[144].mac_i/mul_out_reg is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: operator genblk1[144].mac_i/intermed is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: operator genblk1[144].mac_i/intermed0 is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[145].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[145] is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: register genblk1[145].mac_i/mul_out_reg is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: operator genblk1[145].mac_i/intermed is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: operator genblk1[145].mac_i/intermed0 is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[146].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[146] is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: register genblk1[146].mac_i/mul_out_reg is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: operator genblk1[146].mac_i/intermed is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: operator genblk1[146].mac_i/intermed0 is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[147].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[147] is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: register genblk1[147].mac_i/mul_out_reg is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed0 is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[148].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[148] is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: register genblk1[148].mac_i/mul_out_reg is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: operator genblk1[148].mac_i/intermed is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: operator genblk1[148].mac_i/intermed0 is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[149].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[149] is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: register genblk1[149].mac_i/mul_out_reg is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: operator genblk1[149].mac_i/intermed is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: operator genblk1[149].mac_i/intermed0 is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[150].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[150] is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: register genblk1[150].mac_i/mul_out_reg is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: operator genblk1[150].mac_i/intermed is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: operator genblk1[150].mac_i/intermed0 is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[151].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[151] is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: register genblk1[151].mac_i/mul_out_reg is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: operator genblk1[151].mac_i/intermed is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: operator genblk1[151].mac_i/intermed0 is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[152].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[152] is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: register genblk1[152].mac_i/mul_out_reg is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: operator genblk1[152].mac_i/intermed is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: operator genblk1[152].mac_i/intermed0 is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[153].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[153] is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: register genblk1[153].mac_i/mul_out_reg is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: operator genblk1[153].mac_i/intermed is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: operator genblk1[153].mac_i/intermed0 is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[154].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[154] is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: register genblk1[154].mac_i/mul_out_reg is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: operator genblk1[154].mac_i/intermed is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: operator genblk1[154].mac_i/intermed0 is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[155].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[155] is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: register genblk1[155].mac_i/mul_out_reg is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed0 is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[156].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[156] is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: register genblk1[156].mac_i/mul_out_reg is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: operator genblk1[156].mac_i/intermed is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: operator genblk1[156].mac_i/intermed0 is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[157].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[157] is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: register genblk1[157].mac_i/mul_out_reg is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: operator genblk1[157].mac_i/intermed is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: operator genblk1[157].mac_i/intermed0 is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[158].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[158] is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: register genblk1[158].mac_i/mul_out_reg is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: operator genblk1[158].mac_i/intermed is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: operator genblk1[158].mac_i/intermed0 is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[159].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[159] is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: register genblk1[159].mac_i/mul_out_reg is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: operator genblk1[159].mac_i/intermed is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: operator genblk1[159].mac_i/intermed0 is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[160].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[160] is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: register genblk1[160].mac_i/mul_out_reg is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: operator genblk1[160].mac_i/intermed is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: operator genblk1[160].mac_i/intermed0 is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[161].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[161] is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: register genblk1[161].mac_i/mul_out_reg is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: operator genblk1[161].mac_i/intermed is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: operator genblk1[161].mac_i/intermed0 is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[162].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[162] is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: register genblk1[162].mac_i/mul_out_reg is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: operator genblk1[162].mac_i/intermed is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: operator genblk1[162].mac_i/intermed0 is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[163].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[163] is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: register genblk1[163].mac_i/mul_out_reg is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: operator genblk1[163].mac_i/intermed is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: operator genblk1[163].mac_i/intermed0 is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[164].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[164] is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: register genblk1[164].mac_i/mul_out_reg is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: operator genblk1[164].mac_i/intermed is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: operator genblk1[164].mac_i/intermed0 is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[165].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[165] is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: register genblk1[165].mac_i/mul_out_reg is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: operator genblk1[165].mac_i/intermed is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: operator genblk1[165].mac_i/intermed0 is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[166].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[166] is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: register genblk1[166].mac_i/mul_out_reg is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: operator genblk1[166].mac_i/intermed is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: operator genblk1[166].mac_i/intermed0 is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[167].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[167] is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: register genblk1[167].mac_i/mul_out_reg is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: operator genblk1[167].mac_i/intermed is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: operator genblk1[167].mac_i/intermed0 is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[168].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[168] is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: register genblk1[168].mac_i/mul_out_reg is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: operator genblk1[168].mac_i/intermed is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: operator genblk1[168].mac_i/intermed0 is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[169].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[169] is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: register genblk1[169].mac_i/mul_out_reg is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: operator genblk1[169].mac_i/intermed is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: operator genblk1[169].mac_i/intermed0 is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[170].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[170] is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: register genblk1[170].mac_i/mul_out_reg is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: operator genblk1[170].mac_i/intermed is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: operator genblk1[170].mac_i/intermed0 is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[171].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[171] is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: register genblk1[171].mac_i/mul_out_reg is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: operator genblk1[171].mac_i/intermed is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: operator genblk1[171].mac_i/intermed0 is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[172].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[172] is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: register genblk1[172].mac_i/mul_out_reg is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: operator genblk1[172].mac_i/intermed is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: operator genblk1[172].mac_i/intermed0 is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[173].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[173] is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: register genblk1[173].mac_i/mul_out_reg is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: operator genblk1[173].mac_i/intermed is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: operator genblk1[173].mac_i/intermed0 is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[174].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[174] is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: register genblk1[174].mac_i/mul_out_reg is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: operator genblk1[174].mac_i/intermed is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: operator genblk1[174].mac_i/intermed0 is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[175].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[175] is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: register genblk1[175].mac_i/mul_out_reg is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: operator genblk1[175].mac_i/intermed is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: operator genblk1[175].mac_i/intermed0 is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[176].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[176] is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: register genblk1[176].mac_i/mul_out_reg is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: operator genblk1[176].mac_i/intermed is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: operator genblk1[176].mac_i/intermed0 is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[177].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[177] is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: register genblk1[177].mac_i/mul_out_reg is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: operator genblk1[177].mac_i/intermed is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: operator genblk1[177].mac_i/intermed0 is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[178].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[178] is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: register genblk1[178].mac_i/mul_out_reg is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed0 is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[179].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[179] is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: register genblk1[179].mac_i/mul_out_reg is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: operator genblk1[179].mac_i/intermed is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: operator genblk1[179].mac_i/intermed0 is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[180].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[180] is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: register genblk1[180].mac_i/mul_out_reg is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: operator genblk1[180].mac_i/intermed is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: operator genblk1[180].mac_i/intermed0 is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[181].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[181] is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: register genblk1[181].mac_i/mul_out_reg is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: operator genblk1[181].mac_i/intermed is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: operator genblk1[181].mac_i/intermed0 is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[182].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[182] is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: register genblk1[182].mac_i/mul_out_reg is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed0 is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[183].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[183] is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: register genblk1[183].mac_i/mul_out_reg is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed0 is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[184].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[184] is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: register genblk1[184].mac_i/mul_out_reg is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: operator genblk1[184].mac_i/intermed is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: operator genblk1[184].mac_i/intermed0 is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[185].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[185] is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: register genblk1[185].mac_i/mul_out_reg is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: operator genblk1[185].mac_i/intermed is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: operator genblk1[185].mac_i/intermed0 is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[186].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[186] is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: register genblk1[186].mac_i/mul_out_reg is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: operator genblk1[186].mac_i/intermed is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: operator genblk1[186].mac_i/intermed0 is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[187].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[187] is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: register genblk1[187].mac_i/mul_out_reg is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: operator genblk1[187].mac_i/intermed is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: operator genblk1[187].mac_i/intermed0 is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[188].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[188] is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: register genblk1[188].mac_i/mul_out_reg is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: operator genblk1[188].mac_i/intermed is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: operator genblk1[188].mac_i/intermed0 is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[189].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[189] is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: register genblk1[189].mac_i/mul_out_reg is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: operator genblk1[189].mac_i/intermed is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: operator genblk1[189].mac_i/intermed0 is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[190].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[190] is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: register genblk1[190].mac_i/mul_out_reg is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: operator genblk1[190].mac_i/intermed is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: operator genblk1[190].mac_i/intermed0 is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[191].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[191] is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: register genblk1[191].mac_i/mul_out_reg is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: operator genblk1[191].mac_i/intermed is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: operator genblk1[191].mac_i/intermed0 is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[192].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[192] is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: register genblk1[192].mac_i/mul_out_reg is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: operator genblk1[192].mac_i/intermed is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: operator genblk1[192].mac_i/intermed0 is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[193].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[193] is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: register genblk1[193].mac_i/mul_out_reg is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: operator genblk1[193].mac_i/intermed is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: operator genblk1[193].mac_i/intermed0 is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[194].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[194] is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: register genblk1[194].mac_i/mul_out_reg is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: operator genblk1[194].mac_i/intermed is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: operator genblk1[194].mac_i/intermed0 is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[195].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[195] is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: register genblk1[195].mac_i/mul_out_reg is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: operator genblk1[195].mac_i/intermed is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: operator genblk1[195].mac_i/intermed0 is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[196].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[196] is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: register genblk1[196].mac_i/mul_out_reg is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: operator genblk1[196].mac_i/intermed is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: operator genblk1[196].mac_i/intermed0 is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[197].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[197] is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: register genblk1[197].mac_i/mul_out_reg is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: operator genblk1[197].mac_i/intermed is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: operator genblk1[197].mac_i/intermed0 is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[198].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[198] is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: register genblk1[198].mac_i/mul_out_reg is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: operator genblk1[198].mac_i/intermed is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: operator genblk1[198].mac_i/intermed0 is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[199].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[199] is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: register genblk1[199].mac_i/mul_out_reg is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: operator genblk1[199].mac_i/intermed is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: operator genblk1[199].mac_i/intermed0 is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[200].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[200] is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: register genblk1[200].mac_i/mul_out_reg is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: operator genblk1[200].mac_i/intermed is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: operator genblk1[200].mac_i/intermed0 is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[201].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[201] is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: register genblk1[201].mac_i/mul_out_reg is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: operator genblk1[201].mac_i/intermed is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: operator genblk1[201].mac_i/intermed0 is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[202].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[202] is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: register genblk1[202].mac_i/mul_out_reg is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: operator genblk1[202].mac_i/intermed is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: operator genblk1[202].mac_i/intermed0 is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[203].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[203] is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: register genblk1[203].mac_i/mul_out_reg is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: operator genblk1[203].mac_i/intermed is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: operator genblk1[203].mac_i/intermed0 is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[204].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[204] is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: register genblk1[204].mac_i/mul_out_reg is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: operator genblk1[204].mac_i/intermed is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: operator genblk1[204].mac_i/intermed0 is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[205].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[205] is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: register genblk1[205].mac_i/mul_out_reg is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: operator genblk1[205].mac_i/intermed is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: operator genblk1[205].mac_i/intermed0 is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[206].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[206] is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: register genblk1[206].mac_i/mul_out_reg is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: operator genblk1[206].mac_i/intermed is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: operator genblk1[206].mac_i/intermed0 is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[207].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[207] is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: register genblk1[207].mac_i/mul_out_reg is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: operator genblk1[207].mac_i/intermed is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: operator genblk1[207].mac_i/intermed0 is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[208].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[208] is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: register genblk1[208].mac_i/mul_out_reg is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: operator genblk1[208].mac_i/intermed is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: operator genblk1[208].mac_i/intermed0 is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[209].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[209] is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: register genblk1[209].mac_i/mul_out_reg is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: operator genblk1[209].mac_i/intermed is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: operator genblk1[209].mac_i/intermed0 is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[210].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[210] is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: register genblk1[210].mac_i/mul_out_reg is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: operator genblk1[210].mac_i/intermed is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: operator genblk1[210].mac_i/intermed0 is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[211].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[211] is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: register genblk1[211].mac_i/mul_out_reg is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: operator genblk1[211].mac_i/intermed is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: operator genblk1[211].mac_i/intermed0 is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[212].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[212] is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: register genblk1[212].mac_i/mul_out_reg is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: operator genblk1[212].mac_i/intermed is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: operator genblk1[212].mac_i/intermed0 is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[213].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[213] is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: register genblk1[213].mac_i/mul_out_reg is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: operator genblk1[213].mac_i/intermed is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: operator genblk1[213].mac_i/intermed0 is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[214].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[214] is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: register genblk1[214].mac_i/mul_out_reg is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: operator genblk1[214].mac_i/intermed is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: operator genblk1[214].mac_i/intermed0 is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[215].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[215] is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: register genblk1[215].mac_i/mul_out_reg is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: operator genblk1[215].mac_i/intermed is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: operator genblk1[215].mac_i/intermed0 is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[216].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[216] is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: register genblk1[216].mac_i/mul_out_reg is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: operator genblk1[216].mac_i/intermed is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: operator genblk1[216].mac_i/intermed0 is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[217].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[217] is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: register genblk1[217].mac_i/mul_out_reg is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: operator genblk1[217].mac_i/intermed is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: operator genblk1[217].mac_i/intermed0 is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[218].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[218] is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: register genblk1[218].mac_i/mul_out_reg is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: operator genblk1[218].mac_i/intermed is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: operator genblk1[218].mac_i/intermed0 is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[219].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[219] is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: register genblk1[219].mac_i/mul_out_reg is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: operator genblk1[219].mac_i/intermed is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: operator genblk1[219].mac_i/intermed0 is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[220].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[220] is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: register genblk1[220].mac_i/mul_out_reg is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: operator genblk1[220].mac_i/intermed is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: operator genblk1[220].mac_i/intermed0 is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[221].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[221] is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: register genblk1[221].mac_i/mul_out_reg is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: operator genblk1[221].mac_i/intermed is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: operator genblk1[221].mac_i/intermed0 is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[222].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[222] is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: register genblk1[222].mac_i/mul_out_reg is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: operator genblk1[222].mac_i/intermed is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: operator genblk1[222].mac_i/intermed0 is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[223].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[223] is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: register genblk1[223].mac_i/mul_out_reg is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: operator genblk1[223].mac_i/intermed is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: operator genblk1[223].mac_i/intermed0 is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[224].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[224] is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: register genblk1[224].mac_i/mul_out_reg is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: operator genblk1[224].mac_i/intermed is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: operator genblk1[224].mac_i/intermed0 is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[225].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[225] is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: register genblk1[225].mac_i/mul_out_reg is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: operator genblk1[225].mac_i/intermed is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: operator genblk1[225].mac_i/intermed0 is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[226].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[226] is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: register genblk1[226].mac_i/mul_out_reg is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: operator genblk1[226].mac_i/intermed is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: operator genblk1[226].mac_i/intermed0 is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[227].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[227] is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: register genblk1[227].mac_i/mul_out_reg is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: operator genblk1[227].mac_i/intermed is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: operator genblk1[227].mac_i/intermed0 is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[228].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[228] is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: register genblk1[228].mac_i/mul_out_reg is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: operator genblk1[228].mac_i/intermed is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: operator genblk1[228].mac_i/intermed0 is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[229].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[229] is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: register genblk1[229].mac_i/mul_out_reg is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: operator genblk1[229].mac_i/intermed is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: operator genblk1[229].mac_i/intermed0 is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[230].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[230] is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: register genblk1[230].mac_i/mul_out_reg is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: operator genblk1[230].mac_i/intermed is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: operator genblk1[230].mac_i/intermed0 is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[231].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[231] is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: register genblk1[231].mac_i/mul_out_reg is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: operator genblk1[231].mac_i/intermed is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: operator genblk1[231].mac_i/intermed0 is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[232].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[232] is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: register genblk1[232].mac_i/mul_out_reg is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: operator genblk1[232].mac_i/intermed is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: operator genblk1[232].mac_i/intermed0 is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[233].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[233] is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: register genblk1[233].mac_i/mul_out_reg is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: operator genblk1[233].mac_i/intermed is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: operator genblk1[233].mac_i/intermed0 is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[234].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[234] is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: register genblk1[234].mac_i/mul_out_reg is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: operator genblk1[234].mac_i/intermed is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: operator genblk1[234].mac_i/intermed0 is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[235].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[235] is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: register genblk1[235].mac_i/mul_out_reg is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: operator genblk1[235].mac_i/intermed is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: operator genblk1[235].mac_i/intermed0 is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[236].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[236] is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: register genblk1[236].mac_i/mul_out_reg is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: operator genblk1[236].mac_i/intermed is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: operator genblk1[236].mac_i/intermed0 is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[237].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[237] is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: register genblk1[237].mac_i/mul_out_reg is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: operator genblk1[237].mac_i/intermed is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: operator genblk1[237].mac_i/intermed0 is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[238].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[238] is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: register genblk1[238].mac_i/mul_out_reg is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: operator genblk1[238].mac_i/intermed is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: operator genblk1[238].mac_i/intermed0 is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[239].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[239] is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: register genblk1[239].mac_i/mul_out_reg is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: operator genblk1[239].mac_i/intermed is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: operator genblk1[239].mac_i/intermed0 is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[240].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[240] is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: register genblk1[240].mac_i/mul_out_reg is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: operator genblk1[240].mac_i/intermed is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: operator genblk1[240].mac_i/intermed0 is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[241].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[241] is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: register genblk1[241].mac_i/mul_out_reg is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: operator genblk1[241].mac_i/intermed is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: operator genblk1[241].mac_i/intermed0 is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[242].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[242] is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: register genblk1[242].mac_i/mul_out_reg is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: operator genblk1[242].mac_i/intermed is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: operator genblk1[242].mac_i/intermed0 is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[243].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[243] is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: register genblk1[243].mac_i/mul_out_reg is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: operator genblk1[243].mac_i/intermed is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: operator genblk1[243].mac_i/intermed0 is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[244].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[244] is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: register genblk1[244].mac_i/mul_out_reg is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: operator genblk1[244].mac_i/intermed is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: operator genblk1[244].mac_i/intermed0 is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[245].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[245] is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: register genblk1[245].mac_i/mul_out_reg is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: operator genblk1[245].mac_i/intermed is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: operator genblk1[245].mac_i/intermed0 is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[246].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[246] is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: register genblk1[246].mac_i/mul_out_reg is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: operator genblk1[246].mac_i/intermed is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: operator genblk1[246].mac_i/intermed0 is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[247].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[247] is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: register genblk1[247].mac_i/mul_out_reg is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: operator genblk1[247].mac_i/intermed is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: operator genblk1[247].mac_i/intermed0 is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[248].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[248] is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: register genblk1[248].mac_i/mul_out_reg is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: operator genblk1[248].mac_i/intermed is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: operator genblk1[248].mac_i/intermed0 is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[249].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[249] is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: register genblk1[249].mac_i/mul_out_reg is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: operator genblk1[249].mac_i/intermed is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: operator genblk1[249].mac_i/intermed0 is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[250].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[250] is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: register genblk1[250].mac_i/mul_out_reg is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: operator genblk1[250].mac_i/intermed is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: operator genblk1[250].mac_i/intermed0 is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[251].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[251] is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: register genblk1[251].mac_i/mul_out_reg is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: operator genblk1[251].mac_i/intermed is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: operator genblk1[251].mac_i/intermed0 is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[252].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[252] is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: register genblk1[252].mac_i/mul_out_reg is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: operator genblk1[252].mac_i/intermed is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: operator genblk1[252].mac_i/intermed0 is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[253].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[253] is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: register genblk1[253].mac_i/mul_out_reg is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: operator genblk1[253].mac_i/intermed is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: operator genblk1[253].mac_i/intermed0 is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[254].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[254] is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: register genblk1[254].mac_i/mul_out_reg is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: operator genblk1[254].mac_i/intermed is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: operator genblk1[254].mac_i/intermed0 is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[255].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[255] is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: register genblk1[255].mac_i/mul_out_reg is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: operator genblk1[255].mac_i/intermed is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: operator genblk1[255].mac_i/intermed0 is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 2444.672 ; gain = 1045.680 ; free physical = 531 ; free virtual = 4593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------------+---------------+----------------+
|Module Name       | RTL Object       | Depth x Width | Implemented As | 
+------------------+------------------+---------------+----------------+
|rom_fire8_expand3 | rom_out_reg[0]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[1]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[2]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[3]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[4]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[5]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[6]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[7]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[8]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[9]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[10]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[11]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[12]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[13]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[14]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[15]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[16]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[17]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[18]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[19]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[20]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[21]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[22]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[23]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[24]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[25]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[26]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[27]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[28]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[29]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[30]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[31]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[32]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[33]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[34]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[35]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[36]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[37]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[38]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[39]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[40]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[41]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[42]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[43]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[44]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[45]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[46]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[47]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[48]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[49]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[50]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[51]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[52]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[53]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[54]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[55]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[56]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[57]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[58]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[59]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[60]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[61]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[62]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[63]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[64]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[65]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[66]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[67]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[68]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[69]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[70]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[71]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[72]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[73]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[74]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[75]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[76]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[77]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[78]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[79]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[80]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[81]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[82]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[83]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[84]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[85]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[86]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[87]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[88]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[89]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[90]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[91]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[92]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[93]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[94]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[95]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[96]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[97]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[98]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[99]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[100] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[101] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[102] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[103] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[104] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[105] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[106] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[107] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[108] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[109] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[110] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[111] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[112] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[113] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[114] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[115] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[116] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[117] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[118] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[119] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[120] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[121] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[122] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[123] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[124] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[125] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[126] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[127] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[128] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[129] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[130] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[131] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[132] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[133] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[134] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[135] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[136] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[137] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[138] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[139] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[140] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[141] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[142] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[143] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[144] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[145] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[146] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[147] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[148] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[149] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[150] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[151] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[152] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[153] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[154] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[155] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[156] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[157] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[158] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[159] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[160] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[161] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[162] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[163] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[164] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[165] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[166] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[167] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[168] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[169] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[170] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[171] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[172] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[173] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[174] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[175] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[176] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[177] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[178] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[179] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[180] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[181] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[182] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[183] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[184] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[185] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[186] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[187] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[188] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[189] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[190] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[191] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[192] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[193] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[194] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[195] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[196] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[197] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[198] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[199] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[200] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[201] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[202] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[203] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[204] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[205] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[206] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[207] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[208] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[209] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[210] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[211] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[212] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[213] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[214] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[215] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[216] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[217] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[218] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[219] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[220] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[221] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[222] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[223] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[224] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[225] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[226] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[227] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[228] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[229] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[230] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[231] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[232] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[233] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[234] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[235] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[236] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[237] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[238] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[239] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[240] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[241] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[242] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[243] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[244] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[245] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[246] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[247] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[248] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[249] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[250] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[251] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[252] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[253] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[254] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[255] | 1024x16       | Block RAM      | 
+------------------+------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire8_expand3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_2/i_0/rom_out_reg[0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_1/rom_out_reg[1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_2/rom_out_reg[2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_3/rom_out_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_4/rom_out_reg[4] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_5/rom_out_reg[5] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_6/rom_out_reg[6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_7/rom_out_reg[7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_8/rom_out_reg[8] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_9/rom_out_reg[9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_10/rom_out_reg[10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_11/rom_out_reg[11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_12/rom_out_reg[12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_13/rom_out_reg[13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_14/rom_out_reg[14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_15/rom_out_reg[15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_16/rom_out_reg[16] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_17/rom_out_reg[17] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_18/rom_out_reg[18] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_19/rom_out_reg[19] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_20/rom_out_reg[20] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_21/rom_out_reg[21] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_22/rom_out_reg[22] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_23/rom_out_reg[23] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_24/rom_out_reg[24] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_25/rom_out_reg[25] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_26/rom_out_reg[26] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_27/rom_out_reg[27] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_28/rom_out_reg[28] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_29/rom_out_reg[29] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_30/rom_out_reg[30] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_31/rom_out_reg[31] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_32/rom_out_reg[32] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_33/rom_out_reg[33] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_34/rom_out_reg[34] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_35/rom_out_reg[35] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_36/rom_out_reg[36] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_37/rom_out_reg[37] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_38/rom_out_reg[38] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_39/rom_out_reg[39] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_40/rom_out_reg[40] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_41/rom_out_reg[41] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_42/rom_out_reg[42] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_43/rom_out_reg[43] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_44/rom_out_reg[44] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_45/rom_out_reg[45] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_46/rom_out_reg[46] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_47/rom_out_reg[47] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_48/rom_out_reg[48] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_49/rom_out_reg[49] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_50/rom_out_reg[50] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_51/rom_out_reg[51] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_52/rom_out_reg[52] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_53/rom_out_reg[53] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_54/rom_out_reg[54] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_55/rom_out_reg[55] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_56/rom_out_reg[56] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_57/rom_out_reg[57] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_58/rom_out_reg[58] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_59/rom_out_reg[59] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_60/rom_out_reg[60] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_61/rom_out_reg[61] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_62/rom_out_reg[62] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_63/rom_out_reg[63] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_64/rom_out_reg[64] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_65/rom_out_reg[65] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_66/rom_out_reg[66] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_67/rom_out_reg[67] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_68/rom_out_reg[68] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_69/rom_out_reg[69] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_70/rom_out_reg[70] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_71/rom_out_reg[71] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_72/rom_out_reg[72] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_73/rom_out_reg[73] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_74/rom_out_reg[74] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_75/rom_out_reg[75] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_76/rom_out_reg[76] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_77/rom_out_reg[77] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_78/rom_out_reg[78] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_79/rom_out_reg[79] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_80/rom_out_reg[80] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_81/rom_out_reg[81] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_82/rom_out_reg[82] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_83/rom_out_reg[83] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_84/rom_out_reg[84] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_85/rom_out_reg[85] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_86/rom_out_reg[86] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_87/rom_out_reg[87] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_88/rom_out_reg[88] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_89/rom_out_reg[89] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_90/rom_out_reg[90] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_91/rom_out_reg[91] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_92/rom_out_reg[92] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_93/rom_out_reg[93] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_94/rom_out_reg[94] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_95/rom_out_reg[95] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_96/rom_out_reg[96] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_97/rom_out_reg[97] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_98/rom_out_reg[98] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_99/rom_out_reg[99] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2444.672 ; gain = 1045.680 ; free physical = 302 ; free virtual = 4382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:14 . Memory (MB): peak = 2674.672 ; gain = 1275.680 ; free physical = 377 ; free virtual = 4298
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:15 ; elapsed = 00:02:21 . Memory (MB): peak = 2674.672 ; gain = 1275.680 ; free physical = 502 ; free virtual = 4422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net layer_en_reg is driving 256 big block pins (URAM, BRAM and DSP loads). Created 26 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:17 ; elapsed = 00:02:23 . Memory (MB): peak = 2674.672 ; gain = 1275.680 ; free physical = 493 ; free virtual = 4421
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:17 ; elapsed = 00:02:23 . Memory (MB): peak = 2674.672 ; gain = 1275.680 ; free physical = 493 ; free virtual = 4421
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:02:27 . Memory (MB): peak = 2674.672 ; gain = 1275.680 ; free physical = 500 ; free virtual = 4421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:02:27 . Memory (MB): peak = 2674.672 ; gain = 1275.680 ; free physical = 496 ; free virtual = 4421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:27 . Memory (MB): peak = 2674.672 ; gain = 1275.680 ; free physical = 493 ; free virtual = 4421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:02:27 . Memory (MB): peak = 2674.672 ; gain = 1275.680 ; free physical = 494 ; free virtual = 4422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |CARRY4       |  2034|
|2     |DSP48E1_1    |   256|
|3     |LUT1         |  4008|
|4     |LUT2         |   265|
|5     |LUT3         |     7|
|6     |LUT4         |     8|
|7     |LUT5         |     9|
|8     |LUT6         |     5|
|9     |RAMB18E1     |     1|
|10    |RAMB18E1_1   |     1|
|11    |RAMB18E1_10  |     1|
|12    |RAMB18E1_100 |     1|
|13    |RAMB18E1_101 |     1|
|14    |RAMB18E1_102 |     1|
|15    |RAMB18E1_103 |     1|
|16    |RAMB18E1_104 |     1|
|17    |RAMB18E1_105 |     1|
|18    |RAMB18E1_106 |     1|
|19    |RAMB18E1_107 |     1|
|20    |RAMB18E1_108 |     1|
|21    |RAMB18E1_109 |     1|
|22    |RAMB18E1_11  |     1|
|23    |RAMB18E1_110 |     1|
|24    |RAMB18E1_111 |     1|
|25    |RAMB18E1_112 |     1|
|26    |RAMB18E1_113 |     1|
|27    |RAMB18E1_114 |     1|
|28    |RAMB18E1_115 |     1|
|29    |RAMB18E1_116 |     1|
|30    |RAMB18E1_117 |     1|
|31    |RAMB18E1_118 |     1|
|32    |RAMB18E1_119 |     1|
|33    |RAMB18E1_12  |     1|
|34    |RAMB18E1_120 |     1|
|35    |RAMB18E1_121 |     1|
|36    |RAMB18E1_122 |     1|
|37    |RAMB18E1_123 |     1|
|38    |RAMB18E1_124 |     1|
|39    |RAMB18E1_125 |     1|
|40    |RAMB18E1_126 |     1|
|41    |RAMB18E1_127 |     1|
|42    |RAMB18E1_128 |     1|
|43    |RAMB18E1_129 |     1|
|44    |RAMB18E1_13  |     1|
|45    |RAMB18E1_130 |     1|
|46    |RAMB18E1_131 |     1|
|47    |RAMB18E1_132 |     1|
|48    |RAMB18E1_133 |     1|
|49    |RAMB18E1_134 |     1|
|50    |RAMB18E1_135 |     1|
|51    |RAMB18E1_136 |     1|
|52    |RAMB18E1_137 |     1|
|53    |RAMB18E1_138 |     1|
|54    |RAMB18E1_139 |     1|
|55    |RAMB18E1_14  |     1|
|56    |RAMB18E1_140 |     1|
|57    |RAMB18E1_141 |     1|
|58    |RAMB18E1_142 |     1|
|59    |RAMB18E1_143 |     1|
|60    |RAMB18E1_144 |     1|
|61    |RAMB18E1_145 |     1|
|62    |RAMB18E1_146 |     1|
|63    |RAMB18E1_147 |     1|
|64    |RAMB18E1_148 |     1|
|65    |RAMB18E1_149 |     1|
|66    |RAMB18E1_15  |     1|
|67    |RAMB18E1_150 |     1|
|68    |RAMB18E1_151 |     1|
|69    |RAMB18E1_152 |     1|
|70    |RAMB18E1_153 |     1|
|71    |RAMB18E1_154 |     1|
|72    |RAMB18E1_155 |     1|
|73    |RAMB18E1_156 |     1|
|74    |RAMB18E1_157 |     1|
|75    |RAMB18E1_158 |     1|
|76    |RAMB18E1_159 |     1|
|77    |RAMB18E1_16  |     1|
|78    |RAMB18E1_160 |     1|
|79    |RAMB18E1_161 |     1|
|80    |RAMB18E1_162 |     1|
|81    |RAMB18E1_163 |     1|
|82    |RAMB18E1_164 |     1|
|83    |RAMB18E1_165 |     1|
|84    |RAMB18E1_166 |     1|
|85    |RAMB18E1_167 |     1|
|86    |RAMB18E1_168 |     1|
|87    |RAMB18E1_169 |     1|
|88    |RAMB18E1_17  |     1|
|89    |RAMB18E1_170 |     1|
|90    |RAMB18E1_171 |     1|
|91    |RAMB18E1_172 |     1|
|92    |RAMB18E1_173 |     1|
|93    |RAMB18E1_174 |     1|
|94    |RAMB18E1_175 |     1|
|95    |RAMB18E1_176 |     1|
|96    |RAMB18E1_177 |     1|
|97    |RAMB18E1_178 |     1|
|98    |RAMB18E1_179 |     1|
|99    |RAMB18E1_18  |     1|
|100   |RAMB18E1_180 |     1|
|101   |RAMB18E1_181 |     1|
|102   |RAMB18E1_182 |     1|
|103   |RAMB18E1_183 |     1|
|104   |RAMB18E1_184 |     1|
|105   |RAMB18E1_185 |     1|
|106   |RAMB18E1_186 |     1|
|107   |RAMB18E1_187 |     1|
|108   |RAMB18E1_188 |     1|
|109   |RAMB18E1_189 |     1|
|110   |RAMB18E1_19  |     1|
|111   |RAMB18E1_190 |     1|
|112   |RAMB18E1_191 |     1|
|113   |RAMB18E1_192 |     1|
|114   |RAMB18E1_193 |     1|
|115   |RAMB18E1_194 |     1|
|116   |RAMB18E1_195 |     1|
|117   |RAMB18E1_196 |     1|
|118   |RAMB18E1_197 |     1|
|119   |RAMB18E1_198 |     1|
|120   |RAMB18E1_199 |     1|
|121   |RAMB18E1_2   |     1|
|122   |RAMB18E1_20  |     1|
|123   |RAMB18E1_200 |     1|
|124   |RAMB18E1_201 |     1|
|125   |RAMB18E1_202 |     1|
|126   |RAMB18E1_203 |     1|
|127   |RAMB18E1_204 |     1|
|128   |RAMB18E1_205 |     1|
|129   |RAMB18E1_206 |     1|
|130   |RAMB18E1_207 |     1|
|131   |RAMB18E1_208 |     1|
|132   |RAMB18E1_209 |     1|
|133   |RAMB18E1_21  |     1|
|134   |RAMB18E1_210 |     1|
|135   |RAMB18E1_211 |     1|
|136   |RAMB18E1_212 |     1|
|137   |RAMB18E1_213 |     1|
|138   |RAMB18E1_214 |     1|
|139   |RAMB18E1_215 |     1|
|140   |RAMB18E1_216 |     1|
|141   |RAMB18E1_217 |     1|
|142   |RAMB18E1_218 |     1|
|143   |RAMB18E1_219 |     1|
|144   |RAMB18E1_22  |     1|
|145   |RAMB18E1_220 |     1|
|146   |RAMB18E1_221 |     1|
|147   |RAMB18E1_222 |     1|
|148   |RAMB18E1_223 |     1|
|149   |RAMB18E1_224 |     1|
|150   |RAMB18E1_225 |     1|
|151   |RAMB18E1_226 |     1|
|152   |RAMB18E1_227 |     1|
|153   |RAMB18E1_228 |     1|
|154   |RAMB18E1_229 |     1|
|155   |RAMB18E1_23  |     1|
|156   |RAMB18E1_230 |     1|
|157   |RAMB18E1_231 |     1|
|158   |RAMB18E1_232 |     1|
|159   |RAMB18E1_233 |     1|
|160   |RAMB18E1_234 |     1|
|161   |RAMB18E1_235 |     1|
|162   |RAMB18E1_236 |     1|
|163   |RAMB18E1_237 |     1|
|164   |RAMB18E1_238 |     1|
|165   |RAMB18E1_239 |     1|
|166   |RAMB18E1_24  |     1|
|167   |RAMB18E1_240 |     1|
|168   |RAMB18E1_241 |     1|
|169   |RAMB18E1_242 |     1|
|170   |RAMB18E1_243 |     1|
|171   |RAMB18E1_244 |     1|
|172   |RAMB18E1_245 |     1|
|173   |RAMB18E1_246 |     1|
|174   |RAMB18E1_247 |     1|
|175   |RAMB18E1_248 |     1|
|176   |RAMB18E1_249 |     1|
|177   |RAMB18E1_25  |     1|
|178   |RAMB18E1_250 |     1|
|179   |RAMB18E1_251 |     1|
|180   |RAMB18E1_252 |     1|
|181   |RAMB18E1_253 |     1|
|182   |RAMB18E1_254 |     1|
|183   |RAMB18E1_255 |     1|
|184   |RAMB18E1_26  |     1|
|185   |RAMB18E1_27  |     1|
|186   |RAMB18E1_28  |     1|
|187   |RAMB18E1_29  |     1|
|188   |RAMB18E1_3   |     1|
|189   |RAMB18E1_30  |     1|
|190   |RAMB18E1_31  |     1|
|191   |RAMB18E1_32  |     1|
|192   |RAMB18E1_33  |     1|
|193   |RAMB18E1_34  |     1|
|194   |RAMB18E1_35  |     1|
|195   |RAMB18E1_36  |     1|
|196   |RAMB18E1_37  |     1|
|197   |RAMB18E1_38  |     1|
|198   |RAMB18E1_39  |     1|
|199   |RAMB18E1_4   |     1|
|200   |RAMB18E1_40  |     1|
|201   |RAMB18E1_41  |     1|
|202   |RAMB18E1_42  |     1|
|203   |RAMB18E1_43  |     1|
|204   |RAMB18E1_44  |     1|
|205   |RAMB18E1_45  |     1|
|206   |RAMB18E1_46  |     1|
|207   |RAMB18E1_47  |     1|
|208   |RAMB18E1_48  |     1|
|209   |RAMB18E1_49  |     1|
|210   |RAMB18E1_5   |     1|
|211   |RAMB18E1_50  |     1|
|212   |RAMB18E1_51  |     1|
|213   |RAMB18E1_52  |     1|
|214   |RAMB18E1_53  |     1|
|215   |RAMB18E1_54  |     1|
|216   |RAMB18E1_55  |     1|
|217   |RAMB18E1_56  |     1|
|218   |RAMB18E1_57  |     1|
|219   |RAMB18E1_58  |     1|
|220   |RAMB18E1_59  |     1|
|221   |RAMB18E1_6   |     1|
|222   |RAMB18E1_60  |     1|
|223   |RAMB18E1_61  |     1|
|224   |RAMB18E1_62  |     1|
|225   |RAMB18E1_63  |     1|
|226   |RAMB18E1_64  |     1|
|227   |RAMB18E1_65  |     1|
|228   |RAMB18E1_66  |     1|
|229   |RAMB18E1_67  |     1|
|230   |RAMB18E1_68  |     1|
|231   |RAMB18E1_69  |     1|
|232   |RAMB18E1_7   |     1|
|233   |RAMB18E1_70  |     1|
|234   |RAMB18E1_71  |     1|
|235   |RAMB18E1_72  |     1|
|236   |RAMB18E1_73  |     1|
|237   |RAMB18E1_74  |     1|
|238   |RAMB18E1_75  |     1|
|239   |RAMB18E1_76  |     1|
|240   |RAMB18E1_77  |     1|
|241   |RAMB18E1_78  |     1|
|242   |RAMB18E1_79  |     1|
|243   |RAMB18E1_8   |     1|
|244   |RAMB18E1_80  |     1|
|245   |RAMB18E1_81  |     1|
|246   |RAMB18E1_82  |     1|
|247   |RAMB18E1_83  |     1|
|248   |RAMB18E1_84  |     1|
|249   |RAMB18E1_85  |     1|
|250   |RAMB18E1_86  |     1|
|251   |RAMB18E1_87  |     1|
|252   |RAMB18E1_88  |     1|
|253   |RAMB18E1_89  |     1|
|254   |RAMB18E1_9   |     1|
|255   |RAMB18E1_90  |     1|
|256   |RAMB18E1_91  |     1|
|257   |RAMB18E1_92  |     1|
|258   |RAMB18E1_93  |     1|
|259   |RAMB18E1_94  |     1|
|260   |RAMB18E1_95  |     1|
|261   |RAMB18E1_96  |     1|
|262   |RAMB18E1_97  |     1|
|263   |RAMB18E1_98  |     1|
|264   |RAMB18E1_99  |     1|
|265   |FDRE         |  4156|
|266   |FDSE         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+-----------------------+------------------+------+
|      |Instance               |Module            |Cells |
+------+-----------------------+------------------+------+
|1     |top                    |                  | 11005|
|2     |  u_2                  |rom_fire8_expand3 |   256|
|3     |  \genblk1[0].mac_i    |mac               |    12|
|4     |  \genblk1[100].mac_i  |mac_0             |    38|
|5     |  \genblk1[101].mac_i  |mac_1             |    39|
|6     |  \genblk1[102].mac_i  |mac_2             |    16|
|7     |  \genblk1[103].mac_i  |mac_3             |    35|
|8     |  \genblk1[104].mac_i  |mac_4             |    38|
|9     |  \genblk1[105].mac_i  |mac_5             |    38|
|10    |  \genblk1[106].mac_i  |mac_6             |    11|
|11    |  \genblk1[107].mac_i  |mac_7             |    11|
|12    |  \genblk1[108].mac_i  |mac_8             |    15|
|13    |  \genblk1[109].mac_i  |mac_9             |    13|
|14    |  \genblk1[10].mac_i   |mac_10            |    14|
|15    |  \genblk1[110].mac_i  |mac_11            |    36|
|16    |  \genblk1[111].mac_i  |mac_12            |    12|
|17    |  \genblk1[112].mac_i  |mac_13            |    36|
|18    |  \genblk1[113].mac_i  |mac_14            |    34|
|19    |  \genblk1[114].mac_i  |mac_15            |    37|
|20    |  \genblk1[115].mac_i  |mac_16            |    35|
|21    |  \genblk1[116].mac_i  |mac_17            |    13|
|22    |  \genblk1[117].mac_i  |mac_18            |    37|
|23    |  \genblk1[118].mac_i  |mac_19            |    13|
|24    |  \genblk1[119].mac_i  |mac_20            |    10|
|25    |  \genblk1[11].mac_i   |mac_21            |    36|
|26    |  \genblk1[120].mac_i  |mac_22            |    11|
|27    |  \genblk1[121].mac_i  |mac_23            |    38|
|28    |  \genblk1[122].mac_i  |mac_24            |    36|
|29    |  \genblk1[123].mac_i  |mac_25            |    36|
|30    |  \genblk1[124].mac_i  |mac_26            |    34|
|31    |  \genblk1[125].mac_i  |mac_27            |    38|
|32    |  \genblk1[126].mac_i  |mac_28            |    37|
|33    |  \genblk1[127].mac_i  |mac_29            |    38|
|34    |  \genblk1[128].mac_i  |mac_30            |    11|
|35    |  \genblk1[129].mac_i  |mac_31            |    14|
|36    |  \genblk1[12].mac_i   |mac_32            |    36|
|37    |  \genblk1[130].mac_i  |mac_33            |    37|
|38    |  \genblk1[131].mac_i  |mac_34            |    11|
|39    |  \genblk1[132].mac_i  |mac_35            |    14|
|40    |  \genblk1[133].mac_i  |mac_36            |    38|
|41    |  \genblk1[134].mac_i  |mac_37            |    11|
|42    |  \genblk1[135].mac_i  |mac_38            |    39|
|43    |  \genblk1[136].mac_i  |mac_39            |    14|
|44    |  \genblk1[137].mac_i  |mac_40            |    36|
|45    |  \genblk1[138].mac_i  |mac_41            |    13|
|46    |  \genblk1[139].mac_i  |mac_42            |    37|
|47    |  \genblk1[13].mac_i   |mac_43            |    38|
|48    |  \genblk1[140].mac_i  |mac_44            |    12|
|49    |  \genblk1[141].mac_i  |mac_45            |    14|
|50    |  \genblk1[142].mac_i  |mac_46            |    36|
|51    |  \genblk1[143].mac_i  |mac_47            |    13|
|52    |  \genblk1[144].mac_i  |mac_48            |    15|
|53    |  \genblk1[145].mac_i  |mac_49            |    12|
|54    |  \genblk1[146].mac_i  |mac_50            |    36|
|55    |  \genblk1[147].mac_i  |mac_51            |    36|
|56    |  \genblk1[148].mac_i  |mac_52            |    13|
|57    |  \genblk1[149].mac_i  |mac_53            |    14|
|58    |  \genblk1[14].mac_i   |mac_54            |    14|
|59    |  \genblk1[150].mac_i  |mac_55            |    35|
|60    |  \genblk1[151].mac_i  |mac_56            |    14|
|61    |  \genblk1[152].mac_i  |mac_57            |    38|
|62    |  \genblk1[153].mac_i  |mac_58            |    37|
|63    |  \genblk1[154].mac_i  |mac_59            |    37|
|64    |  \genblk1[155].mac_i  |mac_60            |    12|
|65    |  \genblk1[156].mac_i  |mac_61            |    13|
|66    |  \genblk1[157].mac_i  |mac_62            |    37|
|67    |  \genblk1[158].mac_i  |mac_63            |    37|
|68    |  \genblk1[159].mac_i  |mac_64            |    37|
|69    |  \genblk1[15].mac_i   |mac_65            |    36|
|70    |  \genblk1[160].mac_i  |mac_66            |    12|
|71    |  \genblk1[161].mac_i  |mac_67            |    36|
|72    |  \genblk1[162].mac_i  |mac_68            |    11|
|73    |  \genblk1[163].mac_i  |mac_69            |    12|
|74    |  \genblk1[164].mac_i  |mac_70            |    12|
|75    |  \genblk1[165].mac_i  |mac_71            |    35|
|76    |  \genblk1[166].mac_i  |mac_72            |    13|
|77    |  \genblk1[167].mac_i  |mac_73            |    38|
|78    |  \genblk1[168].mac_i  |mac_74            |    37|
|79    |  \genblk1[169].mac_i  |mac_75            |    35|
|80    |  \genblk1[16].mac_i   |mac_76            |    13|
|81    |  \genblk1[170].mac_i  |mac_77            |    11|
|82    |  \genblk1[171].mac_i  |mac_78            |    13|
|83    |  \genblk1[172].mac_i  |mac_79            |    37|
|84    |  \genblk1[173].mac_i  |mac_80            |    13|
|85    |  \genblk1[174].mac_i  |mac_81            |    36|
|86    |  \genblk1[175].mac_i  |mac_82            |    13|
|87    |  \genblk1[176].mac_i  |mac_83            |    12|
|88    |  \genblk1[177].mac_i  |mac_84            |    37|
|89    |  \genblk1[178].mac_i  |mac_85            |    11|
|90    |  \genblk1[179].mac_i  |mac_86            |    36|
|91    |  \genblk1[17].mac_i   |mac_87            |    37|
|92    |  \genblk1[180].mac_i  |mac_88            |    10|
|93    |  \genblk1[181].mac_i  |mac_89            |    37|
|94    |  \genblk1[182].mac_i  |mac_90            |    13|
|95    |  \genblk1[183].mac_i  |mac_91            |    11|
|96    |  \genblk1[184].mac_i  |mac_92            |    36|
|97    |  \genblk1[185].mac_i  |mac_93            |    13|
|98    |  \genblk1[186].mac_i  |mac_94            |    11|
|99    |  \genblk1[187].mac_i  |mac_95            |    11|
|100   |  \genblk1[188].mac_i  |mac_96            |    12|
|101   |  \genblk1[189].mac_i  |mac_97            |    37|
|102   |  \genblk1[18].mac_i   |mac_98            |    37|
|103   |  \genblk1[190].mac_i  |mac_99            |    37|
|104   |  \genblk1[191].mac_i  |mac_100           |    13|
|105   |  \genblk1[192].mac_i  |mac_101           |    35|
|106   |  \genblk1[193].mac_i  |mac_102           |    12|
|107   |  \genblk1[194].mac_i  |mac_103           |    37|
|108   |  \genblk1[195].mac_i  |mac_104           |    38|
|109   |  \genblk1[196].mac_i  |mac_105           |    36|
|110   |  \genblk1[197].mac_i  |mac_106           |    36|
|111   |  \genblk1[198].mac_i  |mac_107           |    14|
|112   |  \genblk1[199].mac_i  |mac_108           |    10|
|113   |  \genblk1[19].mac_i   |mac_109           |    11|
|114   |  \genblk1[1].mac_i    |mac_110           |    12|
|115   |  \genblk1[200].mac_i  |mac_111           |    15|
|116   |  \genblk1[201].mac_i  |mac_112           |    36|
|117   |  \genblk1[202].mac_i  |mac_113           |    37|
|118   |  \genblk1[203].mac_i  |mac_114           |    13|
|119   |  \genblk1[204].mac_i  |mac_115           |    36|
|120   |  \genblk1[205].mac_i  |mac_116           |    11|
|121   |  \genblk1[206].mac_i  |mac_117           |    11|
|122   |  \genblk1[207].mac_i  |mac_118           |    13|
|123   |  \genblk1[208].mac_i  |mac_119           |    36|
|124   |  \genblk1[209].mac_i  |mac_120           |    12|
|125   |  \genblk1[20].mac_i   |mac_121           |    37|
|126   |  \genblk1[210].mac_i  |mac_122           |    13|
|127   |  \genblk1[211].mac_i  |mac_123           |     2|
|128   |  \genblk1[212].mac_i  |mac_124           |    12|
|129   |  \genblk1[213].mac_i  |mac_125           |    14|
|130   |  \genblk1[214].mac_i  |mac_126           |    36|
|131   |  \genblk1[215].mac_i  |mac_127           |    13|
|132   |  \genblk1[216].mac_i  |mac_128           |    10|
|133   |  \genblk1[217].mac_i  |mac_129           |    37|
|134   |  \genblk1[218].mac_i  |mac_130           |    14|
|135   |  \genblk1[219].mac_i  |mac_131           |    34|
|136   |  \genblk1[21].mac_i   |mac_132           |    37|
|137   |  \genblk1[220].mac_i  |mac_133           |    12|
|138   |  \genblk1[221].mac_i  |mac_134           |    40|
|139   |  \genblk1[222].mac_i  |mac_135           |    13|
|140   |  \genblk1[223].mac_i  |mac_136           |    14|
|141   |  \genblk1[224].mac_i  |mac_137           |    38|
|142   |  \genblk1[225].mac_i  |mac_138           |    36|
|143   |  \genblk1[226].mac_i  |mac_139           |    37|
|144   |  \genblk1[227].mac_i  |mac_140           |    12|
|145   |  \genblk1[228].mac_i  |mac_141           |    13|
|146   |  \genblk1[229].mac_i  |mac_142           |    13|
|147   |  \genblk1[22].mac_i   |mac_143           |    38|
|148   |  \genblk1[230].mac_i  |mac_144           |    36|
|149   |  \genblk1[231].mac_i  |mac_145           |    11|
|150   |  \genblk1[232].mac_i  |mac_146           |    36|
|151   |  \genblk1[233].mac_i  |mac_147           |    39|
|152   |  \genblk1[234].mac_i  |mac_148           |    39|
|153   |  \genblk1[235].mac_i  |mac_149           |    13|
|154   |  \genblk1[236].mac_i  |mac_150           |    35|
|155   |  \genblk1[237].mac_i  |mac_151           |    35|
|156   |  \genblk1[238].mac_i  |mac_152           |    13|
|157   |  \genblk1[239].mac_i  |mac_153           |    13|
|158   |  \genblk1[23].mac_i   |mac_154           |    11|
|159   |  \genblk1[240].mac_i  |mac_155           |    37|
|160   |  \genblk1[241].mac_i  |mac_156           |    13|
|161   |  \genblk1[242].mac_i  |mac_157           |    14|
|162   |  \genblk1[243].mac_i  |mac_158           |    35|
|163   |  \genblk1[244].mac_i  |mac_159           |    36|
|164   |  \genblk1[245].mac_i  |mac_160           |    38|
|165   |  \genblk1[246].mac_i  |mac_161           |    13|
|166   |  \genblk1[247].mac_i  |mac_162           |    12|
|167   |  \genblk1[248].mac_i  |mac_163           |    39|
|168   |  \genblk1[249].mac_i  |mac_164           |    35|
|169   |  \genblk1[24].mac_i   |mac_165           |    35|
|170   |  \genblk1[250].mac_i  |mac_166           |    11|
|171   |  \genblk1[251].mac_i  |mac_167           |    38|
|172   |  \genblk1[252].mac_i  |mac_168           |    37|
|173   |  \genblk1[253].mac_i  |mac_169           |    38|
|174   |  \genblk1[254].mac_i  |mac_170           |    37|
|175   |  \genblk1[255].mac_i  |mac_171           |    14|
|176   |  \genblk1[25].mac_i   |mac_172           |    36|
|177   |  \genblk1[26].mac_i   |mac_173           |    34|
|178   |  \genblk1[27].mac_i   |mac_174           |    37|
|179   |  \genblk1[28].mac_i   |mac_175           |    35|
|180   |  \genblk1[29].mac_i   |mac_176           |    37|
|181   |  \genblk1[2].mac_i    |mac_177           |    37|
|182   |  \genblk1[30].mac_i   |mac_178           |    36|
|183   |  \genblk1[31].mac_i   |mac_179           |    12|
|184   |  \genblk1[32].mac_i   |mac_180           |    12|
|185   |  \genblk1[33].mac_i   |mac_181           |    37|
|186   |  \genblk1[34].mac_i   |mac_182           |    36|
|187   |  \genblk1[35].mac_i   |mac_183           |    12|
|188   |  \genblk1[36].mac_i   |mac_184           |    36|
|189   |  \genblk1[37].mac_i   |mac_185           |    13|
|190   |  \genblk1[38].mac_i   |mac_186           |    38|
|191   |  \genblk1[39].mac_i   |mac_187           |    36|
|192   |  \genblk1[3].mac_i    |mac_188           |    35|
|193   |  \genblk1[40].mac_i   |mac_189           |    11|
|194   |  \genblk1[41].mac_i   |mac_190           |    39|
|195   |  \genblk1[42].mac_i   |mac_191           |    14|
|196   |  \genblk1[43].mac_i   |mac_192           |    34|
|197   |  \genblk1[44].mac_i   |mac_193           |    36|
|198   |  \genblk1[45].mac_i   |mac_194           |    13|
|199   |  \genblk1[46].mac_i   |mac_195           |    13|
|200   |  \genblk1[47].mac_i   |mac_196           |    14|
|201   |  \genblk1[48].mac_i   |mac_197           |    11|
|202   |  \genblk1[49].mac_i   |mac_198           |    36|
|203   |  \genblk1[4].mac_i    |mac_199           |    12|
|204   |  \genblk1[50].mac_i   |mac_200           |    37|
|205   |  \genblk1[51].mac_i   |mac_201           |    11|
|206   |  \genblk1[52].mac_i   |mac_202           |    39|
|207   |  \genblk1[53].mac_i   |mac_203           |    11|
|208   |  \genblk1[54].mac_i   |mac_204           |    12|
|209   |  \genblk1[55].mac_i   |mac_205           |    12|
|210   |  \genblk1[56].mac_i   |mac_206           |    37|
|211   |  \genblk1[57].mac_i   |mac_207           |    13|
|212   |  \genblk1[58].mac_i   |mac_208           |    36|
|213   |  \genblk1[59].mac_i   |mac_209           |    12|
|214   |  \genblk1[5].mac_i    |mac_210           |    36|
|215   |  \genblk1[60].mac_i   |mac_211           |    35|
|216   |  \genblk1[61].mac_i   |mac_212           |    37|
|217   |  \genblk1[62].mac_i   |mac_213           |    14|
|218   |  \genblk1[63].mac_i   |mac_214           |    14|
|219   |  \genblk1[64].mac_i   |mac_215           |    13|
|220   |  \genblk1[65].mac_i   |mac_216           |    13|
|221   |  \genblk1[66].mac_i   |mac_217           |    37|
|222   |  \genblk1[67].mac_i   |mac_218           |    11|
|223   |  \genblk1[68].mac_i   |mac_219           |    12|
|224   |  \genblk1[69].mac_i   |mac_220           |    15|
|225   |  \genblk1[6].mac_i    |mac_221           |    12|
|226   |  \genblk1[70].mac_i   |mac_222           |    36|
|227   |  \genblk1[71].mac_i   |mac_223           |    37|
|228   |  \genblk1[72].mac_i   |mac_224           |    37|
|229   |  \genblk1[73].mac_i   |mac_225           |    12|
|230   |  \genblk1[74].mac_i   |mac_226           |    12|
|231   |  \genblk1[75].mac_i   |mac_227           |    13|
|232   |  \genblk1[76].mac_i   |mac_228           |    38|
|233   |  \genblk1[77].mac_i   |mac_229           |    11|
|234   |  \genblk1[78].mac_i   |mac_230           |    14|
|235   |  \genblk1[79].mac_i   |mac_231           |    11|
|236   |  \genblk1[7].mac_i    |mac_232           |    13|
|237   |  \genblk1[80].mac_i   |mac_233           |    15|
|238   |  \genblk1[81].mac_i   |mac_234           |    12|
|239   |  \genblk1[82].mac_i   |mac_235           |    37|
|240   |  \genblk1[83].mac_i   |mac_236           |    12|
|241   |  \genblk1[84].mac_i   |mac_237           |    36|
|242   |  \genblk1[85].mac_i   |mac_238           |    11|
|243   |  \genblk1[86].mac_i   |mac_239           |    37|
|244   |  \genblk1[87].mac_i   |mac_240           |    36|
|245   |  \genblk1[88].mac_i   |mac_241           |    37|
|246   |  \genblk1[89].mac_i   |mac_242           |    36|
|247   |  \genblk1[8].mac_i    |mac_243           |    35|
|248   |  \genblk1[90].mac_i   |mac_244           |    13|
|249   |  \genblk1[91].mac_i   |mac_245           |    33|
|250   |  \genblk1[92].mac_i   |mac_246           |    12|
|251   |  \genblk1[93].mac_i   |mac_247           |    38|
|252   |  \genblk1[94].mac_i   |mac_248           |    36|
|253   |  \genblk1[95].mac_i   |mac_249           |    37|
|254   |  \genblk1[96].mac_i   |mac_250           |    12|
|255   |  \genblk1[97].mac_i   |mac_251           |    36|
|256   |  \genblk1[98].mac_i   |mac_252           |    13|
|257   |  \genblk1[99].mac_i   |mac_253           |    14|
|258   |  \genblk1[9].mac_i    |mac_254           |    13|
+------+-----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:02:27 . Memory (MB): peak = 2674.672 ; gain = 1275.680 ; free physical = 494 ; free virtual = 4422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 2674.672 ; gain = 760.453 ; free physical = 553 ; free virtual = 4481
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:02:27 . Memory (MB): peak = 2674.680 ; gain = 1275.680 ; free physical = 564 ; free virtual = 4492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2546 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire8_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire8_expand3/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2674.680 ; gain = 0.000 ; free physical = 494 ; free virtual = 4422
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
325 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:02:34 . Memory (MB): peak = 2674.680 ; gain = 1283.676 ; free physical = 700 ; free virtual = 4628
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2726.699 ; gain = 52.020 ; free physical = 201 ; free virtual = 4130
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# }
Found setup timing violations => running physical optimization
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design -directive ExploreSequentialArea
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.715 ; gain = 44.016 ; free physical = 196 ; free virtual = 4125

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 137aa729a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.715 ; gain = 0.000 ; free physical = 196 ; free virtual = 4125

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 137aa729a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2824.715 ; gain = 0.000 ; free physical = 185 ; free virtual = 4114
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d57a2a13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2824.715 ; gain = 0.000 ; free physical = 185 ; free virtual = 4114
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18328119f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.715 ; gain = 0.000 ; free physical = 183 ; free virtual = 4113
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18328119f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2824.715 ; gain = 0.000 ; free physical = 183 ; free virtual = 4113
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b88db552

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.715 ; gain = 0.000 ; free physical = 188 ; free virtual = 4110
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: b88db552

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.715 ; gain = 0.000 ; free physical = 181 ; free virtual = 4111
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: b88db552

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.715 ; gain = 0.000 ; free physical = 180 ; free virtual = 4109
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'fire8_expand3'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 7b811069

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 2832.543 ; gain = 7.828 ; free physical = 428 ; free virtual = 4099
INFO: [Opt 31-389] Phase Resynthesis created 803 cells and removed 1084 cells
INFO: [Opt 31-1021] In phase Resynthesis, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 7b811069

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2832.543 ; gain = 7.828 ; free physical = 428 ; free virtual = 4099
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |               0  |                                              2  |
|  Resynthesis                  |             803  |            1084  |                                              2  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2832.543 ; gain = 0.000 ; free physical = 428 ; free virtual = 4099
Ending Logic Optimization Task | Checksum: de4e2a3f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2832.543 ; gain = 7.828 ; free physical = 428 ; free virtual = 4099

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.099 | TNS=-252.929 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 256 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 256 Total Ports: 512
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: c6b39e61

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 427 ; free virtual = 4046
Ending Power Optimization Task | Checksum: c6b39e61

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 3226.820 ; gain = 394.277 ; free physical = 452 ; free virtual = 4071

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c6b39e61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 452 ; free virtual = 4071

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 452 ; free virtual = 4071
Ending Netlist Obfuscation Task | Checksum: 938e0868

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 452 ; free virtual = 4071
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:44 . Memory (MB): peak = 3226.820 ; gain = 500.121 ; free physical = 452 ; free virtual = 4071
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 475 ; free virtual = 4091
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17be4dab

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 475 ; free virtual = 4091
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 475 ; free virtual = 4092

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cfffb86b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 439 ; free virtual = 4056

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 167dd2cd4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 416 ; free virtual = 4030

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 167dd2cd4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 412 ; free virtual = 4031
Phase 1 Placer Initialization | Checksum: 167dd2cd4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 408 ; free virtual = 4030

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11857c8e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 393 ; free virtual = 4015
Phase 2 Global Placement | Checksum: 224812586

Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 335 ; free virtual = 3951

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 224812586

Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 328 ; free virtual = 3951

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13c18b8c5

Time (s): cpu = 00:01:10 ; elapsed = 00:00:35 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 325 ; free virtual = 3942

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e5957e2a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:35 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 317 ; free virtual = 3940

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a861d380

Time (s): cpu = 00:01:10 ; elapsed = 00:00:36 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 317 ; free virtual = 3940

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 15d4ef828

Time (s): cpu = 00:01:19 ; elapsed = 00:00:42 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 322 ; free virtual = 3938

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 296628858

Time (s): cpu = 00:01:21 ; elapsed = 00:00:44 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 294 ; free virtual = 3919

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 23a695dc1

Time (s): cpu = 00:01:22 ; elapsed = 00:00:44 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 294 ; free virtual = 3918

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1622bfbde

Time (s): cpu = 00:01:22 ; elapsed = 00:00:45 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 294 ; free virtual = 3918

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 24de82e72

Time (s): cpu = 00:01:31 ; elapsed = 00:00:50 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 302 ; free virtual = 3920
Phase 3 Detail Placement | Checksum: 24de82e72

Time (s): cpu = 00:01:31 ; elapsed = 00:00:51 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 295 ; free virtual = 3920

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1979f484f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1979f484f

Time (s): cpu = 00:01:41 ; elapsed = 00:00:55 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 293 ; free virtual = 3918
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.741. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10271e260

Time (s): cpu = 00:07:22 ; elapsed = 00:06:40 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 806 ; free virtual = 4424
Phase 4.1 Post Commit Optimization | Checksum: 10271e260

Time (s): cpu = 00:07:22 ; elapsed = 00:06:40 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 806 ; free virtual = 4424
Post Placement Optimization Initialization | Checksum: 19abf91ba
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.636. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dc0a44cb

Time (s): cpu = 00:11:01 ; elapsed = 00:10:15 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 727 ; free virtual = 4357

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: dc0a44cb

Time (s): cpu = 00:11:01 ; elapsed = 00:10:15 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 723 ; free virtual = 4354

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 723 ; free virtual = 4354
Phase 4.4 Final Placement Cleanup | Checksum: 11d844c63

Time (s): cpu = 00:11:01 ; elapsed = 00:10:15 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 723 ; free virtual = 4354
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11d844c63

Time (s): cpu = 00:11:01 ; elapsed = 00:10:16 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 723 ; free virtual = 4354
Ending Placer Task | Checksum: 6c260363

Time (s): cpu = 00:11:01 ; elapsed = 00:10:16 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 795 ; free virtual = 4426
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:11:06 ; elapsed = 00:10:18 . Memory (MB): peak = 3226.820 ; gain = 0.000 ; free physical = 795 ; free virtual = 4426
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 9cfdc78 ConstDB: 0 ShapeSum: 625626eb RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "ifm_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire8_expand3_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire8_expand3_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 11d1bb2ec

Time (s): cpu = 00:01:52 ; elapsed = 00:01:07 . Memory (MB): peak = 3374.871 ; gain = 148.051 ; free physical = 387 ; free virtual = 4009
Post Restoration Checksum: NetGraph: 1f6e62d9 NumContArr: fdad5013 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11d1bb2ec

Time (s): cpu = 00:01:53 ; elapsed = 00:01:07 . Memory (MB): peak = 3390.867 ; gain = 164.047 ; free physical = 346 ; free virtual = 3978

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11d1bb2ec

Time (s): cpu = 00:01:53 ; elapsed = 00:01:07 . Memory (MB): peak = 3423.117 ; gain = 196.297 ; free physical = 312 ; free virtual = 3944

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11d1bb2ec

Time (s): cpu = 00:01:53 ; elapsed = 00:01:07 . Memory (MB): peak = 3423.117 ; gain = 196.297 ; free physical = 312 ; free virtual = 3944
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11dca85eb

Time (s): cpu = 00:02:00 ; elapsed = 00:01:11 . Memory (MB): peak = 3469.695 ; gain = 242.875 ; free physical = 306 ; free virtual = 3920
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.565 | TNS=-891.298| WHS=0.034  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 15ad8a7ec

Time (s): cpu = 00:02:02 ; elapsed = 00:01:12 . Memory (MB): peak = 3469.695 ; gain = 242.875 ; free physical = 299 ; free virtual = 3916

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16db946a3

Time (s): cpu = 00:03:11 ; elapsed = 00:01:45 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 396 ; free virtual = 3884

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.579 | TNS=-2349.236| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 212a16215

Time (s): cpu = 00:03:20 ; elapsed = 00:01:51 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 405 ; free virtual = 3898

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.560 | TNS=-2335.786| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1dcc19460

Time (s): cpu = 00:03:22 ; elapsed = 00:01:53 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 403 ; free virtual = 3896

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.559 | TNS=-2331.760| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 18a31281d

Time (s): cpu = 00:03:24 ; elapsed = 00:01:55 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 402 ; free virtual = 3895

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.559 | TNS=-2330.801| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 119daafe7

Time (s): cpu = 00:03:25 ; elapsed = 00:01:56 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 402 ; free virtual = 3895
Phase 4 Rip-up And Reroute | Checksum: 119daafe7

Time (s): cpu = 00:03:25 ; elapsed = 00:01:56 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 402 ; free virtual = 3895

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 119daafe7

Time (s): cpu = 00:03:26 ; elapsed = 00:01:57 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 403 ; free virtual = 3895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.559 | TNS=-2330.801| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 14636d2a6

Time (s): cpu = 00:03:27 ; elapsed = 00:01:57 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 403 ; free virtual = 3895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.557 | TNS=-2321.410| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 2673f5aed

Time (s): cpu = 00:03:28 ; elapsed = 00:01:58 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 403 ; free virtual = 3895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.557 | TNS=-2317.676| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.4 Update Timing
Phase 5.1.1.4 Update Timing | Checksum: 1aea4ba8d

Time (s): cpu = 00:03:29 ; elapsed = 00:01:58 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 400 ; free virtual = 3893
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.557 | TNS=-2315.306| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.5 Update Timing
Phase 5.1.1.5 Update Timing | Checksum: 23dd3186a

Time (s): cpu = 00:03:29 ; elapsed = 00:01:59 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 400 ; free virtual = 3892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.557 | TNS=-2312.940| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.6 Update Timing
Phase 5.1.1.6 Update Timing | Checksum: 153c5249d

Time (s): cpu = 00:03:30 ; elapsed = 00:01:59 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 400 ; free virtual = 3892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.557 | TNS=-2311.797| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.7 Update Timing
Phase 5.1.1.7 Update Timing | Checksum: 10f955028

Time (s): cpu = 00:03:31 ; elapsed = 00:01:59 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 399 ; free virtual = 3892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.557 | TNS=-2308.685| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.8 Update Timing
Phase 5.1.1.8 Update Timing | Checksum: 16b94d315

Time (s): cpu = 00:03:32 ; elapsed = 00:02:00 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 399 ; free virtual = 3892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.557 | TNS=-2307.482| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.9 Update Timing
Phase 5.1.1.9 Update Timing | Checksum: 1e7fa3116

Time (s): cpu = 00:03:32 ; elapsed = 00:02:00 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 399 ; free virtual = 3891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.557 | TNS=-2306.018| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.10 Update Timing
Phase 5.1.1.10 Update Timing | Checksum: f06d88b9

Time (s): cpu = 00:03:33 ; elapsed = 00:02:01 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 399 ; free virtual = 3891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.557 | TNS=-2304.416| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1.1 Delay CleanUp | Checksum: 14781ead0

Time (s): cpu = 00:03:34 ; elapsed = 00:02:01 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 399 ; free virtual = 3892
Phase 5.1 TNS Cleanup | Checksum: 14781ead0

Time (s): cpu = 00:03:34 ; elapsed = 00:02:01 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 399 ; free virtual = 3892

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14781ead0

Time (s): cpu = 00:03:34 ; elapsed = 00:02:02 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 399 ; free virtual = 3892
Phase 5 Delay and Skew Optimization | Checksum: 14781ead0

Time (s): cpu = 00:03:34 ; elapsed = 00:02:02 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 399 ; free virtual = 3892

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fdba268f

Time (s): cpu = 00:03:35 ; elapsed = 00:02:02 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 399 ; free virtual = 3892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.557 | TNS=-2301.359| WHS=0.119  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fdba268f

Time (s): cpu = 00:03:35 ; elapsed = 00:02:02 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 399 ; free virtual = 3892
Phase 6 Post Hold Fix | Checksum: fdba268f

Time (s): cpu = 00:03:35 ; elapsed = 00:02:02 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 400 ; free virtual = 3893

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1d356108f

Time (s): cpu = 00:03:38 ; elapsed = 00:02:03 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 407 ; free virtual = 3899
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.557 | TNS=-2301.359| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1d356108f

Time (s): cpu = 00:03:38 ; elapsed = 00:02:04 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 407 ; free virtual = 3900

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.616979 %
  Global Horizontal Routing Utilization  = 0.857493 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1d356108f

Time (s): cpu = 00:03:40 ; elapsed = 00:02:04 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 402 ; free virtual = 3895

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1d356108f

Time (s): cpu = 00:03:40 ; elapsed = 00:02:04 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 402 ; free virtual = 3895

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1a42b7d20

Time (s): cpu = 00:03:41 ; elapsed = 00:02:05 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 401 ; free virtual = 3894

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3670.414 ; gain = 0.000 ; free physical = 458 ; free virtual = 3950
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.556. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 129de528e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 3670.414 ; gain = 0.000 ; free physical = 489 ; free virtual = 3983
Phase 11 Incr Placement Change | Checksum: 1a42b7d20

Time (s): cpu = 00:04:46 ; elapsed = 00:03:03 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 489 ; free virtual = 3983

Phase 12 Build RT Design
WARNING: [Route 35-198] Port "ifm_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire8_expand3_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire8_expand3_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 12 Build RT Design | Checksum: 143cab12e

Time (s): cpu = 00:05:10 ; elapsed = 00:03:27 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 480 ; free virtual = 3969
Post Restoration Checksum: NetGraph: d3b98b6f NumContArr: b18c1c9e Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 18545a80d

Time (s): cpu = 00:05:11 ; elapsed = 00:03:28 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 441 ; free virtual = 3935

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 18545a80d

Time (s): cpu = 00:05:11 ; elapsed = 00:03:28 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 408 ; free virtual = 3901

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 1605c333e

Time (s): cpu = 00:05:11 ; elapsed = 00:03:28 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 408 ; free virtual = 3901
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 251ebec73

Time (s): cpu = 00:05:19 ; elapsed = 00:03:32 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 400 ; free virtual = 3894
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.557 | TNS=-2244.137| WHS=0.034  | THS=0.000  |

Phase 13 Router Initialization | Checksum: 1b634bc81

Time (s): cpu = 00:05:21 ; elapsed = 00:03:33 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 393 ; free virtual = 3886

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 19bc33d2b

Time (s): cpu = 00:05:27 ; elapsed = 00:03:35 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 376 ; free virtual = 3869

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.559 | TNS=-2262.750| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1baac2fd3

Time (s): cpu = 00:05:32 ; elapsed = 00:03:38 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 373 ; free virtual = 3867

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.663 | TNS=-2251.352| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 21bc42615

Time (s): cpu = 00:05:34 ; elapsed = 00:03:41 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 372 ; free virtual = 3865
Phase 15 Rip-up And Reroute | Checksum: 21bc42615

Time (s): cpu = 00:05:34 ; elapsed = 00:03:41 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 372 ; free virtual = 3865

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 200f919ed

Time (s): cpu = 00:05:35 ; elapsed = 00:03:41 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 371 ; free virtual = 3864
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.559 | TNS=-2262.748| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 1a6056da2

Time (s): cpu = 00:05:36 ; elapsed = 00:03:42 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 369 ; free virtual = 3862
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.558 | TNS=-2260.867| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.3 Update Timing
Phase 16.1.1.3 Update Timing | Checksum: 2a6af8cc5

Time (s): cpu = 00:05:37 ; elapsed = 00:03:42 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 369 ; free virtual = 3863
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.558 | TNS=-2260.382| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.4 Update Timing
Phase 16.1.1.4 Update Timing | Checksum: 12f5cbc04

Time (s): cpu = 00:05:38 ; elapsed = 00:03:43 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 369 ; free virtual = 3862
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.558 | TNS=-2260.222| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.5 Update Timing
Phase 16.1.1.5 Update Timing | Checksum: 15d268741

Time (s): cpu = 00:05:38 ; elapsed = 00:03:43 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 369 ; free virtual = 3862
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.558 | TNS=-2259.905| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.6 Update Timing
Phase 16.1.1.6 Update Timing | Checksum: d1ff2473

Time (s): cpu = 00:05:39 ; elapsed = 00:03:44 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 370 ; free virtual = 3863
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.558 | TNS=-2259.385| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.7 Update Timing
Phase 16.1.1.7 Update Timing | Checksum: 9bbbc6e6

Time (s): cpu = 00:05:40 ; elapsed = 00:03:44 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 369 ; free virtual = 3863
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.558 | TNS=-2259.323| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.8 Update Timing
Phase 16.1.1.8 Update Timing | Checksum: f2950ca9

Time (s): cpu = 00:05:40 ; elapsed = 00:03:45 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 370 ; free virtual = 3863
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.558 | TNS=-2259.004| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.9 Update Timing
Phase 16.1.1.9 Update Timing | Checksum: 2055ceded

Time (s): cpu = 00:05:41 ; elapsed = 00:03:45 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 369 ; free virtual = 3863
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.558 | TNS=-2258.586| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.10 Update Timing
Phase 16.1.1.10 Update Timing | Checksum: 1944b62e8

Time (s): cpu = 00:05:42 ; elapsed = 00:03:46 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 369 ; free virtual = 3862
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.558 | TNS=-2258.389| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1.1 Delay CleanUp | Checksum: 14fb99d30

Time (s): cpu = 00:05:43 ; elapsed = 00:03:46 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 369 ; free virtual = 3862
Phase 16.1 TNS Cleanup | Checksum: 14fb99d30

Time (s): cpu = 00:05:43 ; elapsed = 00:03:46 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 369 ; free virtual = 3862

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 14fb99d30

Time (s): cpu = 00:05:43 ; elapsed = 00:03:46 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 369 ; free virtual = 3862
Phase 16 Delay and Skew Optimization | Checksum: 14fb99d30

Time (s): cpu = 00:05:43 ; elapsed = 00:03:46 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 369 ; free virtual = 3862

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 18f02ac17

Time (s): cpu = 00:05:44 ; elapsed = 00:03:47 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 369 ; free virtual = 3862
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.558 | TNS=-2258.158| WHS=0.119  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 18f02ac17

Time (s): cpu = 00:05:44 ; elapsed = 00:03:47 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 369 ; free virtual = 3862
Phase 17 Post Hold Fix | Checksum: 18f02ac17

Time (s): cpu = 00:05:44 ; elapsed = 00:03:47 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 369 ; free virtual = 3862

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 10c3ad4b2

Time (s): cpu = 00:05:47 ; elapsed = 00:03:48 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 370 ; free virtual = 3864
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.558 | TNS=-2258.158| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 10c3ad4b2

Time (s): cpu = 00:05:47 ; elapsed = 00:03:48 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 370 ; free virtual = 3864

Phase 19 Reset Design
INFO: [Route 35-307] 19685 nets already restored were skipped.
Post Restoration Checksum: NetGraph: f5a6269a NumContArr: 69526807 Constraints: 0 Timing: f4ba2995
Phase 19 Reset Design | Checksum: 253b2b836

Time (s): cpu = 00:05:51 ; elapsed = 00:03:50 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 410 ; free virtual = 3904

Phase 20 Post Router Timing
INFO: [Route 35-62] Timer settings changed to match sign-off timing analysis. Setup and Hold analysis on slow, fast Corners with nearest common node skew is enabled.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.556 | TNS=-2293.582| WHS=0.120  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 20 Post Router Timing | Checksum: 166696962

Time (s): cpu = 00:05:58 ; elapsed = 00:03:52 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 410 ; free virtual = 3903
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:59 ; elapsed = 00:03:53 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 699 ; free virtual = 4192

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 39 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:05 ; elapsed = 00:03:55 . Memory (MB): peak = 3670.414 ; gain = 443.594 ; free physical = 699 ; free virtual = 4192
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Mar 12 14:38:53 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire8_expand3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.556ns  (required time - arrival time)
  Source:                 u_2/rom_out_reg[252]/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            genblk1[252].mac_i/mul_out_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 1.564ns (57.491%)  route 1.156ns (42.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 2.983 - 2.500 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4390, unset)         0.508     0.508    u_2/clk
    RAMB18_X4Y98         RAMB18E1                                     r  u_2/rom_out_reg[252]/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y98         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.564     2.072 r  u_2/rom_out_reg[252]/DOADO[0]
                         net (fo=1, routed)           1.156     3.228    genblk1[252].mac_i/rom_out[252][0]
    DSP48_X2Y96          DSP48E1                                      r  genblk1[252].mac_i/mul_out_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=4390, unset)         0.483     2.983    genblk1[252].mac_i/clk
    DSP48_X2Y96          DSP48E1                                      r  genblk1[252].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     2.983    
                         clock uncertainty           -0.035     2.947    
    DSP48_X2Y96          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.275     2.672    genblk1[252].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          2.672    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                 -0.556    




exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 12 14:49:21 2020...
