(pcb C:\Users\dhairya\Desktop\B1\Electronic_Circuits\PWM_NE555\PWM_NE555.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 145576 -97428.6 165826 -116029)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 1200)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm
      (place C1 148501 -105004 front 0 (PN "0.1 uF"))
      (place C2 148501 -105004 front 0 (PN "10 uF"))
      (place C3 148501 -105004 front 0 (PN "0.1 uF"))
    )
    (component "Diodes_THT:D_DO-201AD_P15.24mm_Horizontal"
      (place D1 148501 -105004 front 0 (PN D))
    )
    (component "Connectors_Terminal_Blocks:TerminalBlock_Pheonix_MKDS1.5-2pol"
      (place J1 148501 -105004 front 0 (PN CONN_01X02))
      (place J2 148501 -105004 front 0 (PN CONN_01X02))
      (place J3 148501 -105004 front 0 (PN CONN_01X02))
      (place J4 148501 -105004 front 0 (PN CONN_01X02))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P15.24mm_Horizontal
      (place R1 148501 -105004 front 0 (PN 10K))
      (place R2 148501 -105004 front 0 (PN 5.6K))
      (place R3 148501 -105004 front 0 (PN 15K))
    )
    (component "Housings_DIP:DIP-8_W7.62mm"
      (place U1 148501 -105004 front 0 (PN NE555))
    )
  )
  (library
    (image Capacitors_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm
      (outline (path signal 100  -250 1000  -250 -1000))
      (outline (path signal 100  -250 -1000  2750 -1000))
      (outline (path signal 100  2750 -1000  2750 1000))
      (outline (path signal 100  2750 1000  -250 1000))
      (outline (path signal 120  -310 1060  2810 1060))
      (outline (path signal 120  -310 -1060  2810 -1060))
      (outline (path signal 120  -310 1060  -310 996))
      (outline (path signal 120  -310 -996  -310 -1060))
      (outline (path signal 120  2810 1060  2810 996))
      (outline (path signal 120  2810 -996  2810 -1060))
      (outline (path signal 50  -1050 1350  -1050 -1350))
      (outline (path signal 50  -1050 -1350  3550 -1350))
      (outline (path signal 50  3550 -1350  3550 1350))
      (outline (path signal 50  3550 1350  -1050 1350))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image "Diodes_THT:D_DO-201AD_P15.24mm_Horizontal"
      (outline (path signal 100  2870 2600  2870 -2600))
      (outline (path signal 100  2870 -2600  12370 -2600))
      (outline (path signal 100  12370 -2600  12370 2600))
      (outline (path signal 100  12370 2600  2870 2600))
      (outline (path signal 100  0 0  2870 0))
      (outline (path signal 100  15240 0  12370 0))
      (outline (path signal 100  4295 2600  4295 -2600))
      (outline (path signal 120  2810 2660  2810 -2660))
      (outline (path signal 120  2810 -2660  12430 -2660))
      (outline (path signal 120  12430 -2660  12430 2660))
      (outline (path signal 120  12430 2660  2810 2660))
      (outline (path signal 120  1780 0  2810 0))
      (outline (path signal 120  13460 0  12430 0))
      (outline (path signal 120  4295 2660  4295 -2660))
      (outline (path signal 50  -1850 2950  -1850 -2950))
      (outline (path signal 50  -1850 -2950  17100 -2950))
      (outline (path signal 50  17100 -2950  17100 2950))
      (outline (path signal 50  17100 2950  -1850 2950))
      (pin Rect[A]Pad_3200x3200_um 1 0 0)
      (pin Oval[A]Pad_3200x3200_um 2 15240 0)
    )
    (image "Connectors_Terminal_Blocks:TerminalBlock_Pheonix_MKDS1.5-2pol"
      (outline (path signal 50  -2700 5400  7700 5400))
      (outline (path signal 50  -2700 -4800  -2700 5400))
      (outline (path signal 50  7700 -4800  -2700 -4800))
      (outline (path signal 50  7700 5400  7700 -4800))
      (outline (path signal 150  2500 -4100  2500 -4600))
      (outline (path signal 150  7000 -100  6902.11 -718.034  6618.03 -1275.57  6175.57 -1718.03
            5618.03 -2002.11  5000 -2100  4381.97 -2002.11  3824.43 -1718.03
            3381.97 -1275.57  3097.89 -718.034  3000 -100  3097.89 518.034
            3381.97 1075.57  3824.43 1518.03  4381.97 1802.11  5000 1900
            5618.03 1802.11  6175.57 1518.03  6618.03 1075.57  6902.11 518.034))
      (outline (path signal 150  2000 -100  1902.11 -718.034  1618.03 -1275.57  1175.57 -1718.03
            618.034 -2002.11  0 -2100  -618.034 -2002.11  -1175.57 -1718.03
            -1618.03 -1275.57  -1902.11 -718.034  -2000 -100  -1902.11 518.034
            -1618.03 1075.57  -1175.57 1518.03  -618.034 1802.11  0 1900
            618.034 1802.11  1175.57 1518.03  1618.03 1075.57  1902.11 518.034))
      (outline (path signal 150  -2500 -2600  7500 -2600))
      (outline (path signal 150  -2500 2300  7500 2300))
      (outline (path signal 150  -2500 -4100  7500 -4100))
      (outline (path signal 150  -2500 -4600  7500 -4600))
      (outline (path signal 150  7500 -4600  7500 5200))
      (outline (path signal 150  7500 5200  -2500 5200))
      (outline (path signal 150  -2500 5200  -2500 -4600))
      (pin Rect[A]Pad_2500x2500_um 1 0 0)
      (pin Round[A]Pad_2500_um 2 5000 0)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P15.24mm_Horizontal
      (outline (path signal 100  4470 1250  4470 -1250))
      (outline (path signal 100  4470 -1250  10770 -1250))
      (outline (path signal 100  10770 -1250  10770 1250))
      (outline (path signal 100  10770 1250  4470 1250))
      (outline (path signal 100  0 0  4470 0))
      (outline (path signal 100  15240 0  10770 0))
      (outline (path signal 120  4410 1310  4410 -1310))
      (outline (path signal 120  4410 -1310  10830 -1310))
      (outline (path signal 120  10830 -1310  10830 1310))
      (outline (path signal 120  10830 1310  4410 1310))
      (outline (path signal 120  980 0  4410 0))
      (outline (path signal 120  14260 0  10830 0))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  16300 -1600))
      (outline (path signal 50  16300 -1600  16300 1600))
      (outline (path signal 50  16300 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 15240 0)
    )
    (image "Housings_DIP:DIP-8_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3200x3200_um
      (shape (path F.Cu 3200  0 0  0 0))
      (shape (path B.Cu 3200  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2500x2500_um
      (shape (rect F.Cu -1250 -1250 1250 1250))
      (shape (rect B.Cu -1250 -1250 1250 1250))
      (attach off)
    )
    (padstack Rect[A]Pad_3200x3200_um
      (shape (rect F.Cu -1600 -1600 1600 1600))
      (shape (rect B.Cu -1600 -1600 1600 1600))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 D1-2 R2-2 U1-2)
    )
    (net "Net-(C1-Pad2)"
      (pins C1-2 J1-1)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 R1-1 U1-5)
    )
    (net "Net-(C2-Pad2)"
      (pins C2-2 J2-1)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 R3-2 U1-6 U1-7)
    )
    (net GND
      (pins C3-2 J1-2 J2-2 J3-2 J4-2 R1-2 U1-1)
    )
    (net /vcc
      (pins D1-1 J4-1 R2-1 R3-1 U1-4 U1-8)
    )
    (net /op
      (pins J3-1 U1-3)
    )
    (class kicad_default "" /op /vcc GND "Net-(C1-Pad1)" "Net-(C1-Pad2)" "Net-(C2-Pad1)"
      "Net-(C2-Pad2)" "Net-(C3-Pad1)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 1200)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
