INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-311] analyzing module analyzer
WARNING: [VRFC 10-8497] literal value 'd11 truncated to fit in 2 bits [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:45]
WARNING: [VRFC 10-8497] literal value 'd10 truncated to fit in 2 bits [D:/intelight/intelight/intelight.srcs/sources_1/new/RD.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sim_1/new/RD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyzer_tb
