<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: RAM128</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_RAM128'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_RAM128')">RAM128</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 99.16</td>
<td class="s10 cl rt"><a href="mod86.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod86.html#Toggle" > 97.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod86.html#Branch" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/rady/caravel/package/caravel_mgmt_soc_litex//verilog/dv/vip/RAM128.v')">/home/rady/caravel/package/caravel_mgmt_soc_litex//verilog/dv/vip/RAM128.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod86.html#inst_tag_4070"  onclick="showContent('inst_tag_4070')">caravel_top.uut.chip_core.soc.core.RAM256.BANK128[0].RAM128</a></td>
<td class="s9 cl rt"> 99.16</td>
<td class="s10 cl rt"><a href="mod86.html#inst_tag_4070_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod86.html#inst_tag_4070_Toggle" > 97.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod86.html#inst_tag_4070_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod86.html#inst_tag_4071"  onclick="showContent('inst_tag_4071')">caravel_top.uut.chip_core.soc.core.RAM256.BANK128[1].RAM128</a></td>
<td class="s9 cl rt"> 99.16</td>
<td class="s10 cl rt"><a href="mod86.html#inst_tag_4071_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod86.html#inst_tag_4071_Toggle" > 97.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod86.html#inst_tag_4071_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod86.html#inst_tag_4072"  onclick="showContent('inst_tag_4072')">caravel_top.uut.chip_core.soc.core.RAM128</a></td>
<td class="s9 cl rt"> 99.16</td>
<td class="s10 cl rt"><a href="mod86.html#inst_tag_4072_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod86.html#inst_tag_4072_Toggle" > 97.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod86.html#inst_tag_4072_Branch" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_4070'>
<hr>
<a name="inst_tag_4070"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_4070" >caravel_top.uut.chip_core.soc.core.RAM256.BANK128[0].RAM128</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 99.16</td>
<td class="s10 cl rt"><a href="mod86.html#inst_tag_4070_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod86.html#inst_tag_4070_Toggle" > 97.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod86.html#inst_tag_4070_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 99.16</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.47</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.19</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 97.56</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod27.html#inst_tag_1731" >RAM256</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_4071'>
<hr>
<a name="inst_tag_4071"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_4071" >caravel_top.uut.chip_core.soc.core.RAM256.BANK128[1].RAM128</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 99.16</td>
<td class="s10 cl rt"><a href="mod86.html#inst_tag_4071_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod86.html#inst_tag_4071_Toggle" > 97.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod86.html#inst_tag_4071_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 99.16</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.47</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.19</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 97.56</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod27.html#inst_tag_1731" >RAM256</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_4072'>
<hr>
<a name="inst_tag_4072"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_4072" >caravel_top.uut.chip_core.soc.core.RAM128</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 99.16</td>
<td class="s10 cl rt"><a href="mod86.html#inst_tag_4072_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod86.html#inst_tag_4072_Toggle" > 97.47</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod86.html#inst_tag_4072_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 99.16</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.47</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 76.21</td>
<td class="s9 cl rt"> 92.56</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.49</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"> 81.80</td>
<td><a href="mod14.html#inst_tag_1616" >core</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_RAM128'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod86.html" >RAM128</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>30</td><td>11</td><td>11</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
29                          always @(posedge CLK)
30         1/1                  if(EN0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
31         1/1                      Do0 &lt;= RAM[A0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
32         2/2                      if(WE0[0]) RAM[A0][ 7: 0] &lt;= Di0[7:0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
                        MISSING_ELSE
33         2/2                      if(WE0[1]) RAM[A0][15:8] &lt;= Di0[15:8];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
                        MISSING_ELSE
34         2/2                      if(WE0[2]) RAM[A0][23:16] &lt;= Di0[23:16];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
                        MISSING_ELSE
35         2/2                      if(WE0[3]) RAM[A0][31:24] &lt;= Di0[31:24];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
                        MISSING_ELSE
36                              end
37                              else
38         1/1                      Do0 &lt;= 32'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod86.html" >RAM128</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">158</td>
<td class="rt">154</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">79</td>
<td class="rt">77</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">79</td>
<td class="rt">77</td>
<td class="rt">97.47 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">158</td>
<td class="rt">154</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">79</td>
<td class="rt">77</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">79</td>
<td class="rt">77</td>
<td class="rt">97.47 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>VGND</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>WE0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>EN0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>Di0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>Do0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>A0[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod86.html" >RAM128</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">30</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
30                 if(EN0) begin
                   <font color = "green">-1-</font>  
31                     Do0 <= RAM[A0];
32                     if(WE0[0]) RAM[A0][ 7: 0] <= Di0[7:0];
                       <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
33                     if(WE0[1]) RAM[A0][15:8] <= Di0[15:8];
                       <font color = "green">-3-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
34                     if(WE0[2]) RAM[A0][23:16] <= Di0[23:16];
                       <font color = "green">-4-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
35                     if(WE0[3]) RAM[A0][31:24] <= Di0[31:24];
                       <font color = "green">-5-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
36                 end
37                 else
38                     Do0 <= 32'b0;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_4070'>
<a name="inst_tag_4070_Line"></a>
<b>Line Coverage for Instance : <a href="mod86.html#inst_tag_4070" >caravel_top.uut.chip_core.soc.core.RAM256.BANK128[0].RAM128</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>30</td><td>11</td><td>11</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
29                          always @(posedge CLK)
30         1/1                  if(EN0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
31         1/1                      Do0 &lt;= RAM[A0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
32         2/2                      if(WE0[0]) RAM[A0][ 7: 0] &lt;= Di0[7:0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
                        MISSING_ELSE
33         2/2                      if(WE0[1]) RAM[A0][15:8] &lt;= Di0[15:8];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
                        MISSING_ELSE
34         2/2                      if(WE0[2]) RAM[A0][23:16] &lt;= Di0[23:16];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
                        MISSING_ELSE
35         2/2                      if(WE0[3]) RAM[A0][31:24] &lt;= Di0[31:24];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
                        MISSING_ELSE
36                              end
37                              else
38         1/1                      Do0 &lt;= 32'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
</pre>
<hr>
<a name="inst_tag_4070_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod86.html#inst_tag_4070" >caravel_top.uut.chip_core.soc.core.RAM256.BANK128[0].RAM128</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">158</td>
<td class="rt">154</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">79</td>
<td class="rt">77</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">79</td>
<td class="rt">77</td>
<td class="rt">97.47 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">158</td>
<td class="rt">154</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">79</td>
<td class="rt">77</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">79</td>
<td class="rt">77</td>
<td class="rt">97.47 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>VGND</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>WE0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>EN0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>Di0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>Do0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>A0[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_4070_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod86.html#inst_tag_4070" >caravel_top.uut.chip_core.soc.core.RAM256.BANK128[0].RAM128</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">30</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
30                 if(EN0) begin
                   <font color = "green">-1-</font>  
31                     Do0 <= RAM[A0];
32                     if(WE0[0]) RAM[A0][ 7: 0] <= Di0[7:0];
                       <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
33                     if(WE0[1]) RAM[A0][15:8] <= Di0[15:8];
                       <font color = "green">-3-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
34                     if(WE0[2]) RAM[A0][23:16] <= Di0[23:16];
                       <font color = "green">-4-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
35                     if(WE0[3]) RAM[A0][31:24] <= Di0[31:24];
                       <font color = "green">-5-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
36                 end
37                 else
38                     Do0 <= 32'b0;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/IRQ_external">T25</span>,<span title = "compilation/simv/IRQ_external2">T28</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_4071'>
<a name="inst_tag_4071_Line"></a>
<b>Line Coverage for Instance : <a href="mod86.html#inst_tag_4071" >caravel_top.uut.chip_core.soc.core.RAM256.BANK128[1].RAM128</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>30</td><td>11</td><td>11</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
29                          always @(posedge CLK)
30         1/1                  if(EN0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
31         1/1                      Do0 &lt;= RAM[A0];
           Tests:       <span title = "compilation/simv/mem_dff2_B">T40</span>&nbsp;<span title = "compilation/simv/mem_dff2_HW">T63</span>&nbsp;<span title = "compilation/simv/cpu_stress">T64</span>&nbsp;
32         2/2                      if(WE0[0]) RAM[A0][ 7: 0] &lt;= Di0[7:0];
           Tests:       <span title = "compilation/simv/mem_dff2_B">T40</span>&nbsp;<span title = "compilation/simv/mem_dff2_HW">T63</span>&nbsp;<span title = "compilation/simv/cpu_stress">T64</span>&nbsp; | <span title = "compilation/simv/mem_dff2_B">T40</span>&nbsp;<span title = "compilation/simv/mem_dff2_HW">T63</span>&nbsp;<span title = "compilation/simv/cpu_stress">T64</span>&nbsp;
                        MISSING_ELSE
33         2/2                      if(WE0[1]) RAM[A0][15:8] &lt;= Di0[15:8];
           Tests:       <span title = "compilation/simv/mem_dff2_B">T40</span>&nbsp;<span title = "compilation/simv/mem_dff2_HW">T63</span>&nbsp;<span title = "compilation/simv/cpu_stress">T64</span>&nbsp; | <span title = "compilation/simv/mem_dff2_B">T40</span>&nbsp;<span title = "compilation/simv/mem_dff2_HW">T63</span>&nbsp;<span title = "compilation/simv/cpu_stress">T64</span>&nbsp;
                        MISSING_ELSE
34         2/2                      if(WE0[2]) RAM[A0][23:16] &lt;= Di0[23:16];
           Tests:       <span title = "compilation/simv/mem_dff2_B">T40</span>&nbsp;<span title = "compilation/simv/mem_dff2_HW">T63</span>&nbsp;<span title = "compilation/simv/cpu_stress">T64</span>&nbsp; | <span title = "compilation/simv/mem_dff2_B">T40</span>&nbsp;<span title = "compilation/simv/mem_dff2_HW">T63</span>&nbsp;<span title = "compilation/simv/cpu_stress">T64</span>&nbsp;
                        MISSING_ELSE
35         2/2                      if(WE0[3]) RAM[A0][31:24] &lt;= Di0[31:24];
           Tests:       <span title = "compilation/simv/mem_dff2_B">T40</span>&nbsp;<span title = "compilation/simv/mem_dff2_HW">T63</span>&nbsp;<span title = "compilation/simv/cpu_stress">T64</span>&nbsp; | <span title = "compilation/simv/mem_dff2_B">T40</span>&nbsp;<span title = "compilation/simv/mem_dff2_HW">T63</span>&nbsp;<span title = "compilation/simv/cpu_stress">T64</span>&nbsp;
                        MISSING_ELSE
36                              end
37                              else
38         1/1                      Do0 &lt;= 32'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
</pre>
<hr>
<a name="inst_tag_4071_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod86.html#inst_tag_4071" >caravel_top.uut.chip_core.soc.core.RAM256.BANK128[1].RAM128</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">158</td>
<td class="rt">154</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">79</td>
<td class="rt">77</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">79</td>
<td class="rt">77</td>
<td class="rt">97.47 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">158</td>
<td class="rt">154</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">79</td>
<td class="rt">77</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">79</td>
<td class="rt">77</td>
<td class="rt">97.47 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>VGND</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>WE0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>EN0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/mem_dff2_HW">T63</span>,<span title = "compilation/simv/cpu_stress">T64</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/mem_dff2_HW">T63</span>,<span title = "compilation/simv/cpu_stress">T64</span></td>
<td>INPUT</td>
</tr><tr>
<td>Di0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>Do0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/mem_dff2_HW">T63</span>,<span title = "compilation/simv/cpu_stress">T64</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/mem_dff2_HW">T63</span>,<span title = "compilation/simv/cpu_stress">T64</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>A0[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_4071_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod86.html#inst_tag_4071" >caravel_top.uut.chip_core.soc.core.RAM256.BANK128[1].RAM128</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">30</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
30                 if(EN0) begin
                   <font color = "green">-1-</font>  
31                     Do0 <= RAM[A0];
32                     if(WE0[0]) RAM[A0][ 7: 0] <= Di0[7:0];
                       <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
33                     if(WE0[1]) RAM[A0][15:8] <= Di0[15:8];
                       <font color = "green">-3-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
34                     if(WE0[2]) RAM[A0][23:16] <= Di0[23:16];
                       <font color = "green">-4-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
35                     if(WE0[3]) RAM[A0][31:24] <= Di0[31:24];
                       <font color = "green">-5-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
36                 end
37                 else
38                     Do0 <= 32'b0;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/mem_dff2_HW">T63</span>,<span title = "compilation/simv/cpu_stress">T64</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/mem_dff2_HW">T63</span>,<span title = "compilation/simv/cpu_stress">T64</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/mem_dff2_HW">T63</span>,<span title = "compilation/simv/cpu_stress">T64</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/mem_dff2_HW">T63</span>,<span title = "compilation/simv/cpu_stress">T64</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/mem_dff2_HW">T63</span>,<span title = "compilation/simv/cpu_stress">T64</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/mem_dff2_HW">T63</span>,<span title = "compilation/simv/cpu_stress">T64</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/mem_dff2_HW">T63</span>,<span title = "compilation/simv/cpu_stress">T64</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/mem_dff2_B">T40</span>,<span title = "compilation/simv/mem_dff2_HW">T63</span>,<span title = "compilation/simv/cpu_stress">T64</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_4072'>
<a name="inst_tag_4072_Line"></a>
<b>Line Coverage for Instance : <a href="mod86.html#inst_tag_4072" >caravel_top.uut.chip_core.soc.core.RAM128</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>30</td><td>11</td><td>11</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
29                          always @(posedge CLK)
30         1/1                  if(EN0) begin
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
31         1/1                      Do0 &lt;= RAM[A0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
32         2/2                      if(WE0[0]) RAM[A0][ 7: 0] &lt;= Di0[7:0];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
                        MISSING_ELSE
33         2/2                      if(WE0[1]) RAM[A0][15:8] &lt;= Di0[15:8];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
                        MISSING_ELSE
34         2/2                      if(WE0[2]) RAM[A0][23:16] &lt;= Di0[23:16];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
                        MISSING_ELSE
35         2/2                      if(WE0[3]) RAM[A0][31:24] &lt;= Di0[31:24];
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
                        MISSING_ELSE
36                              end
37                              else
38         1/1                      Do0 &lt;= 32'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
</pre>
<hr>
<a name="inst_tag_4072_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod86.html#inst_tag_4072" >caravel_top.uut.chip_core.soc.core.RAM128</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">158</td>
<td class="rt">154</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">79</td>
<td class="rt">77</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">79</td>
<td class="rt">77</td>
<td class="rt">97.47 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">158</td>
<td class="rt">154</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">79</td>
<td class="rt">77</td>
<td class="rt">97.47 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">79</td>
<td class="rt">77</td>
<td class="rt">97.47 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>VGND</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>WE0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>EN0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>Di0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>Do0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>A0[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_4072_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod86.html#inst_tag_4072" >caravel_top.uut.chip_core.soc.core.RAM128</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">30</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
30                 if(EN0) begin
                   <font color = "green">-1-</font>  
31                     Do0 <= RAM[A0];
32                     if(WE0[0]) RAM[A0][ 7: 0] <= Di0[7:0];
                       <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
33                     if(WE0[1]) RAM[A0][15:8] <= Di0[15:8];
                       <font color = "green">-3-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
34                     if(WE0[2]) RAM[A0][23:16] <= Di0[23:16];
                       <font color = "green">-4-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
35                     if(WE0[3]) RAM[A0][31:24] <= Di0[31:24];
                       <font color = "green">-5-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
36                 end
37                 else
38                     Do0 <= 32'b0;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_4070">
    <li>
      <a href="#inst_tag_4070_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_4070_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_4070_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_4071">
    <li>
      <a href="#inst_tag_4071_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_4071_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_4071_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_4072">
    <li>
      <a href="#inst_tag_4072_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_4072_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_4072_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_RAM128">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
