/*
 * Copyright (C) 2013 NVIDIA, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
 * 02111-1307, USA
 */

#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/platform_data/tegra_emc.h>

#include "board.h"
#include "tegra14_emc.h"
#include "fuse.h"
#include "devices.h"

static struct tegra14_emc_table e1680_elpida_edf8132a1mc_table[] = {
	{
		0x50,       /* Rev 5.0.8 */
		12750,      /* SDRAM frequency */
		1100,       /* min voltage */
		"pllp_out0", /* clock source id */
		0x4001003e, /* CLK_SOURCE_EMC */
		130,        /* number of burst_regs */
		11,         /* number of up_down_regs */
		{
			0x00000000, /* EMC_RC */
			0x00000003, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000002, /* EMC_RAS */
			0x00000002, /* EMC_RP */
			0x00000006, /* EMC_R2W */
			0x00000008, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x0000000a, /* EMC_W2P */
			0x00000002, /* EMC_RD_RCD */
			0x00000002, /* EMC_WR_RCD */
			0x00000001, /* EMC_RRD */
			0x00000002, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000003, /* EMC_WDV */
			0x00000003, /* EMC_WDV_MASK */
			0x00000000, /* EMC_QUSE_WIDTH */
			0x00000006, /* EMC_IBDLY */
			0x00000001, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x00000001, /* EMC_CDB_CNTL_2 */
			0x00000004, /* EMC_QRST */
			0x0000000d, /* EMC_RDV_MASK */
			0x0000002f, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x0000000b, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000002, /* EMC_PDEX2WR */
			0x00000002, /* EMC_PDEX2RD */
			0x00000002, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x0000000c, /* EMC_RW2PDEN */
			0x00000002, /* EMC_TXSR */
			0x00000002, /* EMC_TXSRDLL */
			0x00000003, /* EMC_TCKE */
			0x00000003, /* EMC_TCKESR */
			0x00000003, /* EMC_TPD */
			0x00000008, /* EMC_TFAW */
			0x00000004, /* EMC_TRPAB */
			0x00000001, /* EMC_TCLKSTABLE */
			0x00000003, /* EMC_TCLKSTOP */
			0x00000036, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x10006086, /* EMC_FBIO_CFG5 */
			0x00580088, /* EMC_CFG_DIG_DLL */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x00048000, /* EMC_DLL_XFORM_DQS0 */
			0x00048000, /* EMC_DLL_XFORM_DQS1 */
			0x00048000, /* EMC_DLL_XFORM_DQS2 */
			0x00048000, /* EMC_DLL_XFORM_DQS3 */
			0x00048000, /* EMC_DLL_XFORM_DQS4 */
			0x00048000, /* EMC_DLL_XFORM_DQS5 */
			0x00048000, /* EMC_DLL_XFORM_DQS6 */
			0x00048000, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x000fc000, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x000fc000, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x000fc000, /* EMC_DLL_XFORM_DQ0 */
			0x000fc000, /* EMC_DLL_XFORM_DQ1 */
			0x000fc000, /* EMC_DLL_XFORM_DQ2 */
			0x000fc000, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0030a01c, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000e0e, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451400, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000110, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x0000000c, /* EMC_ZCAL_WAIT_CNT */
			0x000d000c, /* EMC_MRS_WAIT_CNT */
			0x000d000c, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10000, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x80000164, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000006, /* EMC_QUSE */
			0x00000006, /* EMC_EINPUT */
			0x00000003, /* EMC_EINPUT_DURATION */
			0x0000000b, /* EMC_QSAFE */
			0x0000000d, /* EMC_RDV */
			0x00000004, /* EMC_FBIO_CFG6 */
			0x70000f0f, /* EMC_PIPE_MACRO_CTL */
			0x0000000b, /* EMC_QPOP */
			0x02000006, /* MC_EMEM_ARB_CFG */
			0x8000006f, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000048, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000001, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000004, /* MC_EMEM_ARB_TIMING_RP */
			0x00000005, /* MC_EMEM_ARB_TIMING_RC */
			0x00000001, /* MC_EMEM_ARB_TIMING_RAS */
			0x00000007, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000002, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000004, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x0000000e, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000007, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000005, /* MC_EMEM_ARB_TIMING_W2W */
			0x0000000b, /* MC_EMEM_ARB_TIMING_R2W */
			0x0000000d, /* MC_EMEM_ARB_TIMING_W2R */
			0x0d0b0507, /* MC_EMEM_ARB_DA_TURNS */
			0x00130905, /* MC_EMEM_ARB_DA_COVERS */
			0x7fc30306, /* MC_EMEM_ARB_MISC0 */
			0x001f0001, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x0000000e, /* MC_PTSA_GRANT_DECREMENT */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x000000ff, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_NV_2 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x000000ff, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_NV3 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x00000010, /* EMC_ZCAL_WAIT_CNT after clock change */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0x3320008e, /* EMC_CFG */
		0x00000000, /* Mode Register 0 */
		0x00010083, /* Mode Register 1 */
		0x00020004, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x50,       /* Rev 5.0.8 */
		102000,     /* SDRAM frequency */
		1100,       /* min voltage */
		"pllp_out0", /* clock source id */
		0x40010006, /* CLK_SOURCE_EMC */
		130,        /* number of burst_regs */
		11,         /* number of up_down_regs */
		{
			0x00000006, /* EMC_RC */
			0x0000000d, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000004, /* EMC_RAS */
			0x00000002, /* EMC_RP */
			0x00000006, /* EMC_R2W */
			0x00000008, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x0000000a, /* EMC_W2P */
			0x00000002, /* EMC_RD_RCD */
			0x00000002, /* EMC_WR_RCD */
			0x00000001, /* EMC_RRD */
			0x00000002, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000003, /* EMC_WDV */
			0x00000003, /* EMC_WDV_MASK */
			0x00000000, /* EMC_QUSE_WIDTH */
			0x00000007, /* EMC_IBDLY */
			0x00000001, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x00000001, /* EMC_CDB_CNTL_2 */
			0x00000004, /* EMC_QRST */
			0x0000000d, /* EMC_RDV_MASK */
			0x00000181, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x00000060, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000002, /* EMC_PDEX2WR */
			0x00000002, /* EMC_PDEX2RD */
			0x00000002, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x0000000c, /* EMC_RW2PDEN */
			0x0000000f, /* EMC_TXSR */
			0x0000000f, /* EMC_TXSRDLL */
			0x00000003, /* EMC_TCKE */
			0x00000003, /* EMC_TCKESR */
			0x00000003, /* EMC_TPD */
			0x00000008, /* EMC_TFAW */
			0x00000004, /* EMC_TRPAB */
			0x00000001, /* EMC_TCLKSTABLE */
			0x00000003, /* EMC_TCLKSTOP */
			0x000001a9, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x10006086, /* EMC_FBIO_CFG5 */
			0x00580088, /* EMC_CFG_DIG_DLL */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x00048000, /* EMC_DLL_XFORM_DQS0 */
			0x00048000, /* EMC_DLL_XFORM_DQS1 */
			0x00048000, /* EMC_DLL_XFORM_DQS2 */
			0x00048000, /* EMC_DLL_XFORM_DQS3 */
			0x00048000, /* EMC_DLL_XFORM_DQS4 */
			0x00048000, /* EMC_DLL_XFORM_DQS5 */
			0x00048000, /* EMC_DLL_XFORM_DQS6 */
			0x00048000, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x000fc000, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x000fc000, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x000fc000, /* EMC_DLL_XFORM_DQ0 */
			0x000fc000, /* EMC_DLL_XFORM_DQ1 */
			0x000fc000, /* EMC_DLL_XFORM_DQ2 */
			0x000fc000, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0030a01c, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000e0e, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451400, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000110, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x00000025, /* EMC_ZCAL_WAIT_CNT */
			0x0066000c, /* EMC_MRS_WAIT_CNT */
			0x0066000c, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10000, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x8000040b, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000006, /* EMC_QUSE */
			0x00000006, /* EMC_EINPUT */
			0x00000003, /* EMC_EINPUT_DURATION */
			0x0000000b, /* EMC_QSAFE */
			0x0000000d, /* EMC_RDV */
			0x00000006, /* EMC_FBIO_CFG6 */
			0x70000f0f, /* EMC_PIPE_MACRO_CTL */
			0x0000000b, /* EMC_QPOP */
			0x02000006, /* MC_EMEM_ARB_CFG */
			0x8000006f, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000048, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000001, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000004, /* MC_EMEM_ARB_TIMING_RP */
			0x00000007, /* MC_EMEM_ARB_TIMING_RC */
			0x00000003, /* MC_EMEM_ARB_TIMING_RAS */
			0x00000007, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000002, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000004, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x0000000e, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000007, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000005, /* MC_EMEM_ARB_TIMING_W2W */
			0x0000000b, /* MC_EMEM_ARB_TIMING_R2W */
			0x0000000d, /* MC_EMEM_ARB_TIMING_W2R */
			0x0d0b0507, /* MC_EMEM_ARB_DA_TURNS */
			0x00130907, /* MC_EMEM_ARB_DA_COVERS */
			0x7a440a08, /* MC_EMEM_ARB_MISC0 */
			0x001f0001, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x00000068, /* MC_PTSA_GRANT_DECREMENT */
			0x00470047, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x0047004e, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x0056005e, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x0000005e, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x005e005e, /* MC_LATENCY_ALLOWANCE_NV_2 */
			0x007d005e, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x0000007d, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x007d007d, /* MC_LATENCY_ALLOWANCE_NV3 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x00000010, /* EMC_ZCAL_WAIT_CNT after clock change */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0x3320008e, /* EMC_CFG */
		0x00000000, /* Mode Register 0 */
		0x00010083, /* Mode Register 1 */
		0x00020004, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x50,       /* Rev 5.0.8 */
		204000,     /* SDRAM frequency */
		1100,       /* min voltage */
		"pllp_out0", /* clock source id */
		0x40010002, /* CLK_SOURCE_EMC */
		130,        /* number of burst_regs */
		11,         /* number of up_down_regs */
		{
			0x0000000c, /* EMC_RC */
			0x0000001a, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000008, /* EMC_RAS */
			0x00000003, /* EMC_RP */
			0x00000007, /* EMC_R2W */
			0x00000008, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x0000000a, /* EMC_W2P */
			0x00000003, /* EMC_RD_RCD */
			0x00000003, /* EMC_WR_RCD */
			0x00000002, /* EMC_RRD */
			0x00000002, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000003, /* EMC_WDV */
			0x00000003, /* EMC_WDV_MASK */
			0x00000000, /* EMC_QUSE_WIDTH */
			0x00000008, /* EMC_IBDLY */
			0x00000001, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x00000001, /* EMC_CDB_CNTL_2 */
			0x00000004, /* EMC_QRST */
			0x0000000e, /* EMC_RDV_MASK */
			0x00000303, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x000000c0, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000002, /* EMC_PDEX2WR */
			0x00000002, /* EMC_PDEX2RD */
			0x00000003, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x0000000c, /* EMC_RW2PDEN */
			0x0000001d, /* EMC_TXSR */
			0x0000001d, /* EMC_TXSRDLL */
			0x00000004, /* EMC_TCKE */
			0x00000004, /* EMC_TCKESR */
			0x00000004, /* EMC_TPD */
			0x0000000b, /* EMC_TFAW */
			0x00000005, /* EMC_TRPAB */
			0x00000001, /* EMC_TCLKSTABLE */
			0x00000003, /* EMC_TCLKSTOP */
			0x00000351, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x10006086, /* EMC_FBIO_CFG5 */
			0x00580088, /* EMC_CFG_DIG_DLL */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x00048000, /* EMC_DLL_XFORM_DQS0 */
			0x00048000, /* EMC_DLL_XFORM_DQS1 */
			0x00048000, /* EMC_DLL_XFORM_DQS2 */
			0x00048000, /* EMC_DLL_XFORM_DQS3 */
			0x00048000, /* EMC_DLL_XFORM_DQS4 */
			0x00048000, /* EMC_DLL_XFORM_DQS5 */
			0x00048000, /* EMC_DLL_XFORM_DQS6 */
			0x00048000, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x000ec000, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x000ec000, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x00090000, /* EMC_DLL_XFORM_DQ0 */
			0x00090000, /* EMC_DLL_XFORM_DQ1 */
			0x00090000, /* EMC_DLL_XFORM_DQ2 */
			0x00090000, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0030a01c, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000e0e, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451400, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000110, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x0000004a, /* EMC_ZCAL_WAIT_CNT */
			0x00cc000d, /* EMC_MRS_WAIT_CNT */
			0x00cc000d, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10000, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x80000713, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000007, /* EMC_QUSE */
			0x00000007, /* EMC_EINPUT */
			0x00000003, /* EMC_EINPUT_DURATION */
			0x0000000c, /* EMC_QSAFE */
			0x0000000e, /* EMC_RDV */
			0x00000006, /* EMC_FBIO_CFG6 */
			0x70000f0f, /* EMC_PIPE_MACRO_CTL */
			0x0000000c, /* EMC_QPOP */
			0x02000006, /* MC_EMEM_ARB_CFG */
			0x8000006f, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000048, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000002, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000005, /* MC_EMEM_ARB_TIMING_RP */
			0x0000000c, /* MC_EMEM_ARB_TIMING_RC */
			0x00000007, /* MC_EMEM_ARB_TIMING_RAS */
			0x0000000a, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000002, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000004, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x0000000e, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000007, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000005, /* MC_EMEM_ARB_TIMING_W2W */
			0x0000000c, /* MC_EMEM_ARB_TIMING_R2W */
			0x0000000d, /* MC_EMEM_ARB_TIMING_W2R */
			0x0d0c0507, /* MC_EMEM_ARB_DA_TURNS */
			0x00150b0c, /* MC_EMEM_ARB_DA_COVERS */
			0x79e7130d, /* MC_EMEM_ARB_MISC0 */
			0x001f0001, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x000000d0, /* MC_PTSA_GRANT_DECREMENT */
			0x00230023, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x00230027, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x002b002f, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x0000002f, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x002f002f, /* MC_LATENCY_ALLOWANCE_NV_2 */
			0x003f002f, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x0000003f, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x003f003f, /* MC_LATENCY_ALLOWANCE_NV3 */
			0x00ff00c8, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x00000017, /* EMC_ZCAL_WAIT_CNT after clock change */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0x3320008e, /* EMC_CFG */
		0x00000000, /* Mode Register 0 */
		0x00010083, /* Mode Register 1 */
		0x00020004, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
};

static struct tegra14_emc_pdata emc_pdata __attribute__ ((unused)) = {
	.description = "e1680_elpida_edf8132a1mc_tables",
	.tables = e1680_elpida_edf8132a1mc_table,
	.num_tables = ARRAY_SIZE(e1680_elpida_edf8132a1mc_table),
};

int __init ceres_emc_init(void)
{
	tegra_emc_device.dev.platform_data = &emc_pdata;
	platform_device_register(&tegra_emc_device);
#ifdef CONFIG_ARCH_TEGRA_14x_SOC
	tegra14_emc_init();
#endif
	return 0;
}
