// Seed: 601240970
module module_0 (
    input wand id_0,
    output wire id_1,
    input wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    output wor id_6,
    output tri0 id_7,
    output tri0 id_8,
    output tri1 id_9,
    output uwire id_10,
    input tri0 id_11
);
  assign id_8 = -1;
  wire id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  logic id_22;
endmodule
module module_1 #(
    parameter id_5 = 32'd13
) (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 _id_5,
    output wire id_6,
    input wire id_7
);
  logic [1 : (  -1  )] id_9;
  wire id_10;
  ;
  integer [id_5 : {  -1  ,  -1  }] id_11;
  parameter id_12 = 1;
  tri0 id_13, id_14, id_15, id_16, id_17, id_18;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_2,
      id_3,
      id_6,
      id_3,
      id_4,
      id_4,
      id_4,
      id_6,
      id_6,
      id_7
  );
  assign id_11 = 1;
  assign id_4  = {1{id_5}};
  assign id_16 = -1;
endmodule
