INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wiktoria/Documents/labs/cdd/lab2/lab2.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wiktoria/Documents/labs/cdd/lab2/lab2.srcs/sources_1/imports/lab2/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wiktoria/Documents/labs/cdd/lab2/lab2.srcs/sources_1/imports/lab2/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wiktoria/Documents/labs/cdd/lab2/lab2.srcs/sim_1/imports/lab2/uart_top_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top_TB
