<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_smix_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('hpm__smix__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_smix_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__smix__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_SMIX_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_SMIX_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structSMIX__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#abd19943e5d8fe274a3097b3235711a92">   13</a></span>    __R  uint32_t <a class="code hl_variable" href="structSMIX__Type.html#abd19943e5d8fe274a3097b3235711a92">DMAC_ID</a>;                     <span class="comment">/* 0x0: DMAC_ID Register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a2a4284f33dee7c50ba3de28fed63b836">   14</a></span>    __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a2a4284f33dee7c50ba3de28fed63b836">DMAC_TC_ST</a>;                  <span class="comment">/* 0x4: Transfer Complete Status */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a56188cf7267ffea5c41cffeb5807bffa">   15</a></span>    __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a56188cf7267ffea5c41cffeb5807bffa">DMAC_ABRT_ST</a>;                <span class="comment">/* 0x8: Transfer Abort Status */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#ab07315442d3eaf137d3b3725501bd1f5">   16</a></span>    __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#ab07315442d3eaf137d3b3725501bd1f5">DMAC_ERR_ST</a>;                 <span class="comment">/* 0xC: Transfer Error Status */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a660891de043832dd267bb0318d780883">   17</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSMIX__Type.html#a660891de043832dd267bb0318d780883">RESERVED0</a>[16];               <span class="comment">/* 0x10 - 0x1F: Reserved */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#ac98c2d60aec53dd229edf87592e97690">   18</a></span>    __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#ac98c2d60aec53dd229edf87592e97690">DMAC_CTRL</a>;                   <span class="comment">/* 0x20: Control Register */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#aa89b640b04df69cf68ac96768814d750">   19</a></span>    __W  uint32_t <a class="code hl_variable" href="structSMIX__Type.html#aa89b640b04df69cf68ac96768814d750">DMAC_ABRT_CMD</a>;               <span class="comment">/* 0x24: Abort Command Register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a76d8fd8e7bb6e64366d66a37e36c2e16">   20</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSMIX__Type.html#a76d8fd8e7bb6e64366d66a37e36c2e16">RESERVED1</a>[12];               <span class="comment">/* 0x28 - 0x33: Reserved */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a04f93959e67f1d5ed93cae7a982b6f70">   21</a></span>    __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a04f93959e67f1d5ed93cae7a982b6f70">DMAC_CHEN</a>;                   <span class="comment">/* 0x34: Channel Enable Register */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a08ba1b490a9388e49f7cb5ba94894d00">   22</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSMIX__Type.html#a08ba1b490a9388e49f7cb5ba94894d00">RESERVED2</a>[8];                <span class="comment">/* 0x38 - 0x3F: Reserved */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#ab79a84646b3bb168a56cd4ccd038a2cc">   24</a></span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#ab79a84646b3bb168a56cd4ccd038a2cc">CTL</a>;                     <span class="comment">/* 0x40: Channel N Control Register */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#aeffb43308888cda3a6ca56b7f1baed01">   25</a></span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#aeffb43308888cda3a6ca56b7f1baed01">BURST_COUNT</a>;             <span class="comment">/* 0x44: Channel N Source Total Beats Register */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a54468594b0d6e3fad0894dbd89178fc5">   26</a></span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a54468594b0d6e3fad0894dbd89178fc5">SRCADDR</a>;                 <span class="comment">/* 0x48: Channel N Source Register */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>        __R  uint8_t  <a class="code hl_variable" href="structSMIX__Type.html#a660891de043832dd267bb0318d780883">RESERVED0</a>[4];            <span class="comment">/* 0x4C - 0x4F: Reserved */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a93975a58eb6028af19bb80a99ba02340">   28</a></span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a93975a58eb6028af19bb80a99ba02340">DSTADDR</a>;                 <span class="comment">/* 0x50: Channel N Destination Register */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>        __R  uint8_t  <a class="code hl_variable" href="structSMIX__Type.html#a76d8fd8e7bb6e64366d66a37e36c2e16">RESERVED1</a>[4];            <span class="comment">/* 0x54 - 0x57: Reserved */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#aedc383fc3ead524bdbfcae237b34069e">   30</a></span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#aedc383fc3ead524bdbfcae237b34069e">LLP</a>;                     <span class="comment">/* 0x58: Channel N Linked List Pointer Register */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>        __R  uint8_t  <a class="code hl_variable" href="structSMIX__Type.html#a08ba1b490a9388e49f7cb5ba94894d00">RESERVED2</a>[4];            <span class="comment">/* 0x5C - 0x5F: Reserved */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a379a359d8fa394985e79822a7d62ffb5">   32</a></span>    } DMA_CH[26];</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#ae22fa209233dd2f6d8b76015a09ef878">   33</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSMIX__Type.html#ae22fa209233dd2f6d8b76015a09ef878">RESERVED3</a>[1152];             <span class="comment">/* 0x380 - 0x7FF: Reserved */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#ae39698950716e7a9babf3519f3afbd05">   34</a></span>    __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#ae39698950716e7a9babf3519f3afbd05">CALSAT_ST</a>;                   <span class="comment">/* 0x800: SMIX Cal Saturation Status Register */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a0db9e7a13cc82606b0d748480982caf1">   35</a></span>    __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a0db9e7a13cc82606b0d748480982caf1">FDOT_DONE_ST</a>;                <span class="comment">/* 0x804: SMIX Fade-Out Done Status Register */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#abf7e4c52a8a205d0af5d839b35a367c1">   36</a></span>    __R  uint32_t <a class="code hl_variable" href="structSMIX__Type.html#abf7e4c52a8a205d0af5d839b35a367c1">DATA_ST</a>;                     <span class="comment">/* 0x808: SMIX Data Status Register */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a8a6ba3ee6cab45f6ddb22fab65a9b210">   37</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSMIX__Type.html#a8a6ba3ee6cab45f6ddb22fab65a9b210">RESERVED4</a>[52];               <span class="comment">/* 0x80C - 0x83F: Reserved */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a9cb018195a6a83bfa2bbee81066c716c">   39</a></span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a9cb018195a6a83bfa2bbee81066c716c">CTRL</a>;                    <span class="comment">/* 0x840: SMIX Dstination N Control Register */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a1f96407bd95b09d139d5d24541b10360">   40</a></span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a1f96407bd95b09d139d5d24541b10360">GAIN</a>;                    <span class="comment">/* 0x844: SMIX Dstination N Gain Register */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a89cc6852e5f52b8b1c26d8ef6f18da20">   41</a></span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a89cc6852e5f52b8b1c26d8ef6f18da20">BUFSIZE</a>;                 <span class="comment">/* 0x848: SMIX Dstination N Max Index Register */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a2944d64976aa2eb49853bd82abd0b41d">   42</a></span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a2944d64976aa2eb49853bd82abd0b41d">FADEIN</a>;                  <span class="comment">/* 0x84C: SMIX Dstination N Fade-In Configuration Register */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a7f515d7c449a524b75380a590534fedd">   43</a></span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a7f515d7c449a524b75380a590534fedd">FADEOUT</a>;                 <span class="comment">/* 0x850: SMIX Dstination N Fade-Out Configuration Register */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#af730af2d00c8258a6107756c2007cd47">   44</a></span>        __R  uint32_t <a class="code hl_variable" href="structSMIX__Type.html#af730af2d00c8258a6107756c2007cd47">ST</a>;                      <span class="comment">/* 0x854: SMIX Dstination N Status Register */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#af3ef1ab2b127340d8be1b601b4eeb711">   45</a></span>        __R  uint32_t <a class="code hl_variable" href="structSMIX__Type.html#af3ef1ab2b127340d8be1b601b4eeb711">DATA</a>;                    <span class="comment">/* 0x858: SMIX Dstination N Data Out Register */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>        __R  uint8_t  <a class="code hl_variable" href="structSMIX__Type.html#a660891de043832dd267bb0318d780883">RESERVED0</a>[4];            <span class="comment">/* 0x85C - 0x85F: Reserved */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#aa8d00a15d4d945ec580a6a00844d0e7f">   47</a></span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#aa8d00a15d4d945ec580a6a00844d0e7f">SOURCE_EN</a>;               <span class="comment">/* 0x860: SMIX Dstination N Source Enable Register */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a505050222d9c2ba7f83fd7c45a765fb5">   48</a></span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a505050222d9c2ba7f83fd7c45a765fb5">SOURCE_ACT</a>;              <span class="comment">/* 0x864: SMIX Dstination N Source Activation Register */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#ab128a968e65b639ccb1cae44f5cf7379">   49</a></span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#ab128a968e65b639ccb1cae44f5cf7379">SOURCE_DEACT</a>;            <span class="comment">/* 0x868: SMIX Dstination N Source De-Activation Register */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a51f88c1b334c651ae88e390f2e650b57">   50</a></span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a51f88c1b334c651ae88e390f2e650b57">SOURCE_FADEIN_CTRL</a>;      <span class="comment">/* 0x86C: SMIX Dstination N Source Fade-in Control Register */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#ad57ae3646fb761550b3d0409f39d9652">   51</a></span>        __R  uint32_t <a class="code hl_variable" href="structSMIX__Type.html#ad57ae3646fb761550b3d0409f39d9652">DEACT_ST</a>;                <span class="comment">/* 0x870: SMIX Dstination N Source Deactivation Status Register */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a8808c7fa83bb750c7833812d48bdaba4">   52</a></span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a8808c7fa83bb750c7833812d48bdaba4">SOURCE_MFADEOUT_CTRL</a>;    <span class="comment">/* 0x874: SMIX Dstination N Source Manual Fade-out Control Register */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>        __R  uint8_t  <a class="code hl_variable" href="structSMIX__Type.html#a76d8fd8e7bb6e64366d66a37e36c2e16">RESERVED1</a>[8];            <span class="comment">/* 0x878 - 0x87F: Reserved */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a4cdee24f2e5a095362d350d20dab19e7">   54</a></span>    } DST_CH[2];</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a627dc465f743d7e16147cc5795ad6cf7">   55</a></span>    __R  uint8_t  <a class="code hl_variable" href="structSMIX__Type.html#a627dc465f743d7e16147cc5795ad6cf7">RESERVED5</a>[64];               <span class="comment">/* 0x8C0 - 0x8FF: Reserved */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a9cb018195a6a83bfa2bbee81066c716c">CTRL</a>;                    <span class="comment">/* 0x900: SMIX Source N Control Register */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a1f96407bd95b09d139d5d24541b10360">GAIN</a>;                    <span class="comment">/* 0x904: SMIX Source N Gain Register */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a2944d64976aa2eb49853bd82abd0b41d">FADEIN</a>;                  <span class="comment">/* 0x908: SMIX Source N Fade-in Control Register */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a7f515d7c449a524b75380a590534fedd">FADEOUT</a>;                 <span class="comment">/* 0x90C: SMIX Source N Fade-out Control Register */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#a89cc6852e5f52b8b1c26d8ef6f18da20">BUFSIZE</a>;                 <span class="comment">/* 0x910: SMIX Source N Buffer Size Register */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a6fdcc9dcd09905d63ea99e8bab23c2c8">   62</a></span>        __RW uint32_t <a class="code hl_variable" href="structSMIX__Type.html#af730af2d00c8258a6107756c2007cd47">ST</a>;                      <span class="comment">/* 0x914: SMIX Source N Status Register */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#a8372b7461944930c7d5cf017cd85bb23">   63</a></span>        __W  uint32_t <a class="code hl_variable" href="structSMIX__Type.html#af3ef1ab2b127340d8be1b601b4eeb711">DATA</a>;                    <span class="comment">/* 0x918: SMIX Source N Data Input Register */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>        __R  uint8_t  <a class="code hl_variable" href="structSMIX__Type.html#a660891de043832dd267bb0318d780883">RESERVED0</a>[4];            <span class="comment">/* 0x91C - 0x91F: Reserved */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structSMIX__Type.html#ab0eacf15e771c1307a7abfa40933a3d1">   65</a></span>    } SOURCE_CH[14];</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>} <a class="code hl_struct" href="structSMIX__Type.html">SMIX_Type</a>;</div>
</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">/* Bitfield definition for register: DMAC_ID */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/*</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * REV (RO)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> *</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> * Revision</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a7ac1476e4759f8c92ada5b0ec1449852">   75</a></span><span class="preprocessor">#define SMIX_DMAC_ID_REV_MASK (0x7FFFFUL)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a33369aeaba0c021378fd05628b479809">   76</a></span><span class="preprocessor">#define SMIX_DMAC_ID_REV_SHIFT (0U)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab1203a8bb7a3ec6efdd890f2e76baeaa">   77</a></span><span class="preprocessor">#define SMIX_DMAC_ID_REV_GET(x) (((uint32_t)(x) &amp; SMIX_DMAC_ID_REV_MASK) &gt;&gt; SMIX_DMAC_ID_REV_SHIFT)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/* Bitfield definition for register: DMAC_TC_ST */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/*</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * CH (W1C)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> *</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * The terminal count status is set when a channel transfer finishes without abort or error events</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aa3efd36871931ff614ab30215b2f9de3">   85</a></span><span class="preprocessor">#define SMIX_DMAC_TC_ST_CH_MASK (0x3FFFFFFUL)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ac0ef5ed5ec888196c1bf57dfb2fa5e32">   86</a></span><span class="preprocessor">#define SMIX_DMAC_TC_ST_CH_SHIFT (0U)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a3609cd730a919777713e17df36420d3b">   87</a></span><span class="preprocessor">#define SMIX_DMAC_TC_ST_CH_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMAC_TC_ST_CH_SHIFT) &amp; SMIX_DMAC_TC_ST_CH_MASK)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a292ab9216d02982738e16f35cd0af796">   88</a></span><span class="preprocessor">#define SMIX_DMAC_TC_ST_CH_GET(x) (((uint32_t)(x) &amp; SMIX_DMAC_TC_ST_CH_MASK) &gt;&gt; SMIX_DMAC_TC_ST_CH_SHIFT)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/* Bitfield definition for register: DMAC_ABRT_ST */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/*</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * CH (W1C)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> *</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * The abort status is set when a channel transfer is aborted</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a263eb50070a3a7e6c5954d34b74ecfe0">   96</a></span><span class="preprocessor">#define SMIX_DMAC_ABRT_ST_CH_MASK (0x3FFFFFFUL)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a6793fa29e7cac187c712b7cdbaf595c1">   97</a></span><span class="preprocessor">#define SMIX_DMAC_ABRT_ST_CH_SHIFT (0U)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ad8411cc61c174a84b4c6724c9646a188">   98</a></span><span class="preprocessor">#define SMIX_DMAC_ABRT_ST_CH_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMAC_ABRT_ST_CH_SHIFT) &amp; SMIX_DMAC_ABRT_ST_CH_MASK)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#acd2ad63609c9c8c7806c4c11cfe9ac30">   99</a></span><span class="preprocessor">#define SMIX_DMAC_ABRT_ST_CH_GET(x) (((uint32_t)(x) &amp; SMIX_DMAC_ABRT_ST_CH_MASK) &gt;&gt; SMIX_DMAC_ABRT_ST_CH_SHIFT)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/* Bitfield definition for register: DMAC_ERR_ST */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/*</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> * CH (W1C)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> *</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> * The error status is set when a channel transfer encounters the following error events:</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> * . Bus error</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * . Unaligned address</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * . Unaligned transfer width</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> * . Reserved configuration</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a5bbd8b2e955260518dc439be8e4220e5">  111</a></span><span class="preprocessor">#define SMIX_DMAC_ERR_ST_CH_MASK (0x3FFFFFFUL)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aa74d6fb6b516fe15f66e525f28f4199b">  112</a></span><span class="preprocessor">#define SMIX_DMAC_ERR_ST_CH_SHIFT (0U)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a762f5c143ea386712843c78bae92cedd">  113</a></span><span class="preprocessor">#define SMIX_DMAC_ERR_ST_CH_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMAC_ERR_ST_CH_SHIFT) &amp; SMIX_DMAC_ERR_ST_CH_MASK)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aeafbc1f0efe94bc9681cf39fe17855bb">  114</a></span><span class="preprocessor">#define SMIX_DMAC_ERR_ST_CH_GET(x) (((uint32_t)(x) &amp; SMIX_DMAC_ERR_ST_CH_MASK) &gt;&gt; SMIX_DMAC_ERR_ST_CH_SHIFT)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/* Bitfield definition for register: DMAC_CTRL */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/*</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * SRST (RW)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> *</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> * Software Reset</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a7a037b526b3c45f7999972b2ff1182d4">  122</a></span><span class="preprocessor">#define SMIX_DMAC_CTRL_SRST_MASK (0x1U)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ad66e23bfc4733e2f5d5c58ba535cc737">  123</a></span><span class="preprocessor">#define SMIX_DMAC_CTRL_SRST_SHIFT (0U)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a4be396d0615d02fea63583c583bddd39">  124</a></span><span class="preprocessor">#define SMIX_DMAC_CTRL_SRST_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMAC_CTRL_SRST_SHIFT) &amp; SMIX_DMAC_CTRL_SRST_MASK)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a8a5d81f78d98098da892189dd3298b70">  125</a></span><span class="preprocessor">#define SMIX_DMAC_CTRL_SRST_GET(x) (((uint32_t)(x) &amp; SMIX_DMAC_CTRL_SRST_MASK) &gt;&gt; SMIX_DMAC_CTRL_SRST_SHIFT)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/* Bitfield definition for register: DMAC_ABRT_CMD */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/*</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> * CH (WO)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> *</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> * Write 1 to force the corresponding channel into abort status</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ac6877895ea8bd6e7670e3e8e67de9f60">  133</a></span><span class="preprocessor">#define SMIX_DMAC_ABRT_CMD_CH_MASK (0x3FFFFFFUL)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9d839c3cb1fbeb1595e07d9805b785b7">  134</a></span><span class="preprocessor">#define SMIX_DMAC_ABRT_CMD_CH_SHIFT (0U)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ad7b411080c5b4b9cc2eb09ceae0b0416">  135</a></span><span class="preprocessor">#define SMIX_DMAC_ABRT_CMD_CH_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMAC_ABRT_CMD_CH_SHIFT) &amp; SMIX_DMAC_ABRT_CMD_CH_MASK)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a6f773f335768c4018b6e45a050ca27d6">  136</a></span><span class="preprocessor">#define SMIX_DMAC_ABRT_CMD_CH_GET(x) (((uint32_t)(x) &amp; SMIX_DMAC_ABRT_CMD_CH_MASK) &gt;&gt; SMIX_DMAC_ABRT_CMD_CH_SHIFT)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/* Bitfield definition for register: DMAC_CHEN */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/*</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * CH (RO)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> *</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * Write 1 to enable the corresponding channel</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a29d9e1d35e21b24b562d0e0b4a25a551">  144</a></span><span class="preprocessor">#define SMIX_DMAC_CHEN_CH_MASK (0x3FFFFFFUL)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab9a46fd71160123826d1222c6f6c5b6d">  145</a></span><span class="preprocessor">#define SMIX_DMAC_CHEN_CH_SHIFT (0U)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ac619a4b05307f1dbcfdaffc9a6e8eb49">  146</a></span><span class="preprocessor">#define SMIX_DMAC_CHEN_CH_GET(x) (((uint32_t)(x) &amp; SMIX_DMAC_CHEN_CH_MASK) &gt;&gt; SMIX_DMAC_CHEN_CH_SHIFT)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/* Bitfield definition for register of struct array DMA_CH: CTL */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">/*</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> * SRCREQSEL (RW)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> *</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> * Source DMA request select. Select the request/ack handshake pair that the source device is connected to.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a4e94474b07800fda7eb69c735aaca1a9">  154</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCREQSEL_MASK (0x7C000000UL)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a050a145c84aaee05cc7d3a442e4100f5">  155</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCREQSEL_SHIFT (26U)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a3dd4ff203afac3ef3894594c915fd992">  156</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCREQSEL_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_CTL_SRCREQSEL_SHIFT) &amp; SMIX_DMA_CH_CTL_SRCREQSEL_MASK)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a7e33c86b803d327dd022d31ba247e082">  157</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCREQSEL_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_CTL_SRCREQSEL_MASK) &gt;&gt; SMIX_DMA_CH_CTL_SRCREQSEL_SHIFT)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/*</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * DSTREQSEL (RW)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> *</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * Destination DMA request select. Select the request/ack handshake pair that the destination device is connected to.</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a981ae1a2ac39ce01808135b0a9fe69f8">  164</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_DSTREQSEL_MASK (0x3E00000UL)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ac1f2cc9d9409c07d1d4a501ccf2ed809">  165</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_DSTREQSEL_SHIFT (21U)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab6a2f43454d6f6db4c43d149f835d247">  166</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_DSTREQSEL_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_CTL_DSTREQSEL_SHIFT) &amp; SMIX_DMA_CH_CTL_DSTREQSEL_MASK)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a4af4a6985d0b19a7b33390932ccdbe6d">  167</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_DSTREQSEL_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_CTL_DSTREQSEL_MASK) &gt;&gt; SMIX_DMA_CH_CTL_DSTREQSEL_SHIFT)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/*</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> * PRIORITY (RW)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> *</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * 0x0: Lower priority</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * 0x1: Higher priority</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a662c09f06c873c52e34070915c9fe8f7">  175</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_PRIORITY_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a740eb32956c23d289f0d2c1948beaa13">  176</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_PRIORITY_SHIFT (19U)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#afa85380d60e5187e811edc85d6a8c01c">  177</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_PRIORITY_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_CTL_PRIORITY_SHIFT) &amp; SMIX_DMA_CH_CTL_PRIORITY_MASK)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#afcd15a8c5d7331c920050f6ccd0acb50">  178</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_PRIORITY_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_CTL_PRIORITY_MASK) &gt;&gt; SMIX_DMA_CH_CTL_PRIORITY_SHIFT)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">/*</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * SRCBURSTSIZE (RW)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> *</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> * 0x0: 1 beat per transfer</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * 0x1: 2 beats per transfer</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * 0x2: 4 beats per transfer</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> * 0x3: 8 beats per transfer</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * 0x4: 16 beats per transfer</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * 0x5: 32 beats per transfer</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> * 0x6: 64 beats per transfer</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * 0x7: 128 beats per transfer</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#abe2c251367841dc8ea927bc367e025a0">  192</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCBURSTSIZE_MASK (0x78000UL)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a3eb1a1ed16cc21e2fcb60cc61d73cc0d">  193</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCBURSTSIZE_SHIFT (15U)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a6ea3ea80041352a6da740de072bc31df">  194</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCBURSTSIZE_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_CTL_SRCBURSTSIZE_SHIFT) &amp; SMIX_DMA_CH_CTL_SRCBURSTSIZE_MASK)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#af90f3531d4b7a439c42f64859ef6981d">  195</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCBURSTSIZE_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_CTL_SRCBURSTSIZE_MASK) &gt;&gt; SMIX_DMA_CH_CTL_SRCBURSTSIZE_SHIFT)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">/*</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> * SRCWIDTH (RW)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> *</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> * Source Transfer Beat Size:</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> * 0x0: Byte transfer</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> * 0x1: Half-word transfer</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * 0x2: Word transfer</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9372ca2e76a2b86db5f1d3477cee0219">  205</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCWIDTH_MASK (0x6000U)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a487e973641895fae68d6075437621760">  206</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCWIDTH_SHIFT (13U)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#acd3585f793a16d9391efd0ac67b70c63">  207</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCWIDTH_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_CTL_SRCWIDTH_SHIFT) &amp; SMIX_DMA_CH_CTL_SRCWIDTH_MASK)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#af70ac424f10561c693521b6fd2d7d436">  208</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCWIDTH_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_CTL_SRCWIDTH_MASK) &gt;&gt; SMIX_DMA_CH_CTL_SRCWIDTH_SHIFT)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">/*</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> * DSTWIDTH (RW)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> *</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> * Destination Transfer Beat Size:</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * 0x0: Byte transfer</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> * 0x1: Half-word transfer</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * 0x2: Word transfer</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a08ea12439fcaf09ca02fe9b2cc26d8c0">  218</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_DSTWIDTH_MASK (0x1800U)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9f587538d1fe1da790b429385448313f">  219</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_DSTWIDTH_SHIFT (11U)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#af588982f91850a573b9695f5a1e87b0c">  220</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_DSTWIDTH_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_CTL_DSTWIDTH_SHIFT) &amp; SMIX_DMA_CH_CTL_DSTWIDTH_MASK)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a254176734b0b7f5b63cefab56ca85d7a">  221</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_DSTWIDTH_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_CTL_DSTWIDTH_MASK) &gt;&gt; SMIX_DMA_CH_CTL_DSTWIDTH_SHIFT)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">/*</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> * SRCMODE (RW)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> *</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> * DMA Source handshake mode</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * 0x0: Normal mode</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * 0x1: Handshake mode</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> */</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#abba5c16e97bdf15d554007b1b0c4a3f9">  230</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCMODE_MASK (0x400U)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a4c1fc833ada6e1d3afae4dd84da188d9">  231</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCMODE_SHIFT (10U)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a1cda941fd8071e761e251ddf2c25b1bd">  232</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCMODE_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_CTL_SRCMODE_SHIFT) &amp; SMIX_DMA_CH_CTL_SRCMODE_MASK)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a14940f5685e6f6a9d264e45568d8280e">  233</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCMODE_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_CTL_SRCMODE_MASK) &gt;&gt; SMIX_DMA_CH_CTL_SRCMODE_SHIFT)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">/*</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * DSTMODE (RW)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> *</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * DMA Destination handshake mode</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * 0x0: Normal mode</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * 0x1: Handshake mode</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aeb3dc86f4568b69f6492ae7e7928dae8">  242</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_DSTMODE_MASK (0x200U)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a85d8cfe90e8badb01968c400a2c67224">  243</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_DSTMODE_SHIFT (9U)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ae932880ff7b8383d8470e3c9e2bc5bbd">  244</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_DSTMODE_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_CTL_DSTMODE_SHIFT) &amp; SMIX_DMA_CH_CTL_DSTMODE_MASK)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#adeacfb785fe6cabda8bc31e1a4208eee">  245</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_DSTMODE_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_CTL_DSTMODE_MASK) &gt;&gt; SMIX_DMA_CH_CTL_DSTMODE_SHIFT)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">/*</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * SRCADDRCTRL (RW)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> *</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * 0x0: Increment address</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * 0x1: Decrement address</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> * 0x2: Fixed address</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * 0x3: Reserved, setting the field with this value triggers an error exception</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> */</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a890b400bc7c1ed6355be8b222bccc459">  255</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCADDRCTRL_MASK (0x180U)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a5a779600a89edc9d55cd5912a3b0e6e1">  256</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCADDRCTRL_SHIFT (7U)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ac79b17c43e9787b2f078a67f18b418d9">  257</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCADDRCTRL_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_CTL_SRCADDRCTRL_SHIFT) &amp; SMIX_DMA_CH_CTL_SRCADDRCTRL_MASK)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a7817ec3757c3f137fad8271420c38e40">  258</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_SRCADDRCTRL_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_CTL_SRCADDRCTRL_MASK) &gt;&gt; SMIX_DMA_CH_CTL_SRCADDRCTRL_SHIFT)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/*</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> * DSTADDRCTRL (RW)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> *</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * 0x0: Increment address</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> * 0x1: Decrement address</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * 0x2: Fixed address</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * 0x3: Reserved, setting the field with this value triggers an error exception</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> */</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#adbf7a09610970b1689d2c5507f4a255d">  268</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_DSTADDRCTRL_MASK (0x60U)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#afaf424d48e729f7fa4359c6079193da0">  269</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_DSTADDRCTRL_SHIFT (5U)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ace6cf971363d451e047b211d1e59f805">  270</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_DSTADDRCTRL_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_CTL_DSTADDRCTRL_SHIFT) &amp; SMIX_DMA_CH_CTL_DSTADDRCTRL_MASK)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#addd20d94221c5f67f4bf264e17640816">  271</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_DSTADDRCTRL_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_CTL_DSTADDRCTRL_MASK) &gt;&gt; SMIX_DMA_CH_CTL_DSTADDRCTRL_SHIFT)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">/*</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> * ABRT_INT_EN (RW)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> *</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> * Abort interrupt enable</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#af68b8bc28e4effd9fac9570bd7bd0020">  278</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_ABRT_INT_EN_MASK (0x8U)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a47fa72d70b2839fbb640cf6b4db2f8b4">  279</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_ABRT_INT_EN_SHIFT (3U)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a0a19100e0ebec652dddc29042a4f790d">  280</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_ABRT_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_CTL_ABRT_INT_EN_SHIFT) &amp; SMIX_DMA_CH_CTL_ABRT_INT_EN_MASK)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#af27c237fbba19a1d48133ec23370ca37">  281</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_ABRT_INT_EN_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_CTL_ABRT_INT_EN_MASK) &gt;&gt; SMIX_DMA_CH_CTL_ABRT_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">/*</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * ERR_INT_EN (RW)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> *</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * Err interrupt enable</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aca07b3449f61ba9ac443e563a942d838">  288</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_ERR_INT_EN_MASK (0x4U)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a51372d4b0fd742bdd7ae4e6218871490">  289</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_ERR_INT_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a3cbc35e62cd39df6aed16cb128b092b5">  290</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_ERR_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_CTL_ERR_INT_EN_SHIFT) &amp; SMIX_DMA_CH_CTL_ERR_INT_EN_MASK)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab3352452aa06929b5215d599a5a0a31e">  291</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_ERR_INT_EN_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_CTL_ERR_INT_EN_MASK) &gt;&gt; SMIX_DMA_CH_CTL_ERR_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">/*</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> * TC_INT_EN (RW)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> *</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * TC interrupt enable</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#abf25785e15a879312e1481ce1f1b5c4b">  298</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_TC_INT_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a20fb63f281118b38b871609a8bc22da0">  299</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_TC_INT_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ad1fd956d755890319c31b9ee75c340b8">  300</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_TC_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_CTL_TC_INT_EN_SHIFT) &amp; SMIX_DMA_CH_CTL_TC_INT_EN_MASK)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ac76e05b7698cb9ab36c1cc851e9bd24d">  301</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_TC_INT_EN_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_CTL_TC_INT_EN_MASK) &gt;&gt; SMIX_DMA_CH_CTL_TC_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/*</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * EN (RW)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> *</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * channel enable bit</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a25db3c1407ba5e093391fb86c9ebabce">  308</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a3c321f498208953d217beaaa8bd683df">  309</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aa23f3a99486656feb9a2105a191b8a32">  310</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_EN_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_CTL_EN_SHIFT) &amp; SMIX_DMA_CH_CTL_EN_MASK)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a7da0a85d610d6db42129091be4ed902a">  311</a></span><span class="preprocessor">#define SMIX_DMA_CH_CTL_EN_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_CTL_EN_MASK) &gt;&gt; SMIX_DMA_CH_CTL_EN_SHIFT)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">/* Bitfield definition for register of struct array DMA_CH: BURST_COUNT */</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">/*</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> * NUM (RW)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> *</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * the total number of source beats</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> */</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a65c95bf3d0f86142e8ad81a333c1bbd5">  319</a></span><span class="preprocessor">#define SMIX_DMA_CH_BURST_COUNT_NUM_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a787874b1ae8368a0817307c821752960">  320</a></span><span class="preprocessor">#define SMIX_DMA_CH_BURST_COUNT_NUM_SHIFT (0U)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a6191360310986832d34f5324a7234cb6">  321</a></span><span class="preprocessor">#define SMIX_DMA_CH_BURST_COUNT_NUM_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_BURST_COUNT_NUM_SHIFT) &amp; SMIX_DMA_CH_BURST_COUNT_NUM_MASK)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aab2eaa5d9218fae5391a0512ff6d7fff">  322</a></span><span class="preprocessor">#define SMIX_DMA_CH_BURST_COUNT_NUM_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_BURST_COUNT_NUM_MASK) &gt;&gt; SMIX_DMA_CH_BURST_COUNT_NUM_SHIFT)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">/* Bitfield definition for register of struct array DMA_CH: SRCADDR */</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">/*</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * PTR (RW)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> *</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> * source address</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> */</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a2a2ab1c8656e548cb2ac41e03eeaefd1">  330</a></span><span class="preprocessor">#define SMIX_DMA_CH_SRCADDR_PTR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a809d624cec448b2688507e6e016916b0">  331</a></span><span class="preprocessor">#define SMIX_DMA_CH_SRCADDR_PTR_SHIFT (0U)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aa5942338e0c3a8c5079f88dab3f77280">  332</a></span><span class="preprocessor">#define SMIX_DMA_CH_SRCADDR_PTR_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_SRCADDR_PTR_SHIFT) &amp; SMIX_DMA_CH_SRCADDR_PTR_MASK)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a3edb40ce97541d188aa4656cac1fbbfe">  333</a></span><span class="preprocessor">#define SMIX_DMA_CH_SRCADDR_PTR_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_SRCADDR_PTR_MASK) &gt;&gt; SMIX_DMA_CH_SRCADDR_PTR_SHIFT)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">/* Bitfield definition for register of struct array DMA_CH: DSTADDR */</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">/*</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * PTR (RW)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> *</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> * destination address</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#acb887f3e5e2f9d46cf342727e6ab3026">  341</a></span><span class="preprocessor">#define SMIX_DMA_CH_DSTADDR_PTR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a1684cd1aecfb47de528891981ef1c618">  342</a></span><span class="preprocessor">#define SMIX_DMA_CH_DSTADDR_PTR_SHIFT (0U)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab9465a17c3ffe10945cb614272184d39">  343</a></span><span class="preprocessor">#define SMIX_DMA_CH_DSTADDR_PTR_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_DSTADDR_PTR_SHIFT) &amp; SMIX_DMA_CH_DSTADDR_PTR_MASK)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a1411de3b2e6bd20b282a50b614588b89">  344</a></span><span class="preprocessor">#define SMIX_DMA_CH_DSTADDR_PTR_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_DSTADDR_PTR_MASK) &gt;&gt; SMIX_DMA_CH_DSTADDR_PTR_SHIFT)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/* Bitfield definition for register of struct array DMA_CH: LLP */</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">/*</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> * PTR (RW)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> *</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * the address pointer for the linked list descriptor</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a2e7d13293d544b8b3183d235c56c5015">  352</a></span><span class="preprocessor">#define SMIX_DMA_CH_LLP_PTR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aff83826343a728874d0b4c2eb090f0e3">  353</a></span><span class="preprocessor">#define SMIX_DMA_CH_LLP_PTR_SHIFT (0U)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9fe815c769f401758f1707bf7bccf5b6">  354</a></span><span class="preprocessor">#define SMIX_DMA_CH_LLP_PTR_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DMA_CH_LLP_PTR_SHIFT) &amp; SMIX_DMA_CH_LLP_PTR_MASK)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a333d95f89e50662ba8bd81caf79b3d0b">  355</a></span><span class="preprocessor">#define SMIX_DMA_CH_LLP_PTR_GET(x) (((uint32_t)(x) &amp; SMIX_DMA_CH_LLP_PTR_MASK) &gt;&gt; SMIX_DMA_CH_LLP_PTR_SHIFT)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">/* Bitfield definition for register: CALSAT_ST */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">/*</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> * DST (W1C)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> *</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> * DST CAL_SAT_ERR. W1C</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a93b65f44a658a3c0c6d385b96fbc593f">  363</a></span><span class="preprocessor">#define SMIX_CALSAT_ST_DST_MASK (0xC0000000UL)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a4c930543e1cd4e0358f888e4d93363f0">  364</a></span><span class="preprocessor">#define SMIX_CALSAT_ST_DST_SHIFT (30U)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a350342b476d0c4ebc06d06b9b441e841">  365</a></span><span class="preprocessor">#define SMIX_CALSAT_ST_DST_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_CALSAT_ST_DST_SHIFT) &amp; SMIX_CALSAT_ST_DST_MASK)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ac4e33c41de3137c11855393d13d00e2d">  366</a></span><span class="preprocessor">#define SMIX_CALSAT_ST_DST_GET(x) (((uint32_t)(x) &amp; SMIX_CALSAT_ST_DST_MASK) &gt;&gt; SMIX_CALSAT_ST_DST_SHIFT)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">/*</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * SRC (W1C)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> *</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> * SRC CAL_SAT_ERR. W1C</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"> */</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a03befa81035b42f884eeaf008b4c9d29">  373</a></span><span class="preprocessor">#define SMIX_CALSAT_ST_SRC_MASK (0x3FFFU)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a29d3481051296f9b3982777648a146d3">  374</a></span><span class="preprocessor">#define SMIX_CALSAT_ST_SRC_SHIFT (0U)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a2abf032f04038930e31640527a0e6341">  375</a></span><span class="preprocessor">#define SMIX_CALSAT_ST_SRC_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_CALSAT_ST_SRC_SHIFT) &amp; SMIX_CALSAT_ST_SRC_MASK)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#acca6cf9848db11c84a3168b72cb577f5">  376</a></span><span class="preprocessor">#define SMIX_CALSAT_ST_SRC_GET(x) (((uint32_t)(x) &amp; SMIX_CALSAT_ST_SRC_MASK) &gt;&gt; SMIX_CALSAT_ST_SRC_SHIFT)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">/* Bitfield definition for register: FDOT_DONE_ST */</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">/*</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * DST (W1C)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> *</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> * DST fadeout done. W1C</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"> */</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a8e67d39ca9e080cb740401cdbfb30efd">  384</a></span><span class="preprocessor">#define SMIX_FDOT_DONE_ST_DST_MASK (0xC0000000UL)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ac483b6c2ea859a4af94ba467d27453d5">  385</a></span><span class="preprocessor">#define SMIX_FDOT_DONE_ST_DST_SHIFT (30U)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a0dbe7254e0a2df853fc64b6081232ac4">  386</a></span><span class="preprocessor">#define SMIX_FDOT_DONE_ST_DST_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_FDOT_DONE_ST_DST_SHIFT) &amp; SMIX_FDOT_DONE_ST_DST_MASK)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab94606082833a850df6a1e7ead75229d">  387</a></span><span class="preprocessor">#define SMIX_FDOT_DONE_ST_DST_GET(x) (((uint32_t)(x) &amp; SMIX_FDOT_DONE_ST_DST_MASK) &gt;&gt; SMIX_FDOT_DONE_ST_DST_SHIFT)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">/*</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> * SRC (W1C)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> *</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> * SRC fadeout done. W1C</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9c2f4324fb3f12178279c997e03638cd">  394</a></span><span class="preprocessor">#define SMIX_FDOT_DONE_ST_SRC_MASK (0x3FFFU)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aa85b38ce5e18947ba99c5f9bbd2015a7">  395</a></span><span class="preprocessor">#define SMIX_FDOT_DONE_ST_SRC_SHIFT (0U)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9a0a735bdf5c4ab4ff1a0c44faf362f8">  396</a></span><span class="preprocessor">#define SMIX_FDOT_DONE_ST_SRC_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_FDOT_DONE_ST_SRC_SHIFT) &amp; SMIX_FDOT_DONE_ST_SRC_MASK)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a6da3cc47e14f4fc72a18e9c68254b872">  397</a></span><span class="preprocessor">#define SMIX_FDOT_DONE_ST_SRC_GET(x) (((uint32_t)(x) &amp; SMIX_FDOT_DONE_ST_SRC_MASK) &gt;&gt; SMIX_FDOT_DONE_ST_SRC_SHIFT)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">/* Bitfield definition for register: DATA_ST */</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">/*</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> * DST_DA (RO)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> *</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * DST data available</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a06f6ff625704355aacc80df399f6dd91">  405</a></span><span class="preprocessor">#define SMIX_DATA_ST_DST_DA_MASK (0xC0000000UL)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a2d3b352a6a99db8f061d4f31a1938e85">  406</a></span><span class="preprocessor">#define SMIX_DATA_ST_DST_DA_SHIFT (30U)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a319bef04f557ae8569a1af07cd4a4546">  407</a></span><span class="preprocessor">#define SMIX_DATA_ST_DST_DA_GET(x) (((uint32_t)(x) &amp; SMIX_DATA_ST_DST_DA_MASK) &gt;&gt; SMIX_DATA_ST_DST_DA_SHIFT)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">/*</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> * DST_UNDL (RO)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> *</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> * DST data underflow</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a88312ed26974e2d26596521ec885c5e0">  414</a></span><span class="preprocessor">#define SMIX_DATA_ST_DST_UNDL_MASK (0x30000000UL)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a1b7a2c54e47d0f3fca838b134de5c883">  415</a></span><span class="preprocessor">#define SMIX_DATA_ST_DST_UNDL_SHIFT (28U)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a2139cfaab028b9b4919c53489096e807">  416</a></span><span class="preprocessor">#define SMIX_DATA_ST_DST_UNDL_GET(x) (((uint32_t)(x) &amp; SMIX_DATA_ST_DST_UNDL_MASK) &gt;&gt; SMIX_DATA_ST_DST_UNDL_SHIFT)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">/*</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> * SRC_DN (RO)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> *</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> * SRC data needed</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> */</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9b108ea193214e72cb3718dace08957c">  423</a></span><span class="preprocessor">#define SMIX_DATA_ST_SRC_DN_MASK (0x3FFFU)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab6007004d1365c22c0c24362751bdd28">  424</a></span><span class="preprocessor">#define SMIX_DATA_ST_SRC_DN_SHIFT (0U)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a5d0f1a769a7f8e556b45bd6fb67b15aa">  425</a></span><span class="preprocessor">#define SMIX_DATA_ST_SRC_DN_GET(x) (((uint32_t)(x) &amp; SMIX_DATA_ST_SRC_DN_MASK) &gt;&gt; SMIX_DATA_ST_SRC_DN_SHIFT)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span> </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">/* Bitfield definition for register of struct array DST_CH: CTRL */</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">/*</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"> * DATA_UNFL_IE (RW)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"> *</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> * Data Underflow Error IntEn</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> */</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a37c6b1221d005fbe8b372096c762db8a">  433</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DATA_UNFL_IE_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a777d795978f3af8ca5414e8edeb03e9d">  434</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DATA_UNFL_IE_SHIFT (20U)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a5b6ec2d9bc1ff087aa1c16f03db771ae">  435</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DATA_UNFL_IE_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_CTRL_DATA_UNFL_IE_SHIFT) &amp; SMIX_DST_CH_CTRL_DATA_UNFL_IE_MASK)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab99e39554bedd44b5b19f4ef46056323">  436</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DATA_UNFL_IE_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_CTRL_DATA_UNFL_IE_MASK) &gt;&gt; SMIX_DST_CH_CTRL_DATA_UNFL_IE_SHIFT)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">/*</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"> * THRSH (RW)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"> *</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> * FIFO threshold for DMA or Int. &gt;= will generate req.  Must be greater or equal than 8. The read burst of DMA should make the fillings in the buffer be greater than 4.</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#adaef7bc6649f12320a043c61c6c5ac36">  443</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_THRSH_MASK (0xFF000UL)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a133c0e91027e823c323496e306e91ad3">  444</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_THRSH_SHIFT (12U)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a42b46b31f2e78d9b99a74aaf02e8295a">  445</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_THRSH_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_CTRL_THRSH_SHIFT) &amp; SMIX_DST_CH_CTRL_THRSH_MASK)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#af7127fa6b9355a32d92b09ad6b4b70a3">  446</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_THRSH_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_CTRL_THRSH_MASK) &gt;&gt; SMIX_DST_CH_CTRL_THRSH_SHIFT)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">/*</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment"> * CALSAT_INT_EN (RW)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment"> *</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> * Cal Saturation IntEn</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> */</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a08ab445af51fe5110b1873fc294a91d6">  453</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_CALSAT_INT_EN_MASK (0x800U)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ae04c3679e73bfda1a1d35ff1dcb28a07">  454</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_CALSAT_INT_EN_SHIFT (11U)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#af345bfe34c6b8d028f75cf3f1f522177">  455</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_CALSAT_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_CTRL_CALSAT_INT_EN_SHIFT) &amp; SMIX_DST_CH_CTRL_CALSAT_INT_EN_MASK)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a6e957c81b0336c023dcd41111d890383">  456</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_CALSAT_INT_EN_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_CTRL_CALSAT_INT_EN_MASK) &gt;&gt; SMIX_DST_CH_CTRL_CALSAT_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span> </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">/*</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> * DA_INT_EN (RW)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> *</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> * Data Available IntEn</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> */</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a307a4541e96cfc03edb77d98b02ffbaa">  463</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DA_INT_EN_MASK (0x400U)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a1cd3cbe9130fd4a92c297cfb9c0726de">  464</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DA_INT_EN_SHIFT (10U)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9972129d3b1f4a76028045c12858439d">  465</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DA_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_CTRL_DA_INT_EN_SHIFT) &amp; SMIX_DST_CH_CTRL_DA_INT_EN_MASK)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a51b6e00d0b4782fcb33cdfed5d2704aa">  466</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DA_INT_EN_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_CTRL_DA_INT_EN_MASK) &gt;&gt; SMIX_DST_CH_CTRL_DA_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">/*</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> * ADEACTFADEOUT_EN (RW)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> *</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * AutoDeactAfterFadeOut_En:</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> * Asserted to enter de-activated mode after fade-out done</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> */</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#af9c7de3deb214746779ee903087398b2">  474</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_ADEACTFADEOUT_EN_MASK (0x200U)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#afc00a00d14f94fa2a85e55c0e89bdda9">  475</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_ADEACTFADEOUT_EN_SHIFT (9U)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a353693b8937678d06993eba2cd952930">  476</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_ADEACTFADEOUT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_CTRL_ADEACTFADEOUT_EN_SHIFT) &amp; SMIX_DST_CH_CTRL_ADEACTFADEOUT_EN_MASK)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a0a7c5ad51d80b52c628ba03027c470cc">  477</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_ADEACTFADEOUT_EN_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_CTRL_ADEACTFADEOUT_EN_MASK) &gt;&gt; SMIX_DST_CH_CTRL_ADEACTFADEOUT_EN_SHIFT)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">/*</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> * FADEOUT_DONE_IE (RW)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> *</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> * Fade-Out interrupt enable</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> */</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a43b5cbf1d668e26188d39f9890943624">  484</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_FADEOUT_DONE_IE_MASK (0x100U)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ad7dfc5723515c1d571378963972cd7b1">  485</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_FADEOUT_DONE_IE_SHIFT (8U)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#af874fc99e59c09f78a6b5f85367ec0db">  486</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_FADEOUT_DONE_IE_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_CTRL_FADEOUT_DONE_IE_SHIFT) &amp; SMIX_DST_CH_CTRL_FADEOUT_DONE_IE_MASK)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a5a7506fc59170d4a123d43fd4899ec82">  487</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_FADEOUT_DONE_IE_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_CTRL_FADEOUT_DONE_IE_MASK) &gt;&gt; SMIX_DST_CH_CTRL_FADEOUT_DONE_IE_SHIFT)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">/*</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * DST_DEACT (RW)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> *</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> * de-activate the destination channel</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> */</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a0adb46e4755ff6ecb5b3d35dea1f46d0">  494</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DST_DEACT_MASK (0x80U)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a6807558d57f789158f0853409e9d5eb2">  495</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DST_DEACT_SHIFT (7U)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a24a9f21b3160260e62985bc9c8dd10f7">  496</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DST_DEACT_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_CTRL_DST_DEACT_SHIFT) &amp; SMIX_DST_CH_CTRL_DST_DEACT_MASK)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a99febb5d3e413dd1afcf3fc39111a50f">  497</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DST_DEACT_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_CTRL_DST_DEACT_MASK) &gt;&gt; SMIX_DST_CH_CTRL_DST_DEACT_SHIFT)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">/*</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> * DST_ACT (RW)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> *</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> * activate the destination channel</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> */</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ad1830ff103fc89b40ad8e0f6802dfbe1">  504</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DST_ACT_MASK (0x40U)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab96d6a3f259f58d96b1ae283a87102fa">  505</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DST_ACT_SHIFT (6U)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aa46ca256fbc498da264486e8e5e1beb9">  506</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DST_ACT_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_CTRL_DST_ACT_SHIFT) &amp; SMIX_DST_CH_CTRL_DST_ACT_MASK)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a500b6061a9c457b2460057e8965d22aa">  507</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DST_ACT_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_CTRL_DST_ACT_MASK) &gt;&gt; SMIX_DST_CH_CTRL_DST_ACT_SHIFT)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">/*</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> * DSTFADOUT_MEN (RW)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> *</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> * Manual FadeOut_Ctrl for destionation. Auto clear.</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> */</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a8cbb1675cdbaa02e083f606d1b5d1ed6">  514</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DSTFADOUT_MEN_MASK (0x20U)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a8a4ec16c7b2d0262f7f5882840d21a7e">  515</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DSTFADOUT_MEN_SHIFT (5U)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a880f379879ae0ac30f5b296fa9a88160">  516</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DSTFADOUT_MEN_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_CTRL_DSTFADOUT_MEN_SHIFT) &amp; SMIX_DST_CH_CTRL_DSTFADOUT_MEN_MASK)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ada6fad7d5d7584466492c21cd619a55b">  517</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DSTFADOUT_MEN_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_CTRL_DSTFADOUT_MEN_MASK) &gt;&gt; SMIX_DST_CH_CTRL_DSTFADOUT_MEN_SHIFT)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">/*</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> * DSTFADOUT_AEN (RW)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> *</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> * Automatically FadeOut_Ctrl for destionation. Only effective after DST_AFADEOUT is assigned a non-zero value</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> */</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aa3221b69bdcad151dee397d2e58dd1b3">  524</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DSTFADOUT_AEN_MASK (0x10U)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a5607b2ec8c3464e316930cc475263edc">  525</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DSTFADOUT_AEN_SHIFT (4U)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a68810fdf9f58d2484d404b1387da6352">  526</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DSTFADOUT_AEN_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_CTRL_DSTFADOUT_AEN_SHIFT) &amp; SMIX_DST_CH_CTRL_DSTFADOUT_AEN_MASK)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aab17457295157a3edc4df0d4587668aa">  527</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DSTFADOUT_AEN_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_CTRL_DSTFADOUT_AEN_MASK) &gt;&gt; SMIX_DST_CH_CTRL_DSTFADOUT_AEN_SHIFT)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">/*</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> * DSTFADIN_EN (RW)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> *</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> * FadeIn_Ctrl for destionation. Auto clear.</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> */</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a18946014ba96abbae5179fc85cfe4b30">  534</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DSTFADIN_EN_MASK (0x8U)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ad58d95042a01a6cef14895f0e12f7f56">  535</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DSTFADIN_EN_SHIFT (3U)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a15c139a6e7b4ce8db70a25d86529a694">  536</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DSTFADIN_EN_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_CTRL_DSTFADIN_EN_SHIFT) &amp; SMIX_DST_CH_CTRL_DSTFADIN_EN_MASK)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a7cafc5ad9a7b3b1f2d59f5cdffb1585c">  537</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DSTFADIN_EN_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_CTRL_DSTFADIN_EN_MASK) &gt;&gt; SMIX_DST_CH_CTRL_DSTFADIN_EN_SHIFT)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span> </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">/*</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> * DST_EN (RW)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> *</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * Dst enabled. When disabled, clear the FIFO pointers.</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> */</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#afc5d06f11df54c358702b7c13f76877f">  544</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DST_EN_MASK (0x4U)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aa6889fdadc21c9e661913780b35846c6">  545</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DST_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a2feb508115cae7d581d7aa77bbde7e0f">  546</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DST_EN_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_CTRL_DST_EN_SHIFT) &amp; SMIX_DST_CH_CTRL_DST_EN_MASK)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a18b295b9e6d18226b5b2f94738b3fdfa">  547</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_DST_EN_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_CTRL_DST_EN_MASK) &gt;&gt; SMIX_DST_CH_CTRL_DST_EN_SHIFT)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">/*</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> * SOFTRST (RW)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> *</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> * Soft reset</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> */</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a914ebc61396c041bd76da52b1468be04">  554</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_SOFTRST_MASK (0x2U)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a18527c7bfdc2cdee9c38d9f4d30c18b5">  555</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_SOFTRST_SHIFT (1U)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a2865186c23688ce6c59934523eb50ef4">  556</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_SOFTRST_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_CTRL_SOFTRST_SHIFT) &amp; SMIX_DST_CH_CTRL_SOFTRST_MASK)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a83bcf4cef58921064daf44ccd3004ffd">  557</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_SOFTRST_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_CTRL_SOFTRST_MASK) &gt;&gt; SMIX_DST_CH_CTRL_SOFTRST_SHIFT)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">/*</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> * MIXER_EN (RW)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> *</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> * mixer function enable.</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> */</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aabc77fd66577ad54c855e70d3748af94">  564</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_MIXER_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#af0d4b620429efb92c78e74eaf2b76ec4">  565</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_MIXER_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a770a243fb8fc7d82f29a7c788feec605">  566</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_MIXER_EN_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_CTRL_MIXER_EN_SHIFT) &amp; SMIX_DST_CH_CTRL_MIXER_EN_MASK)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a761efd74488cc784189badddedfb08bc">  567</a></span><span class="preprocessor">#define SMIX_DST_CH_CTRL_MIXER_EN_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_CTRL_MIXER_EN_MASK) &gt;&gt; SMIX_DST_CH_CTRL_MIXER_EN_SHIFT)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">/* Bitfield definition for register of struct array DST_CH: GAIN */</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">/*</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> * VAL (RW)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> *</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> * Unsigned Int, with 12 fractional bits. . The top 3 bits are for shift. Same as SHFT_CTR[2:0]</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> */</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a913233ce328bf7062a6fd65cbcb5ba13">  575</a></span><span class="preprocessor">#define SMIX_DST_CH_GAIN_VAL_MASK (0x7FFFU)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a3a7966df6cc5bdfc3b0f37c290eee8fb">  576</a></span><span class="preprocessor">#define SMIX_DST_CH_GAIN_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a25d5219642978ecb98a1e256f0b7259f">  577</a></span><span class="preprocessor">#define SMIX_DST_CH_GAIN_VAL_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_GAIN_VAL_SHIFT) &amp; SMIX_DST_CH_GAIN_VAL_MASK)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a80f2d5d3a55dc3657ea44dbaddda40b7">  578</a></span><span class="preprocessor">#define SMIX_DST_CH_GAIN_VAL_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_GAIN_VAL_MASK) &gt;&gt; SMIX_DST_CH_GAIN_VAL_SHIFT)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">/* Bitfield definition for register of struct array DST_CH: BUFSIZE */</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">/*</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> * MAX_IDX (RW)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> *</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> * The total length of the dst stream -1. If zero, means there is no  end of the stream.</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> */</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a706af2bcfd49350061bef1b2cc4cf790">  586</a></span><span class="preprocessor">#define SMIX_DST_CH_BUFSIZE_MAX_IDX_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab12894cb697c26598b20a5357582c52a">  587</a></span><span class="preprocessor">#define SMIX_DST_CH_BUFSIZE_MAX_IDX_SHIFT (0U)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ae2f845318687ca5dd3c0a5ea812b9b52">  588</a></span><span class="preprocessor">#define SMIX_DST_CH_BUFSIZE_MAX_IDX_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_BUFSIZE_MAX_IDX_SHIFT) &amp; SMIX_DST_CH_BUFSIZE_MAX_IDX_MASK)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ae615c87a0f6e82b9e0afba450bdb354d">  589</a></span><span class="preprocessor">#define SMIX_DST_CH_BUFSIZE_MAX_IDX_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_BUFSIZE_MAX_IDX_MASK) &gt;&gt; SMIX_DST_CH_BUFSIZE_MAX_IDX_SHIFT)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">/* Bitfield definition for register of struct array DST_CH: FADEIN */</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">/*</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> * DELTA (RW)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> *</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> * Fade-in delta for linear fading in from 0 to 1 (about at most 20s for 48kHz sampled sound)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> * (Using only top 14 bits for mul)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> */</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9a9e6d4594cd67b2c8d3ad2f326c9dab">  598</a></span><span class="preprocessor">#define SMIX_DST_CH_FADEIN_DELTA_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9353c5a6df8f4cf716b7fe53fcc3349f">  599</a></span><span class="preprocessor">#define SMIX_DST_CH_FADEIN_DELTA_SHIFT (0U)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ac89051f987d0469abcbd35739e6e555b">  600</a></span><span class="preprocessor">#define SMIX_DST_CH_FADEIN_DELTA_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_FADEIN_DELTA_SHIFT) &amp; SMIX_DST_CH_FADEIN_DELTA_MASK)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ac8cd131c176c095ae3fc9985917b7ab6">  601</a></span><span class="preprocessor">#define SMIX_DST_CH_FADEIN_DELTA_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_FADEIN_DELTA_MASK) &gt;&gt; SMIX_DST_CH_FADEIN_DELTA_SHIFT)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">/* Bitfield definition for register of struct array DST_CH: FADEOUT */</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">/*</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> * DELTA (RW)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> *</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> * Fade out in 2^DELTA samples. Now DELTA can be at most 14</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> */</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aba25a89d85c7ef0e95cc0268aa316e89">  609</a></span><span class="preprocessor">#define SMIX_DST_CH_FADEOUT_DELTA_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a0f288c5c15be67d6966a7a5102334ee7">  610</a></span><span class="preprocessor">#define SMIX_DST_CH_FADEOUT_DELTA_SHIFT (0U)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a8fd9f836a99f1652bd9029f3815d6f02">  611</a></span><span class="preprocessor">#define SMIX_DST_CH_FADEOUT_DELTA_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_FADEOUT_DELTA_SHIFT) &amp; SMIX_DST_CH_FADEOUT_DELTA_MASK)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a07b46293aec0ab049a7b6859a6e084a9">  612</a></span><span class="preprocessor">#define SMIX_DST_CH_FADEOUT_DELTA_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_FADEOUT_DELTA_MASK) &gt;&gt; SMIX_DST_CH_FADEOUT_DELTA_SHIFT)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">/* Bitfield definition for register of struct array DST_CH: ST */</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">/*</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> * FIFO_FILLINGS (RO)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> *</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"> * destination channel output FIFO fillings</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment"> */</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a3c43c275ebb302d81da435dc1867046e">  620</a></span><span class="preprocessor">#define SMIX_DST_CH_ST_FIFO_FILLINGS_MASK (0x7FC0U)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a8f45e606ec0db17a7f8473ca0ed8c2db">  621</a></span><span class="preprocessor">#define SMIX_DST_CH_ST_FIFO_FILLINGS_SHIFT (6U)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#afda69fa6f6379c9f56fad8b7e58ce76b">  622</a></span><span class="preprocessor">#define SMIX_DST_CH_ST_FIFO_FILLINGS_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_ST_FIFO_FILLINGS_MASK) &gt;&gt; SMIX_DST_CH_ST_FIFO_FILLINGS_SHIFT)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span> </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">/*</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> * FDOUT_DONE (RO)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> *</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> * Fade-Out Done. W1C</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> */</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a1b561d20130aea94ac4ac78ae727ee77">  629</a></span><span class="preprocessor">#define SMIX_DST_CH_ST_FDOUT_DONE_MASK (0x20U)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a8462847cd81fc5e96b002d236ca29052">  630</a></span><span class="preprocessor">#define SMIX_DST_CH_ST_FDOUT_DONE_SHIFT (5U)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a199622b939648ee55112024385928c10">  631</a></span><span class="preprocessor">#define SMIX_DST_CH_ST_FDOUT_DONE_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_ST_FDOUT_DONE_MASK) &gt;&gt; SMIX_DST_CH_ST_FDOUT_DONE_SHIFT)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">/*</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> * CALSAT (RO)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> *</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> * Saturate Error Found. W1C</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> */</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9b9348a0d06e91a7b8cd2d9acf001780">  638</a></span><span class="preprocessor">#define SMIX_DST_CH_ST_CALSAT_MASK (0x10U)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ace85c0dceea870fa1acc3d7137072d89">  639</a></span><span class="preprocessor">#define SMIX_DST_CH_ST_CALSAT_SHIFT (4U)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aadb4cfa51e26721383862fd9bbc87c15">  640</a></span><span class="preprocessor">#define SMIX_DST_CH_ST_CALSAT_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_ST_CALSAT_MASK) &gt;&gt; SMIX_DST_CH_ST_CALSAT_SHIFT)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">/*</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> * DA (RO)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"> *</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment"> * Data Available</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"> */</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#add6d258cdfa144f8c0f25e4dd567f94e">  647</a></span><span class="preprocessor">#define SMIX_DST_CH_ST_DA_MASK (0x8U)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a5698aae13093ea0d912c9de53a17f4db">  648</a></span><span class="preprocessor">#define SMIX_DST_CH_ST_DA_SHIFT (3U)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ae9519f3a3a8f88e5a93f9e7b06e5697f">  649</a></span><span class="preprocessor">#define SMIX_DST_CH_ST_DA_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_ST_DA_MASK) &gt;&gt; SMIX_DST_CH_ST_DA_SHIFT)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span> </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">/*</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> * MODE (RO)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> *</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> * The modes are:</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"> * Mode 0: Disabled: after reset. Program the registers, and DSTn_CTRL [DST_EN] to enter Mode 1.</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> * Mode 1: Enabled and not-activated. wait for DSTn_CTRL [DSTFADIN_EN] or DSTn_CTRL [DST_ACT], jump to Mode 3 or Mode 4 based on whether Fade-in enabled.</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> * Mode 3: Enabled and activated and fade-in in progress: Can not be fade out. Will send data to DMA. Jump to Mode 4 after fadin op done.</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"> * Mode 4: Enabled and activated and done fade-in, no fade-out yet: Can be fade out. Will send data to DMA.</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> * Mode 5: Enabled and activated and fade-out in progress: After faded out OP. Will send data to DMA. Will transfer to mode 6 or mode 7 depending on the DSTn_CTRL [ADeactFadeOut_En] cfg</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> * Mode 6: Enabled and activated and faded-out: faded out is done. Will send data to DMA. Will transfer to mode 7 if manual deactivated.</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"> * Mode 7: Enabled and De-activated: If configured to enter this mode, after auto or manuallly fade-out, or after manual de-activated. Won&#39;t send data to DMA. Won&#39;t gen data avail signals. Intf register can be programmed. Will change to Mode 3 or Mode 4  after manual ACT or Fade-in CMD. Will transfer to Mode 0 if DSTn_CTRL [DST_EN] is assigned 0. To support a new stream or, to continue the old stream after a pause.</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"> */</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ad2c927d6320071a6a8fe23168ed97080">  663</a></span><span class="preprocessor">#define SMIX_DST_CH_ST_MODE_MASK (0x7U)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a03d6d882ca26108bb3c4b2d8ff10b8ca">  664</a></span><span class="preprocessor">#define SMIX_DST_CH_ST_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ad469d702ac260983ade2a1db5da9bfe0">  665</a></span><span class="preprocessor">#define SMIX_DST_CH_ST_MODE_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_ST_MODE_MASK) &gt;&gt; SMIX_DST_CH_ST_MODE_SHIFT)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">/* Bitfield definition for register of struct array DST_CH: DATA */</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">/*</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> * VAL (RO)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> *</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> * Output data buffer</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> */</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9b0bb4d847a53a4648025afaddb8a21f">  673</a></span><span class="preprocessor">#define SMIX_DST_CH_DATA_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a14b03987f98115a3f87a8f9c881f67fc">  674</a></span><span class="preprocessor">#define SMIX_DST_CH_DATA_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a65e21411a9459031fef579701a3f93bb">  675</a></span><span class="preprocessor">#define SMIX_DST_CH_DATA_VAL_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_DATA_VAL_MASK) &gt;&gt; SMIX_DST_CH_DATA_VAL_SHIFT)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">/* Bitfield definition for register of struct array DST_CH: SOURCE_EN */</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">/*</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> * VAL (RW)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> *</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"> * After enabled, Data needed req will be asserted. DMA can feed in data. The channel will join in the sum operation of mixer operation.</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"> */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ad5cf22ae2f8bddc49c978ed5b5db36e7">  683</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_EN_VAL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ae09760178731abcb4d50cb5dda302ce3">  684</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_EN_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aa71377e0c919cadfeeeb30750c3f8a44">  685</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_EN_VAL_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_SOURCE_EN_VAL_SHIFT) &amp; SMIX_DST_CH_SOURCE_EN_VAL_MASK)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a17ac1974b17290bf62dfc46a682287cb">  686</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_EN_VAL_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_SOURCE_EN_VAL_MASK) &gt;&gt; SMIX_DST_CH_SOURCE_EN_VAL_SHIFT)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">/* Bitfield definition for register of struct array DST_CH: SOURCE_ACT */</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">/*</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"> * VAL (WO)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> *</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> * Manually Activate the channel</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> */</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ae467ecc3a297697b8165c33110a8f79a">  694</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_ACT_VAL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a3e51b0d75beb449076ffd7beccff3e31">  695</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_ACT_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a2fc22faff1aa07688fd6ae7b06eb3b16">  696</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_ACT_VAL_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_SOURCE_ACT_VAL_SHIFT) &amp; SMIX_DST_CH_SOURCE_ACT_VAL_MASK)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a991ade067e983a164336ba828c0eb47c">  697</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_ACT_VAL_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_SOURCE_ACT_VAL_MASK) &gt;&gt; SMIX_DST_CH_SOURCE_ACT_VAL_SHIFT)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span> </div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">/* Bitfield definition for register of struct array DST_CH: SOURCE_DEACT */</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">/*</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment"> * VAL (WO)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"> *</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> * Manually DeActivate the channel</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> */</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a85b4640b83b9e8b84a49c49b550e9854">  705</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_DEACT_VAL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ac46947dae2c4617f50e535a65926afb2">  706</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_DEACT_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#af4dbb60978f22ae7f18eccf6e240a824">  707</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_DEACT_VAL_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_SOURCE_DEACT_VAL_SHIFT) &amp; SMIX_DST_CH_SOURCE_DEACT_VAL_MASK)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ac90d3085fcb2b74de57350335c46ff7c">  708</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_DEACT_VAL_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_SOURCE_DEACT_VAL_MASK) &gt;&gt; SMIX_DST_CH_SOURCE_DEACT_VAL_SHIFT)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">/* Bitfield definition for register of struct array DST_CH: SOURCE_FADEIN_CTRL */</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">/*</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"> * AOP (RW)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment"> *</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"> * Asserted to start fade-in operation. When the amplification factors are stable, auto clear.</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> */</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aedb533254d57df6ee49f2ab22490f3ba">  716</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_FADEIN_CTRL_AOP_MASK (0xFFU)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a715ea6ab2fb36adcd733ec827b63a337">  717</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_FADEIN_CTRL_AOP_SHIFT (0U)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab0f97c8ad49751910b4a9109fd69ac12">  718</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_FADEIN_CTRL_AOP_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_SOURCE_FADEIN_CTRL_AOP_SHIFT) &amp; SMIX_DST_CH_SOURCE_FADEIN_CTRL_AOP_MASK)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a41d2aa69cbe7c9cc6065985e1d2ea056">  719</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_FADEIN_CTRL_AOP_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_SOURCE_FADEIN_CTRL_AOP_MASK) &gt;&gt; SMIX_DST_CH_SOURCE_FADEIN_CTRL_AOP_SHIFT)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span> </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">/* Bitfield definition for register of struct array DST_CH: DEACT_ST */</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">/*</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment"> * DST_DEACT (RO)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment"> *</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"> * Asserted when in de-active mode</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> */</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#acd665e3911a20adf3a37bf9a6aab0d38">  727</a></span><span class="preprocessor">#define SMIX_DST_CH_DEACT_ST_DST_DEACT_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a3152b154b4d3f24a9ee53f70034e25bf">  728</a></span><span class="preprocessor">#define SMIX_DST_CH_DEACT_ST_DST_DEACT_SHIFT (31U)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aedb4d268f4f4270e5af2b2111ec402c7">  729</a></span><span class="preprocessor">#define SMIX_DST_CH_DEACT_ST_DST_DEACT_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_DEACT_ST_DST_DEACT_MASK) &gt;&gt; SMIX_DST_CH_DEACT_ST_DST_DEACT_SHIFT)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span> </div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">/*</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> * SRC_DEACT_ST (RO)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment"> *</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment"> * Asserted when in de-active mode</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> */</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a003e12ceef95f6c75f2031cd5ebb12db">  736</a></span><span class="preprocessor">#define SMIX_DST_CH_DEACT_ST_SRC_DEACT_ST_MASK (0xFFU)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a5cca91e48d43a146c514f72002a3005d">  737</a></span><span class="preprocessor">#define SMIX_DST_CH_DEACT_ST_SRC_DEACT_ST_SHIFT (0U)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a0d5f4708f25aef9d33a8c5c389da71d3">  738</a></span><span class="preprocessor">#define SMIX_DST_CH_DEACT_ST_SRC_DEACT_ST_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_DEACT_ST_SRC_DEACT_ST_MASK) &gt;&gt; SMIX_DST_CH_DEACT_ST_SRC_DEACT_ST_SHIFT)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span> </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment">/* Bitfield definition for register of struct array DST_CH: SOURCE_MFADEOUT_CTRL */</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment">/*</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> * OP (RW)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"> *</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment"> * Asserted to start fade-out operation. When the amplification factors are stable, auto clear.</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment"> */</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a827f3c5ac0ac2a292ede5eff1eb2b89f">  746</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_MFADEOUT_CTRL_OP_MASK (0xFFU)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aa11c097b6ac1320b746a29574d58d052">  747</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_MFADEOUT_CTRL_OP_SHIFT (0U)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#abb323986824ea0c9eb6a903cfd05e2ea">  748</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_MFADEOUT_CTRL_OP_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_DST_CH_SOURCE_MFADEOUT_CTRL_OP_SHIFT) &amp; SMIX_DST_CH_SOURCE_MFADEOUT_CTRL_OP_MASK)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a5e3ffbd4ef1a82ddca538358fe7aa452">  749</a></span><span class="preprocessor">#define SMIX_DST_CH_SOURCE_MFADEOUT_CTRL_OP_GET(x) (((uint32_t)(x) &amp; SMIX_DST_CH_SOURCE_MFADEOUT_CTRL_OP_MASK) &gt;&gt; SMIX_DST_CH_SOURCE_MFADEOUT_CTRL_OP_SHIFT)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span> </div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment">/* Bitfield definition for register of struct array SOURCE_CH: CTRL */</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">/*</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment"> * FIFO_RESET (RW)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment"> *</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment"> * Asserted to reset FIFO pointer. Cleared to exit reset state.</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment"> */</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a25108d1cb3b077791d137a22b07306df">  757</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_FIFO_RESET_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#af65dd74fef8169c567730c7c0b7c9650">  758</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_FIFO_RESET_SHIFT (21U)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a442d8aed6d25dd2686776ec286801b9a">  759</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_FIFO_RESET_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_SOURCE_CH_CTRL_FIFO_RESET_SHIFT) &amp; SMIX_SOURCE_CH_CTRL_FIFO_RESET_MASK)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#acead632fa8213f1d03fdc2b52dd45867">  760</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_FIFO_RESET_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_CTRL_FIFO_RESET_MASK) &gt;&gt; SMIX_SOURCE_CH_CTRL_FIFO_RESET_SHIFT)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span> </div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">/*</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment"> * THRSH (RW)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"> *</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment"> * FIFO threshold for DMA or Int. &lt;= will generate req. Must be greater or equal than 8. This threshold is also used to trgger the internal FIR operation. To avoid the reading and writing to the same address in the memory block, the threshold should greater than 4.</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment"> */</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a1f2287ae2991298fc025607298dd6d26">  767</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_THRSH_MASK (0x1FE000UL)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a7b584322cdf4ca15649584ed5c97e613">  768</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_THRSH_SHIFT (13U)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ac7243823a361f01846a75bf5f819ad97">  769</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_THRSH_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_SOURCE_CH_CTRL_THRSH_SHIFT) &amp; SMIX_SOURCE_CH_CTRL_THRSH_MASK)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#abd26d2d5618698532781c81cb7b1f893">  770</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_THRSH_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_CTRL_THRSH_MASK) &gt;&gt; SMIX_SOURCE_CH_CTRL_THRSH_SHIFT)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span> </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment">/*</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> * CALSAT_INT_EN (RW)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> *</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment"> * Cal Saturation IntEn</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment"> */</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a64ddd5795bc36b36cb2a50cb07aeeb19">  777</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_CALSAT_INT_EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a743ef7d10baa52703889323f11535d45">  778</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_CALSAT_INT_EN_SHIFT (12U)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ad3ea9e24ab48e897b281c3727f938fa8">  779</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_CALSAT_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_SOURCE_CH_CTRL_CALSAT_INT_EN_SHIFT) &amp; SMIX_SOURCE_CH_CTRL_CALSAT_INT_EN_MASK)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a7f521570912ccd86fdb5c37134833207">  780</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_CALSAT_INT_EN_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_CTRL_CALSAT_INT_EN_MASK) &gt;&gt; SMIX_SOURCE_CH_CTRL_CALSAT_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span> </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">/*</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> * DN_INT_EN (RW)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> *</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"> * Data Needed IntEn</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"> */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a5b222107ebb9b688e749dd58a5ceeea1">  787</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_DN_INT_EN_MASK (0x800U)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a5d5bd422a5af8b2e10b35697f6269e81">  788</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_DN_INT_EN_SHIFT (11U)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ad8c5f846fb3f5952635704f8abe4f46c">  789</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_DN_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_SOURCE_CH_CTRL_DN_INT_EN_SHIFT) &amp; SMIX_SOURCE_CH_CTRL_DN_INT_EN_MASK)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab445b37496b95846f428f3963d975aa3">  790</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_DN_INT_EN_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_CTRL_DN_INT_EN_MASK) &gt;&gt; SMIX_SOURCE_CH_CTRL_DN_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">/*</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> * SHFT_CTRL (RW)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> *</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> * Shift operation after FIR</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> * 0: no shift (when no upsampling or up-sampling-by-2 or up-sampling-by-3)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"> * 1: left-shift-by-1 (when up-sampling-by-4 or up-sampling-by-6)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment"> * 2: left-shift-by-1 (when up-sampling-by-8 or up-sampling-by-12)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"> * 7: /2  (when rate /2)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> * Other n: shift-left-by-n, but not suggested to be used.</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> */</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a2eb56ad965a58049faa6b0b00e13b9a2">  802</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_SHFT_CTRL_MASK (0x700U)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a7e04589bd52c1ff5bb82bbdaf2687ad5">  803</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_SHFT_CTRL_SHIFT (8U)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9adead42e36be344edc0aa563802b68a">  804</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_SHFT_CTRL_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_SOURCE_CH_CTRL_SHFT_CTRL_SHIFT) &amp; SMIX_SOURCE_CH_CTRL_SHFT_CTRL_MASK)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab325714a849efc00a11e12f1fa486991">  805</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_SHFT_CTRL_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_CTRL_SHFT_CTRL_MASK) &gt;&gt; SMIX_SOURCE_CH_CTRL_SHFT_CTRL_SHIFT)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">/*</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"> * AUTODEACTAFTERFADEOUT_EN (RW)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment"> *</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment"> * Asserted to enter de-activated mode after fade-out done</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment"> */</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a1ade9ec8cfeaf3cf88c6796eef8979d0">  812</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_AUTODEACTAFTERFADEOUT_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aa7729852404c205a04545f5391796f51">  813</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_AUTODEACTAFTERFADEOUT_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a1c670676770ea9be9370f8d9f2499516">  814</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_AUTODEACTAFTERFADEOUT_EN_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_SOURCE_CH_CTRL_AUTODEACTAFTERFADEOUT_EN_SHIFT) &amp; SMIX_SOURCE_CH_CTRL_AUTODEACTAFTERFADEOUT_EN_MASK)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a98c9c6473d768876e6e7986f76f2ed98">  815</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_AUTODEACTAFTERFADEOUT_EN_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_CTRL_AUTODEACTAFTERFADEOUT_EN_MASK) &gt;&gt; SMIX_SOURCE_CH_CTRL_AUTODEACTAFTERFADEOUT_EN_SHIFT)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span> </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">/*</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> * FADEOUT_DONE_IE (RW)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> *</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"> * Fade-Out interrupt enable</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment"> */</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aee0d1a032a04009603acf82033ba32c1">  822</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_FADEOUT_DONE_IE_MASK (0x40U)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a1f9d9583b4eb9ff00d01f2ee4036e705">  823</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_FADEOUT_DONE_IE_SHIFT (6U)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a993362f546984d7d5b8a771d08ea152b">  824</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_FADEOUT_DONE_IE_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_SOURCE_CH_CTRL_FADEOUT_DONE_IE_SHIFT) &amp; SMIX_SOURCE_CH_CTRL_FADEOUT_DONE_IE_MASK)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a4282dc67dae06594d4badff186d33f2e">  825</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_FADEOUT_DONE_IE_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_CTRL_FADEOUT_DONE_IE_MASK) &gt;&gt; SMIX_SOURCE_CH_CTRL_FADEOUT_DONE_IE_SHIFT)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span> </div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">/*</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> * RATECONV (RW)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> *</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> * 0: no rate conversion</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> * 1: up-conversion x2</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> * 2: up-conversion x3</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"> * 3: up-conversion x4</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment"> * 4: up-conversion x6</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment"> * 5: up-conversion x8</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment"> * 6: up-conversion x12</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment"> * 7: down-conversion /2</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment"> */</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a7789e33bfcadcb5fd48c7d104348aa5d">  839</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_RATECONV_MASK (0x7U)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aca813a0e99a49ffda843955d68445d10">  840</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_RATECONV_SHIFT (0U)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab4e08766bdbe12c2ff2dd784561688cc">  841</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_RATECONV_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_SOURCE_CH_CTRL_RATECONV_SHIFT) &amp; SMIX_SOURCE_CH_CTRL_RATECONV_MASK)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a730c876ef5e0d869a8d158029ac5e475">  842</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_CTRL_RATECONV_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_CTRL_RATECONV_MASK) &gt;&gt; SMIX_SOURCE_CH_CTRL_RATECONV_SHIFT)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span> </div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment">/* Bitfield definition for register of struct array SOURCE_CH: GAIN */</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment">/*</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment"> * VAL (RW)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment"> *</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"> * Unsigned Int, with 12 fractional bits. The top 3 bits are for shift. Same as SHFT_CTR[2:0].</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"> */</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a425efed06b1be549d71e8b3683c6273b">  850</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_GAIN_VAL_MASK (0x7FFFU)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a48355ac223e9d9dc65cafed123cfd842">  851</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_GAIN_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a0fefc003e933fa6f733c6f68d6307804">  852</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_GAIN_VAL_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_SOURCE_CH_GAIN_VAL_SHIFT) &amp; SMIX_SOURCE_CH_GAIN_VAL_MASK)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a816a87df7234a680bd7be9ed5a71b226">  853</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_GAIN_VAL_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_GAIN_VAL_MASK) &gt;&gt; SMIX_SOURCE_CH_GAIN_VAL_SHIFT)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span> </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">/* Bitfield definition for register of struct array SOURCE_CH: FADEIN */</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">/*</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment"> * DELTA (RW)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"> *</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment"> * Fade -in confg.</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"> */</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aaa49753a82f46be6f9a7f49cdc0b7f3d">  861</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_FADEIN_DELTA_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a0d5796385f1dde5ed5ca04d9700cf6da">  862</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_FADEIN_DELTA_SHIFT (0U)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9c0c48480c132c577f33fd5cec7a619a">  863</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_FADEIN_DELTA_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_SOURCE_CH_FADEIN_DELTA_SHIFT) &amp; SMIX_SOURCE_CH_FADEIN_DELTA_MASK)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a1d157595d8c789adf87e99b4c39f1971">  864</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_FADEIN_DELTA_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_FADEIN_DELTA_MASK) &gt;&gt; SMIX_SOURCE_CH_FADEIN_DELTA_SHIFT)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment">/* Bitfield definition for register of struct array SOURCE_CH: FADEOUT */</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment">/*</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment"> * DELTA (RW)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"> *</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment"> * Fade out in 2^DELTA samples. Now DELTA can be at most 14</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> */</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a54ef8467df6074ddfeacad4e58a9dbf2">  872</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_FADEOUT_DELTA_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a89ef9da23b5c671d000a2f00698eecd3">  873</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_FADEOUT_DELTA_SHIFT (0U)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a4fbfd928cddef6b55d1277a0da89f5f2">  874</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_FADEOUT_DELTA_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_SOURCE_CH_FADEOUT_DELTA_SHIFT) &amp; SMIX_SOURCE_CH_FADEOUT_DELTA_MASK)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a341471403b9673d45cb15589ddb739f3">  875</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_FADEOUT_DELTA_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_FADEOUT_DELTA_MASK) &gt;&gt; SMIX_SOURCE_CH_FADEOUT_DELTA_SHIFT)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span> </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment">/* Bitfield definition for register of struct array SOURCE_CH: BUFSIZE */</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment">/*</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment"> * MAXIDX (RW)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment"> *</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment"> * unit as 16-bits per sample. Zero means no length limit. = Act Len-1.</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"> * The actual length is the up_rate*(input_data_length-4).</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> * If the filter processing is down-sampling, the value of up_rate above is 1.</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> * If the filter processing is up-sampling, the value of up_rate above is the up-sampling rate.</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> */</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a4c205fa4ac258451a64b78520a6b903b">  886</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_BUFSIZE_MAXIDX_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab34de30dbe055e6b5b894cabcdf2747e">  887</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_BUFSIZE_MAXIDX_SHIFT (0U)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a18b831dc172fe080872c5d596a11df05">  888</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_BUFSIZE_MAXIDX_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_SOURCE_CH_BUFSIZE_MAXIDX_SHIFT) &amp; SMIX_SOURCE_CH_BUFSIZE_MAXIDX_MASK)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ac223b78b123b36893fc33965e87c63ba">  889</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_BUFSIZE_MAXIDX_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_BUFSIZE_MAXIDX_MASK) &gt;&gt; SMIX_SOURCE_CH_BUFSIZE_MAXIDX_SHIFT)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span> </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment">/* Bitfield definition for register of struct array SOURCE_CH: ST */</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">/*</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> * FIFO_FILLINGS (RO)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> *</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> * The fillings of input FIFO.</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> */</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a7b6ed8498ba9ba0b8f8f47dbba2ed980">  897</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_FIFO_FILLINGS_MASK (0x7FC00UL)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a644c6df75bb2c9c1f25fa7525317261f">  898</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_FIFO_FILLINGS_SHIFT (10U)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a0919a967102f1c9d0bd64ed3e77831d7">  899</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_FIFO_FILLINGS_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_ST_FIFO_FILLINGS_MASK) &gt;&gt; SMIX_SOURCE_CH_ST_FIFO_FILLINGS_SHIFT)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">/*</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment"> * FDOUT_DONE (W1C)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment"> *</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"> * Fade-Out Done. W1C</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> */</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a7c7cddbef944297084686e136113e191">  906</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_FDOUT_DONE_MASK (0x200U)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aa1ae1a0b0e5bd202049491c74248e5ea">  907</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_FDOUT_DONE_SHIFT (9U)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a556b5bf1504755e634760a4f27db7903">  908</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_FDOUT_DONE_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_SOURCE_CH_ST_FDOUT_DONE_SHIFT) &amp; SMIX_SOURCE_CH_ST_FDOUT_DONE_MASK)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aa29245f5472288e3ef74d8065d6e860f">  909</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_FDOUT_DONE_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_ST_FDOUT_DONE_MASK) &gt;&gt; SMIX_SOURCE_CH_ST_FDOUT_DONE_SHIFT)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span> </div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment">/*</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment"> * CALSAT (W1C)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment"> *</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment"> * Calculation saturation status. W1C</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment"> */</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a2b692eb7997a9def982cdc3b3cedd999">  916</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_CALSAT_MASK (0x100U)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a44411b3c6b306628ba63e35ed9e6ddf6">  917</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_CALSAT_SHIFT (8U)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a2a1618223ba10fdda4343656b0b27419">  918</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_CALSAT_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_SOURCE_CH_ST_CALSAT_SHIFT) &amp; SMIX_SOURCE_CH_ST_CALSAT_MASK)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a2b73d418e7ce4e88ddc787586c1f3096">  919</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_CALSAT_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_ST_CALSAT_MASK) &gt;&gt; SMIX_SOURCE_CH_ST_CALSAT_SHIFT)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span> </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">/*</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"> * DN (RO)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment"> *</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"> * Data needed flag</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment"> */</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#afd70dfc4fa448d6f7e9d1bf0070859fc">  926</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_DN_MASK (0x80U)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ae45b077d8ab6ff77041011ae73a22e3b">  927</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_DN_SHIFT (7U)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a6bce836e516b32f07250fe6717940b7c">  928</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_DN_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_ST_DN_MASK) &gt;&gt; SMIX_SOURCE_CH_ST_DN_SHIFT)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span> </div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment">/*</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment"> * FIRPHASE (RO)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment"> *</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment"> * the poly phase counter</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment"> */</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab7f89284fbc4e6f301bde75819601e0e">  935</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_FIRPHASE_MASK (0x78U)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ac485b4ec15febbc0da27b2be26b3377f">  936</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_FIRPHASE_SHIFT (3U)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a1b01cf8b38ccccbf77a293d1e61fb4b3">  937</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_FIRPHASE_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_ST_FIRPHASE_MASK) &gt;&gt; SMIX_SOURCE_CH_ST_FIRPHASE_SHIFT)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span> </div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">/*</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"> * MODE (RO)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment"> *</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment"> * The modes are:</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment"> * Mode 0: Disabled: after reset. Program the registers, and DSTx_SRC_EN[n] to enter Mode 1.</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment"> * Mode 1: Enabled but not activated: After Enabled. Data needed signal can send out, can receive DMA data. Will enter Mode 2 after manual ACT or Fade-in CMD</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment"> * Mode 2: Enabled and activated and buffer feed-in in progress: Can not be fade out. Will consume data from DMA. If not enter due to Fade-in CMD, will enter Mode 4, else enter Mode 3. This mode is used to make the channel in MIX only after initial data are ready, thus will not stall mix operation due to the lackness of data of this channel omly.</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment"> * Mode 3: Enabled and activated and fade-in in progress: Can not be fade out. Will consume data from DMA.</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment"> * Mode 4: Enabled and activated and done fade-in, no fade-out yet: Can be fade out. Will consume data from DMA.</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"> * Mode 5: Enabled and activated and fade-out in progress: After faded out done. Will consume data from DMA. Will transfer to mode 6 or mode 7 depending on the SRCn_CTRL[AutoDeactAfterFadeOut_En] cfg</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> * Mode 6: Enabled and activated and faded-out: faded out is done. Will consume data from DMA. Will transfer to mode 7 if manual deactivated.</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> * Mode 7: Enabled and De-activated: If configured to enter this mode, after auto or manuallly fade-out, or after manual de-activated. Won&#39;t consume data from DMA. Won&#39;t gen data needed signals. Intf register can be programmed. Will change to Mode 2 after manual ACT or Fade-in CMD. Will transfer to Mode 0 if DSTx_SRC_EN[n] is assigned 0. To support a new stream or, to continue the old stream after a pause.</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"> */</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9f2fe6de400d099f0d9ee75a58b786b7">  952</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_MODE_MASK (0x7U)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a58bfe42eb9d7b0064dd156c1aab361ef">  953</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#adc0bcebaad7b30b51357b48e641ef261">  954</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_ST_MODE_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_ST_MODE_MASK) &gt;&gt; SMIX_SOURCE_CH_ST_MODE_SHIFT)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span> </div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment">/* Bitfield definition for register of struct array SOURCE_CH: DATA */</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">/*</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment"> * VAL (WO)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment"> *</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment"> * Data input register</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"> */</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a5d5a46875139975fb2cc3ccad4476805">  962</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_DATA_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a942676e4448d1ee5b2a1b6215dfb4737">  963</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_DATA_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#af24e87e915d7fbd4ffef7973bfc2a9b9">  964</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_DATA_VAL_SET(x) (((uint32_t)(x) &lt;&lt; SMIX_SOURCE_CH_DATA_VAL_SHIFT) &amp; SMIX_SOURCE_CH_DATA_VAL_MASK)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aa763f58ad1624d2bbaf6b5e17dc72fcf">  965</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_DATA_VAL_GET(x) (((uint32_t)(x) &amp; SMIX_SOURCE_CH_DATA_VAL_MASK) &gt;&gt; SMIX_SOURCE_CH_DATA_VAL_SHIFT)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span> </div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span> </div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span> </div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">/* DMA_CH register group index macro definition */</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a4d0fb2f261af4a32528bd813c972a9e6">  970</a></span><span class="preprocessor">#define SMIX_DMA_CH_0 (0UL)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ae65ead51ba1252933772660ff5ea4dda">  971</a></span><span class="preprocessor">#define SMIX_DMA_CH_1 (1UL)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a8089561363056249096a616c728caa84">  972</a></span><span class="preprocessor">#define SMIX_DMA_CH_2 (2UL)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a3cb2428d394b4c769bb882db33789182">  973</a></span><span class="preprocessor">#define SMIX_DMA_CH_3 (3UL)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a357e6871816e1d94b3bcb89a97e94695">  974</a></span><span class="preprocessor">#define SMIX_DMA_CH_4 (4UL)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a31c4b6f2774f6793e125a711908cfa31">  975</a></span><span class="preprocessor">#define SMIX_DMA_CH_5 (5UL)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a28a35c73c909f0b27e776cd88a3cf21d">  976</a></span><span class="preprocessor">#define SMIX_DMA_CH_6 (6UL)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a39c9b7a6e13a52cfed0a04cdfcfbfe63">  977</a></span><span class="preprocessor">#define SMIX_DMA_CH_7 (7UL)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ad889b3e6a81d78b974c72db0e23470d7">  978</a></span><span class="preprocessor">#define SMIX_DMA_CH_8 (8UL)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a1814dd9f9a29dfb3cff1ae2937d01f31">  979</a></span><span class="preprocessor">#define SMIX_DMA_CH_9 (9UL)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a7f3eea8a749f747aa9ca705160a98d5b">  980</a></span><span class="preprocessor">#define SMIX_DMA_CH_10 (10UL)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9daed71e253a83f32f21f201d2ccf7a0">  981</a></span><span class="preprocessor">#define SMIX_DMA_CH_11 (11UL)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ac2586289c1e8866e85ac11036f3c01b0">  982</a></span><span class="preprocessor">#define SMIX_DMA_CH_12 (12UL)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab406859dea226ee62944ddd3005132eb">  983</a></span><span class="preprocessor">#define SMIX_DMA_CH_13 (13UL)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a6215fda7162ca2a275aab3f582bbba04">  984</a></span><span class="preprocessor">#define SMIX_DMA_CH_14 (14UL)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a45bce4695d61972da4a6b5b2f01d7715">  985</a></span><span class="preprocessor">#define SMIX_DMA_CH_15 (15UL)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#af47d2b0b45214bd4545e6713d17c6ab8">  986</a></span><span class="preprocessor">#define SMIX_DMA_CH_16 (16UL)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ab508b102439ffb5377a973deae0a01c9">  987</a></span><span class="preprocessor">#define SMIX_DMA_CH_17 (17UL)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aa91aba5471860e3b639a8ba387a56124">  988</a></span><span class="preprocessor">#define SMIX_DMA_CH_18 (18UL)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aad1fdcd4ee46a0b5d685d4e26ce3dea5">  989</a></span><span class="preprocessor">#define SMIX_DMA_CH_19 (19UL)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a374a859f8c855100fce1617872a2f10b">  990</a></span><span class="preprocessor">#define SMIX_DMA_CH_20 (20UL)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a87280de954a9cc35b0555ba93bdef953">  991</a></span><span class="preprocessor">#define SMIX_DMA_CH_21 (21UL)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#af57fe496c4e9fe428b572be51afb0ea9">  992</a></span><span class="preprocessor">#define SMIX_DMA_CH_22 (22UL)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a146328593b428efa9d1752c321150355">  993</a></span><span class="preprocessor">#define SMIX_DMA_CH_23 (23UL)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a0862c2a1c0ec8595fa167cb0b59f5b86">  994</a></span><span class="preprocessor">#define SMIX_DMA_CH_24 (24UL)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a5bda812d937160679c4b11f94866a47f">  995</a></span><span class="preprocessor">#define SMIX_DMA_CH_25 (25UL)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span> </div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment">/* DST_CH register group index macro definition */</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9061c4f56d9effd577349c590d6bbcb9">  998</a></span><span class="preprocessor">#define SMIX_DST_CH_0 (0UL)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aabdf264ee2739ca320a7cb34453e6e22">  999</a></span><span class="preprocessor">#define SMIX_DST_CH_1 (1UL)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">/* SOURCE_CH register group index macro definition */</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a72a52e3ccbcfe0c56b2725f2ef555029"> 1002</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_0 (0UL)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aac9f013625d635ad5522b403a089dd2e"> 1003</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_1 (1UL)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#ad5f955b1349839e9529b1e13f1ddd3c7"> 1004</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_2 (2UL)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a9939740af3948938d52701e11b47ceb8"> 1005</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_3 (3UL)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#af6e85956b70fe4112233228c9d310ca8"> 1006</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_4 (4UL)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a98023ec50ad679199cbb48e85e15c900"> 1007</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_5 (5UL)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#aa63545773196a969063fa3032e150016"> 1008</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_6 (6UL)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a99994383bd9a9b077ae371e73f4de66b"> 1009</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_7 (7UL)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a05cb281ad016216a99d3106c3e00ed23"> 1010</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_8 (8UL)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a83c7fe6405e015b568443d9a8e187e70"> 1011</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_9 (9UL)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a597aa1596ca9bf45fa7c61628740b505"> 1012</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_10 (10UL)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a4b393b7f05d194034bdd0d818b1df690"> 1013</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_11 (11UL)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a35cb46e54637db3a832e21d50f525bad"> 1014</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_12 (12UL)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="hpm__smix__regs_8h.html#a6abbf03d560253c60c14038e5bf4111d"> 1015</a></span><span class="preprocessor">#define SMIX_SOURCE_CH_13 (13UL)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span> </div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span> </div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_SMIX_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructSMIX__Type_html"><div class="ttname"><a href="structSMIX__Type.html">SMIX_Type</a></div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:12</div></div>
<div class="ttc" id="astructSMIX__Type_html_a04f93959e67f1d5ed93cae7a982b6f70"><div class="ttname"><a href="structSMIX__Type.html#a04f93959e67f1d5ed93cae7a982b6f70">SMIX_Type::DMAC_CHEN</a></div><div class="ttdeci">__RW uint32_t DMAC_CHEN</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:21</div></div>
<div class="ttc" id="astructSMIX__Type_html_a08ba1b490a9388e49f7cb5ba94894d00"><div class="ttname"><a href="structSMIX__Type.html#a08ba1b490a9388e49f7cb5ba94894d00">SMIX_Type::RESERVED2</a></div><div class="ttdeci">__R uint8_t RESERVED2[8]</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:22</div></div>
<div class="ttc" id="astructSMIX__Type_html_a0db9e7a13cc82606b0d748480982caf1"><div class="ttname"><a href="structSMIX__Type.html#a0db9e7a13cc82606b0d748480982caf1">SMIX_Type::FDOT_DONE_ST</a></div><div class="ttdeci">__RW uint32_t FDOT_DONE_ST</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:35</div></div>
<div class="ttc" id="astructSMIX__Type_html_a1f96407bd95b09d139d5d24541b10360"><div class="ttname"><a href="structSMIX__Type.html#a1f96407bd95b09d139d5d24541b10360">SMIX_Type::GAIN</a></div><div class="ttdeci">__RW uint32_t GAIN</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:40</div></div>
<div class="ttc" id="astructSMIX__Type_html_a2944d64976aa2eb49853bd82abd0b41d"><div class="ttname"><a href="structSMIX__Type.html#a2944d64976aa2eb49853bd82abd0b41d">SMIX_Type::FADEIN</a></div><div class="ttdeci">__RW uint32_t FADEIN</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:42</div></div>
<div class="ttc" id="astructSMIX__Type_html_a2a4284f33dee7c50ba3de28fed63b836"><div class="ttname"><a href="structSMIX__Type.html#a2a4284f33dee7c50ba3de28fed63b836">SMIX_Type::DMAC_TC_ST</a></div><div class="ttdeci">__RW uint32_t DMAC_TC_ST</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:14</div></div>
<div class="ttc" id="astructSMIX__Type_html_a505050222d9c2ba7f83fd7c45a765fb5"><div class="ttname"><a href="structSMIX__Type.html#a505050222d9c2ba7f83fd7c45a765fb5">SMIX_Type::SOURCE_ACT</a></div><div class="ttdeci">__RW uint32_t SOURCE_ACT</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:48</div></div>
<div class="ttc" id="astructSMIX__Type_html_a51f88c1b334c651ae88e390f2e650b57"><div class="ttname"><a href="structSMIX__Type.html#a51f88c1b334c651ae88e390f2e650b57">SMIX_Type::SOURCE_FADEIN_CTRL</a></div><div class="ttdeci">__RW uint32_t SOURCE_FADEIN_CTRL</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:50</div></div>
<div class="ttc" id="astructSMIX__Type_html_a54468594b0d6e3fad0894dbd89178fc5"><div class="ttname"><a href="structSMIX__Type.html#a54468594b0d6e3fad0894dbd89178fc5">SMIX_Type::SRCADDR</a></div><div class="ttdeci">__RW uint32_t SRCADDR</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:26</div></div>
<div class="ttc" id="astructSMIX__Type_html_a56188cf7267ffea5c41cffeb5807bffa"><div class="ttname"><a href="structSMIX__Type.html#a56188cf7267ffea5c41cffeb5807bffa">SMIX_Type::DMAC_ABRT_ST</a></div><div class="ttdeci">__RW uint32_t DMAC_ABRT_ST</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:15</div></div>
<div class="ttc" id="astructSMIX__Type_html_a627dc465f743d7e16147cc5795ad6cf7"><div class="ttname"><a href="structSMIX__Type.html#a627dc465f743d7e16147cc5795ad6cf7">SMIX_Type::RESERVED5</a></div><div class="ttdeci">__R uint8_t RESERVED5[64]</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:55</div></div>
<div class="ttc" id="astructSMIX__Type_html_a660891de043832dd267bb0318d780883"><div class="ttname"><a href="structSMIX__Type.html#a660891de043832dd267bb0318d780883">SMIX_Type::RESERVED0</a></div><div class="ttdeci">__R uint8_t RESERVED0[16]</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:17</div></div>
<div class="ttc" id="astructSMIX__Type_html_a76d8fd8e7bb6e64366d66a37e36c2e16"><div class="ttname"><a href="structSMIX__Type.html#a76d8fd8e7bb6e64366d66a37e36c2e16">SMIX_Type::RESERVED1</a></div><div class="ttdeci">__R uint8_t RESERVED1[12]</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:20</div></div>
<div class="ttc" id="astructSMIX__Type_html_a7f515d7c449a524b75380a590534fedd"><div class="ttname"><a href="structSMIX__Type.html#a7f515d7c449a524b75380a590534fedd">SMIX_Type::FADEOUT</a></div><div class="ttdeci">__RW uint32_t FADEOUT</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:43</div></div>
<div class="ttc" id="astructSMIX__Type_html_a8808c7fa83bb750c7833812d48bdaba4"><div class="ttname"><a href="structSMIX__Type.html#a8808c7fa83bb750c7833812d48bdaba4">SMIX_Type::SOURCE_MFADEOUT_CTRL</a></div><div class="ttdeci">__RW uint32_t SOURCE_MFADEOUT_CTRL</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:52</div></div>
<div class="ttc" id="astructSMIX__Type_html_a89cc6852e5f52b8b1c26d8ef6f18da20"><div class="ttname"><a href="structSMIX__Type.html#a89cc6852e5f52b8b1c26d8ef6f18da20">SMIX_Type::BUFSIZE</a></div><div class="ttdeci">__RW uint32_t BUFSIZE</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:41</div></div>
<div class="ttc" id="astructSMIX__Type_html_a8a6ba3ee6cab45f6ddb22fab65a9b210"><div class="ttname"><a href="structSMIX__Type.html#a8a6ba3ee6cab45f6ddb22fab65a9b210">SMIX_Type::RESERVED4</a></div><div class="ttdeci">__R uint8_t RESERVED4[52]</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:37</div></div>
<div class="ttc" id="astructSMIX__Type_html_a93975a58eb6028af19bb80a99ba02340"><div class="ttname"><a href="structSMIX__Type.html#a93975a58eb6028af19bb80a99ba02340">SMIX_Type::DSTADDR</a></div><div class="ttdeci">__RW uint32_t DSTADDR</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:28</div></div>
<div class="ttc" id="astructSMIX__Type_html_a9cb018195a6a83bfa2bbee81066c716c"><div class="ttname"><a href="structSMIX__Type.html#a9cb018195a6a83bfa2bbee81066c716c">SMIX_Type::CTRL</a></div><div class="ttdeci">__RW uint32_t CTRL</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:39</div></div>
<div class="ttc" id="astructSMIX__Type_html_aa89b640b04df69cf68ac96768814d750"><div class="ttname"><a href="structSMIX__Type.html#aa89b640b04df69cf68ac96768814d750">SMIX_Type::DMAC_ABRT_CMD</a></div><div class="ttdeci">__W uint32_t DMAC_ABRT_CMD</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:19</div></div>
<div class="ttc" id="astructSMIX__Type_html_aa8d00a15d4d945ec580a6a00844d0e7f"><div class="ttname"><a href="structSMIX__Type.html#aa8d00a15d4d945ec580a6a00844d0e7f">SMIX_Type::SOURCE_EN</a></div><div class="ttdeci">__RW uint32_t SOURCE_EN</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:47</div></div>
<div class="ttc" id="astructSMIX__Type_html_ab07315442d3eaf137d3b3725501bd1f5"><div class="ttname"><a href="structSMIX__Type.html#ab07315442d3eaf137d3b3725501bd1f5">SMIX_Type::DMAC_ERR_ST</a></div><div class="ttdeci">__RW uint32_t DMAC_ERR_ST</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:16</div></div>
<div class="ttc" id="astructSMIX__Type_html_ab128a968e65b639ccb1cae44f5cf7379"><div class="ttname"><a href="structSMIX__Type.html#ab128a968e65b639ccb1cae44f5cf7379">SMIX_Type::SOURCE_DEACT</a></div><div class="ttdeci">__RW uint32_t SOURCE_DEACT</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:49</div></div>
<div class="ttc" id="astructSMIX__Type_html_ab79a84646b3bb168a56cd4ccd038a2cc"><div class="ttname"><a href="structSMIX__Type.html#ab79a84646b3bb168a56cd4ccd038a2cc">SMIX_Type::CTL</a></div><div class="ttdeci">__RW uint32_t CTL</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:24</div></div>
<div class="ttc" id="astructSMIX__Type_html_abd19943e5d8fe274a3097b3235711a92"><div class="ttname"><a href="structSMIX__Type.html#abd19943e5d8fe274a3097b3235711a92">SMIX_Type::DMAC_ID</a></div><div class="ttdeci">__R uint32_t DMAC_ID</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:13</div></div>
<div class="ttc" id="astructSMIX__Type_html_abf7e4c52a8a205d0af5d839b35a367c1"><div class="ttname"><a href="structSMIX__Type.html#abf7e4c52a8a205d0af5d839b35a367c1">SMIX_Type::DATA_ST</a></div><div class="ttdeci">__R uint32_t DATA_ST</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:36</div></div>
<div class="ttc" id="astructSMIX__Type_html_ac98c2d60aec53dd229edf87592e97690"><div class="ttname"><a href="structSMIX__Type.html#ac98c2d60aec53dd229edf87592e97690">SMIX_Type::DMAC_CTRL</a></div><div class="ttdeci">__RW uint32_t DMAC_CTRL</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:18</div></div>
<div class="ttc" id="astructSMIX__Type_html_ad57ae3646fb761550b3d0409f39d9652"><div class="ttname"><a href="structSMIX__Type.html#ad57ae3646fb761550b3d0409f39d9652">SMIX_Type::DEACT_ST</a></div><div class="ttdeci">__R uint32_t DEACT_ST</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:51</div></div>
<div class="ttc" id="astructSMIX__Type_html_ae22fa209233dd2f6d8b76015a09ef878"><div class="ttname"><a href="structSMIX__Type.html#ae22fa209233dd2f6d8b76015a09ef878">SMIX_Type::RESERVED3</a></div><div class="ttdeci">__R uint8_t RESERVED3[1152]</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:33</div></div>
<div class="ttc" id="astructSMIX__Type_html_ae39698950716e7a9babf3519f3afbd05"><div class="ttname"><a href="structSMIX__Type.html#ae39698950716e7a9babf3519f3afbd05">SMIX_Type::CALSAT_ST</a></div><div class="ttdeci">__RW uint32_t CALSAT_ST</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:34</div></div>
<div class="ttc" id="astructSMIX__Type_html_aedc383fc3ead524bdbfcae237b34069e"><div class="ttname"><a href="structSMIX__Type.html#aedc383fc3ead524bdbfcae237b34069e">SMIX_Type::LLP</a></div><div class="ttdeci">__RW uint32_t LLP</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:30</div></div>
<div class="ttc" id="astructSMIX__Type_html_aeffb43308888cda3a6ca56b7f1baed01"><div class="ttname"><a href="structSMIX__Type.html#aeffb43308888cda3a6ca56b7f1baed01">SMIX_Type::BURST_COUNT</a></div><div class="ttdeci">__RW uint32_t BURST_COUNT</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:25</div></div>
<div class="ttc" id="astructSMIX__Type_html_af3ef1ab2b127340d8be1b601b4eeb711"><div class="ttname"><a href="structSMIX__Type.html#af3ef1ab2b127340d8be1b601b4eeb711">SMIX_Type::DATA</a></div><div class="ttdeci">__R uint32_t DATA</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:45</div></div>
<div class="ttc" id="astructSMIX__Type_html_af730af2d00c8258a6107756c2007cd47"><div class="ttname"><a href="structSMIX__Type.html#af730af2d00c8258a6107756c2007cd47">SMIX_Type::ST</a></div><div class="ttdeci">__R uint32_t ST</div><div class="ttdef"><b>Definition</b> hpm_smix_regs.h:44</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="hpm__smix__regs_8h.html">hpm_smix_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:01 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
