#Build: Synplify Pro (R) N-2018.03M-SP1-1, Build 209R, Oct 23 2018
#install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: PHOENIX136DESKY

# Sat Oct 26 17:15:00 2019

#Implementation: synthesis


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys VHDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode
@N:"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\Blinking_System\Blinking_System.vhd":17:7:17:21|Top entity is set to Blinking_System.
VHDL syntax check successful!
@N: CD231 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\Blinking_System\Blinking_System.vhd":17:7:17:21|Synthesizing work.blinking_system.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":434:10:434:14|Synthesizing smartfusion2.bibuf.syn_black_box.
Post processing for smartfusion2.bibuf.syn_black_box
Running optimization stage 1 on BIBUF .......
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":790:10:790:17|Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
Running optimization stage 1 on SYSRESET .......
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\OSC_C0\OSC_C0.vhd":17:7:17:12|Synthesizing work.osc_c0.rtl.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":8:7:8:25|Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
Running optimization stage 1 on RCOSC_25_50MHZ .......
Post processing for work.osc_c0_osc_c0_0_osc.def_arch
Running optimization stage 1 on OSC_C0_OSC_C0_0_OSC .......
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":15:10:15:19|Signal XTLOSC_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":12:10:12:27|Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.
Post processing for work.osc_c0.rtl
Running optimization stage 1 on OSC_C0 .......
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":24:7:24:20|Synthesizing work.led_controller.architecture_led_controller.
@N: CD233 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":106:24:106:25|Using sequential encoding for type state_machine_apb.
@W: CD434 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":141:31:141:37|Signal pclk100 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":141:40:141:46|Signal presetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":141:23:141:29|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":145:5:145:10|Referenced variable pwrite is not in sensitivity list.
@W: CG290 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":159:19:159:25|Referenced variable int_reg is not in sensitivity list.
@W: CG290 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":145:22:145:25|Referenced variable psel is not in sensitivity list.
@W: CG290 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":147:8:147:12|Referenced variable paddr is not in sensitivity list.
@W: CG290 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":155:19:155:27|Referenced variable ch1_0_reg is not in sensitivity list.
@W: CG290 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":153:19:153:27|Referenced variable ch0_1_reg is not in sensitivity list.
@W: CG290 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":151:19:151:27|Referenced variable ch0_0_reg is not in sensitivity list.
@W: CG290 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":149:19:149:26|Referenced variable ctrl_reg is not in sensitivity list.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":78:8:78:14|Signal toggle2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":82:8:82:18|Signal test_signal is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":107:8:107:14|Signal apb_fsm is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":110:8:110:17|Signal pready_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":114:8:114:23|Signal internal_int_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":115:8:115:21|Signal fabric_int_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":120:8:120:24|Signal timer_signal_last is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\timer.vhd":6:7:6:11|Synthesizing work.timer.architecture_timer.
@W: CG296 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\timer.vhd":22:4:22:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\timer.vhd":24:11:24:17|Referenced variable presetn is not in sensitivity list.
Post processing for work.timer.architecture_timer
Running optimization stage 1 on timer .......
Post processing for work.led_controller.architecture_led_controller
Running optimization stage 1 on LED_Controller .......
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":36:1:36:7|Signal RST_out is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":285:2:285:3|Pruning unused register CH1_1_reg_2(7 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":359:2:359:3|Feedback mux created for signal Light_Value[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\FCCC_C0\FCCC_C0.vhd":17:7:17:13|Synthesizing work.fccc_c0.rtl.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd":8:7:8:28|Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":798:10:798:12|Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
Running optimization stage 1 on CCC .......
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
Running optimization stage 1 on CLKINT .......
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
Running optimization stage 1 on GND .......
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Running optimization stage 1 on VCC .......
Post processing for work.fccc_c0_fccc_c0_0_fccc.def_arch
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Post processing for work.fccc_c0.rtl
Running optimization stage 1 on FCCC_C0 .......
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREI2C_C0\COREI2C_C0.vhd":19:7:19:16|Synthesizing work.corei2c_c0.rtl.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd":35:7:35:37|Synthesizing corei2c_lib.corei2c_c0_corei2c_c0_0_corei2c.rtl.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd":183:7:183:16|Signal seradr1apb is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":36:7:36:25|Synthesizing corei2c_lib.corei2c_corei2creal.rtl.
@N: CD231 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":182:17:182:18|Using onehot encoding for type fsmmod_type. For example, enumeration fsmmod0 is mapped to "1000000".
@N: CD231 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":174:18:174:19|Using onehot encoding for type fsmsync_type. For example, enumeration fsmsync0 is mapped to "10000000".
@N: CD231 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":166:17:166:18|Using onehot encoding for type fsmdet_type. For example, enumeration fsmdet0 is mapped to "1000000".
@N: CD231 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":152:17:152:18|Using onehot encoding for type fsmsta_type. For example, enumeration fsmsta08 is mapped to "100000000000000000000000000000".
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":264:7:264:13|Signal sersmb7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":265:7:265:13|Signal sersmb6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":267:7:267:13|Signal sersmb4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":269:7:269:13|Signal sersmb2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":270:7:270:13|Signal sersmb1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":271:7:271:13|Signal sersmb0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":288:7:288:17|Signal smbsus_ni_d is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":289:7:289:18|Signal smbsus_ni_d2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":290:7:290:19|Signal smbalert_ni_d is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":291:7:291:20|Signal smbalert_ni_d2 is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corei2c_lib.corei2c_corei2creal.rtl
Running optimization stage 1 on COREI2C_COREI2CREAL .......
@W: CL190 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":2058:8:2058:9|Optimizing register bit ens1_pre to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":2058:8:2058:9|Pruning unused register ens1_pre. Make sure that there are no unused intermediate registers.
Post processing for corei2c_lib.corei2c_c0_corei2c_c0_0_corei2c.rtl
Running optimization stage 1 on COREI2C_C0_COREI2C_C0_0_COREI2C .......
@W: CL169 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd":232:8:232:9|Pruning unused register bclk_ff_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd":232:8:232:9|Pruning unused register bclk_ff0_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd":205:6:205:7|Pruning unused register term_cnt_215us_reg_6(12 downto 0). Make sure that there are no unused intermediate registers.
Post processing for work.corei2c_c0.rtl
Running optimization stage 1 on COREI2C_C0 .......
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd":20:7:20:17|Synthesizing work.coreapb3_c0.rtl.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":34:7:34:14|Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.
@N: CD604 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":665:16:665:29|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":1438:29:1438:38|Signal infill_upr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd":33:7:33:23|Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
Running optimization stage 1 on CoreAPB3 .......
Post processing for work.coreapb3_c0.rtl
Running optimization stage 1 on CoreAPB3_C0 .......
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0.vhd":20:7:20:16|Synthesizing work.coreabc_c0.rtl.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":58:7:58:37|Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_coreabc.rtl.
@N: CD233 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":223:13:223:14|Using sequential encoding for type ticycle.
@W: CD434 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":613:8:613:18|Signal accumulator in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":613:20:613:27|Signal accum_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":665:4:665:18|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":631:66:631:72|Signal product in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":727:33:727:37|Signal io_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":776:8:776:14|Signal use_acm in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":776:28:776:34|Signal acmdata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":795:8:795:11|Signal mux1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":795:18:795:28|Signal accumulator in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":795:30:795:39|Signal instr_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":822:8:822:19|Signal dataout_zreg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":1001:27:1001:40|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":1073:19:1073:28|Signal instr_scmd in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":1073:30:1073:38|Signal zregister in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":173:7:173:21|Signal dataout_zreg_zr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":215:7:215:12|Signal debug1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":216:7:216:12|Signal debug2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":217:7:217:21|Signal debugblk_resetn is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd":31:7:31:42|Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_instructions.rtl.
Post processing for coreabc_lib.coreabc_c0_coreabc_c0_0_instructions.rtl
Running optimization stage 1 on COREABC_C0_COREABC_C0_0_INSTRUCTIONS .......
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":33:7:33:39|Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_ramblocks.rtl.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":52:7:52:9|Signal wdx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":53:7:53:9|Signal rdx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":54:7:54:9|Signal wdy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":55:7:55:9|Signal rdy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":63:7:63:14|Signal wen_r0c1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":64:7:64:14|Signal wen_r0c2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":65:7:65:14|Signal wen_r0c3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":67:7:67:14|Signal wen_r1c1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":68:7:68:14|Signal wen_r1c2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":69:7:69:14|Signal wen_r1c3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":72:7:72:13|Signal rd_r0c1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":73:7:73:13|Signal rd_r0c2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":74:7:74:13|Signal rd_r0c3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":76:7:76:13|Signal rd_r1c1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":77:7:77:13|Signal rd_r1c2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd":78:7:78:13|Signal rd_r1c3 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd":23:7:23:38|Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_ram128x8.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":629:10:629:17|Synthesizing smartfusion2.ram64x18.syn_black_box.
Post processing for smartfusion2.ram64x18.syn_black_box
Running optimization stage 1 on RAM64x18 .......
Post processing for coreabc_lib.coreabc_c0_coreabc_c0_0_ram128x8.rtl
Running optimization stage 1 on COREABC_C0_COREABC_C0_0_RAM128X8 .......
Post processing for coreabc_lib.coreabc_c0_coreabc_c0_0_ramblocks.rtl
Running optimization stage 1 on COREABC_C0_COREABC_C0_0_RAMBLOCKS .......
Post processing for coreabc_lib.coreabc_c0_coreabc_c0_0_coreabc.rtl
Running optimization stage 1 on COREABC_C0_COREABC_C0_0_COREABC .......
@W: CL252 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":174:7:174:13|Bit 0 of signal PRODUCT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":174:7:174:13|Bit 1 of signal PRODUCT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":174:7:174:13|Bit 2 of signal PRODUCT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":174:7:174:13|Bit 3 of signal PRODUCT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":174:7:174:13|Bit 4 of signal PRODUCT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":174:7:174:13|Bit 5 of signal PRODUCT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":174:7:174:13|Bit 6 of signal PRODUCT is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":174:7:174:13|Bit 7 of signal PRODUCT is floating -- simulation mismatch possible.
@W: CL169 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":869:2:869:3|Pruning unused register GETINST_6. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":869:2:869:3|Pruning unused register ZREGISTER_3(0). Make sure that there are no unused intermediate registers.
@W: CL111 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":869:2:869:3|All reachable assignments to STKPTR(4) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":869:2:869:3|All reachable assignments to STKPTR(5) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":869:2:869:3|All reachable assignments to STKPTR(6) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":869:2:869:3|All reachable assignments to STKPTR(7) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CL189 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":430:2:430:3|Register bit INSTR_SLOT(2) is always 0.
@W: CL260 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":430:2:430:3|Pruning register bit 2 of INSTR_SLOT(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Post processing for work.coreabc_c0.rtl
Running optimization stage 1 on COREABC_C0 .......
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":191:10:191:13|Synthesizing smartfusion2.and2.syn_black_box.
Post processing for smartfusion2.and2.syn_black_box
Running optimization stage 1 on AND2 .......
Post processing for work.blinking_system.rtl
Running optimization stage 1 on Blinking_System .......
Running optimization stage 2 on AND2 .......
Running optimization stage 2 on RAM64x18 .......
Running optimization stage 2 on COREABC_C0_COREABC_C0_0_RAM128X8 .......
Running optimization stage 2 on COREABC_C0_COREABC_C0_0_RAMBLOCKS .......
Running optimization stage 2 on COREABC_C0_COREABC_C0_0_INSTRUCTIONS .......
Running optimization stage 2 on COREABC_C0_COREABC_C0_0_COREABC .......
@W: CL177 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":430:2:430:3|Sharing sequential element INSTR_MUXC. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":869:2:869:3|Trying to extract state machine for register ICYCLE.
Extracted state machine for register ICYCLE
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":109:9:109:17|Input PSLVERR_M is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":120:9:120:18|Input INITDATVAL is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":121:9:121:16|Input INITDONE is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":122:9:122:16|Input INITADDR is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":123:9:123:16|Input INITDATA is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":126:9:126:14|Input PSEL_S is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":127:9:127:17|Input PENABLE_S is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":128:9:128:16|Input PWRITE_S is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":129:9:129:15|Input PADDR_S is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd":130:9:130:16|Input PWDATA_S is unused.
Running optimization stage 2 on COREABC_C0 .......
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Running optimization stage 2 on CoreAPB3 .......
@W: CL246 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":78:0:78:4|Input port bits 31 to 12 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":75:0:75:4|Input IADDR is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":76:0:76:6|Input PRESETN is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":77:0:77:3|Input PCLK is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":107:0:107:7|Input PRDATAS0 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":110:0:110:7|Input PRDATAS3 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":111:0:111:7|Input PRDATAS4 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":112:0:112:7|Input PRDATAS5 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":113:0:113:7|Input PRDATAS6 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":114:0:114:7|Input PRDATAS7 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":115:0:115:7|Input PRDATAS8 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":116:0:116:7|Input PRDATAS9 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":117:0:117:8|Input PRDATAS10 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":118:0:118:8|Input PRDATAS11 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":119:0:119:8|Input PRDATAS12 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":120:0:120:8|Input PRDATAS13 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":121:0:121:8|Input PRDATAS14 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":122:0:122:8|Input PRDATAS15 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":124:0:124:7|Input PREADYS0 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":127:0:127:7|Input PREADYS3 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":128:0:128:7|Input PREADYS4 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":129:0:129:7|Input PREADYS5 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":130:0:130:7|Input PREADYS6 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":131:0:131:7|Input PREADYS7 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":132:0:132:7|Input PREADYS8 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":133:0:133:7|Input PREADYS9 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":134:0:134:8|Input PREADYS10 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":135:0:135:8|Input PREADYS11 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":136:0:136:8|Input PREADYS12 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":137:0:137:8|Input PREADYS13 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":138:0:138:8|Input PREADYS14 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":139:0:139:8|Input PREADYS15 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":141:0:141:8|Input PSLVERRS0 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":144:0:144:8|Input PSLVERRS3 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":145:0:145:8|Input PSLVERRS4 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":146:0:146:8|Input PSLVERRS5 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":147:0:147:8|Input PSLVERRS6 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":148:0:148:8|Input PSLVERRS7 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":149:0:149:8|Input PSLVERRS8 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":150:0:150:8|Input PSLVERRS9 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":151:0:151:9|Input PSLVERRS10 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":152:0:152:9|Input PSLVERRS11 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":153:0:153:9|Input PSLVERRS12 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":154:0:154:9|Input PSLVERRS13 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":155:0:155:9|Input PSLVERRS14 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":156:0:156:9|Input PSLVERRS15 is unused.
Running optimization stage 2 on CoreAPB3_C0 .......
Running optimization stage 2 on COREI2C_COREI2CREAL .......
@N: CL201 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":2476:8:2476:9|Trying to extract state machine for register fsmmod.
Extracted state machine for register fsmmod
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N: CL201 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":2242:8:2242:9|Trying to extract state machine for register fsmdet.
Extracted state machine for register fsmdet
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N: CL201 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":1553:8:1553:9|Trying to extract state machine for register fsmsync.
Extracted state machine for register fsmsync
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":58:2:58:6|Input BCLKe is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":61:2:61:12|Input pulse_215us is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":64:2:64:12|Input seradr1apb0 is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":89:2:89:12|Input SMBALERT_NI is unused.
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":91:2:91:10|Input SMBSUS_NI is unused.
Running optimization stage 2 on COREI2C_C0_COREI2C_C0_0_COREI2C .......
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd":57:2:57:5|Input BCLK is unused.
Running optimization stage 2 on COREI2C_C0 .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Running optimization stage 2 on FCCC_C0 .......
Running optimization stage 2 on timer .......
Running optimization stage 2 on LED_Controller .......
@W: CL190 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":336:2:336:3|Optimizing register bit Blink_Count(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":336:2:336:3|Pruning register bit 19 of Blink_Count(19 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\hdl\LED_Controller.vhd":55:1:55:10|Input port bits 7 to 1 of fabric_int(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on OSC_C0_OSC_C0_0_OSC .......
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":10:10:10:12|Input XTL is unused.
Running optimization stage 2 on OSC_C0 .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on BIBUF .......
Running optimization stage 2 on Blinking_System .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\synthesis\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 205MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 26 17:15:02 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 26 17:15:02 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 26 17:15:02 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Database state : C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\synthesis\synwork\|synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 26 17:15:04 2019

###########################################################]
Premap Report

# Sat Oct 26 17:15:04 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\designer\Blinking_System\synthesis.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\synthesis\Blinking_System_scck.rpt 
Printing clock  summary report in "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\synthesis\Blinking_System_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
syn_allowed_resources : blockrams=21  set on top level netlist Blinking_System

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



Clock Summary
******************

          Start                                             Requested     Requested     Clock        Clock                   Clock
Level     Clock                                             Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
0 -       System                                            100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                  
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     262  
                                                                                                                                  
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     40   
                                                                                                                                  
0 -       Blinking_System|Board_Buttons[0]                  100.0 MHz     10.000        inferred     Inferred_clkgroup_0     1    
==================================================================================================================================



Clock Load Summary
***********************

                                                  Clock     Source                                    Clock Pin                             Non-clock Pin     Non-clock Pin                             
Clock                                             Load      Pin                                       Seq Example                           Seq Example       Comb Example                              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            0         -                                         -                                     -                 -                                         
                                                                                                                                                                                                        
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     262       FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)     LED_Controller_0.CH1_0_reg[7:0].C     -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)      
                                                                                                                                                                                                        
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     40        FCCC_C0_0.FCCC_C0_0.CCC_INST.GL1(CCC)     LED_Controller_0.Blink_Clock.C        -                 FCCC_C0_0.FCCC_C0_0.GL1_INST.I(BUFG)      
                                                                                                                                                                                                        
Blinking_System|Board_Buttons[0]                  1         Board_Buttons[0](port)                    LED_Controller_0.toggle.C             -                 LED_Controller_0.Board_LEDs_1[1].I[0](inv)
========================================================================================================================================================================================================

@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":326:2:326:3|Found inferred clock Blinking_System|Board_Buttons[0] which controls 1 sequential elements including LED_Controller_0.toggle. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd":103:4:103:13|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 262 sequential elements including COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR8\.ram_r0c0.U_RAM64x18. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\timer.vhd":24:8:24:9|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 40 sequential elements including LED_Controller_0.timer_Comp.counter[17:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\synthesis\Blinking_System.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Encoding state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd":869:2:869:3|There are no possible illegal states for state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)); safe FSM implementation is not required.
Encoding state machine fsmmod[0:6] (in view: corei2c_lib.COREI2C_COREI2CREAL(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine fsmsync[0:7] (in view: corei2c_lib.COREI2C_COREI2CREAL(rtl))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine fsmdet[0:6] (in view: corei2c_lib.COREI2C_COREI2CREAL(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 52MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 26 17:15:05 2019

###########################################################]
Map & Optimize Report

# Sat Oct 26 17:15:05 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[2:1] (in view: work.Blinking_System(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[2:1] (in view: work.Blinking_System(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[2:1] (in view: work.Blinking_System(rtl)) with 4 words by 2 bits.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\timer.vhd":24:8:24:9|Removing sequential instance timer_sig (in view: work.timer(architecture_timer)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\timer.vhd":24:8:24:9|User-specified initial value defined for instance LED_Controller_0.timer_Comp.counter[17:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":359:2:359:3|User-specified initial value defined for instance LED_Controller_0.PWMs[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":336:2:336:3|User-specified initial value defined for instance LED_Controller_0.Blink_Count[18:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":359:2:359:3|User-specified initial value defined for instance LED_Controller_0.Bright_Count[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":301:2:301:3|User-specified initial value defined for instance LED_Controller_0.INT_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":336:2:336:3|User-specified initial value defined for instance LED_Controller_0.Blink_Clock is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":253:2:253:3|User-specified initial value defined for instance LED_Controller_0.CH0_1_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":237:2:237:3|User-specified initial value defined for instance LED_Controller_0.CH0_0_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":214:2:214:3|User-specified initial value defined for instance LED_Controller_0.CTRL_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":269:2:269:3|User-specified initial value defined for instance LED_Controller_0.CH1_0_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":326:2:326:3|User-specified initial value defined for instance LED_Controller_0.toggle is being ignored due to limitations in architecture. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

Encoding state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd":869:2:869:3|There are no possible illegal states for state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)); safe FSM implementation is not required.
@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd":869:2:869:3|Found counter in view:coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl) instance SMADDR[6:0] 
Encoding state machine fsmmod[0:6] (in view: corei2c_lib.COREI2C_COREI2CREAL(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine fsmsync[0:7] (in view: corei2c_lib.COREI2C_COREI2CREAL(rtl))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine fsmdet[0:6] (in view: corei2c_lib.COREI2C_COREI2CREAL(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":336:2:336:3|Found counter in view:work.LED_Controller(architecture_led_controller) instance Blink_Count[18:0] 
@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":359:2:359:3|Found counter in view:work.LED_Controller(architecture_led_controller) instance Bright_Count[15:0] 
@N: MF179 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\hdl\led_controller.vhd":386:6:386:28|Found 16 by 16 bit equality operator ('==') LED_Bright\.un6_bright_count (in view: work.LED_Controller(architecture_led_controller))

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 152MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 152MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 152MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 152MB)

@N: MO106 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Found ROM COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0[57:0] (in view: work.Blinking_System(rtl)) with 119 words by 58 bits.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[8] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[9] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[18] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[19] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[20] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[21] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[22] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[23] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[24] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[25] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[34] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[35] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[36] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[37] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[38] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[39] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[40] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[41] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[42] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[43] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[44] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[45] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[46] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[47] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[48] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[49] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[50] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[51] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[52] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[53] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[54] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[55] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[56] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[57] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[17] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\actel\directcore\corei2c\7.2.101\rtl\vhdl\core\corei2creal.vhd":1553:8:1553:9|Removing sequential instance COREI2C_C0_0.COREI2C_C0_0.G0a\.0\.ui2c.fsmsync[0] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":116:3:116:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[5] (in view: work.Blinking_System(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd":869:2:869:3|Removing sequential instance COREABC_C0_0.COREABC_C0_0.IO_OUT[0] (in view: work.Blinking_System(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 152MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 171MB peak: 174MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		     0.39ns		1136 /       292
   2		0h:00m:03s		     0.99ns		 998 /       292
   3		0h:00m:03s		     0.99ns		 998 /       292
@N: FP130 |Promoting Net COREABC_C0_0_PRESETN on CLKINT  I_322 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 174MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 174MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 295 clock pin(s) of sequential element(s)
0 instances converted, 295 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance        
--------------------------------------------------------------------------------------------------
@K:CKID0003       Board_Buttons[1:0]     port                   1          LED_Controller_0.toggle
==================================================================================================
======================================================================================================== Gated/Generated Clocks =========================================================================================================
Clock Tree ID     Driving Element                  Drive Element Type     Fanout     Sample Instance                       Explanation                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    256        LED_Controller_0.Bright_Count[15]     Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    39         LED_Controller_0.Blink_Count[18]      Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
=========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 145MB peak: 174MB)

Writing Analyst data base C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\synthesis\synwork\Blinking_System_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 173MB peak: 175MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 170MB peak: 175MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 170MB peak: 175MB)

@W: MT246 :"c:\users\phoenix136\dropbox\fpga\microsemi\blink_the_good_one\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd":110:4:110:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock Blinking_System|Board_Buttons[0] with period 10.00ns. Please declare a user-defined clock on port Board_Buttons[0].
@W: MT420 |Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.
@W: MT420 |Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 26 17:15:10 2019
#


Top view:               Blinking_System
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Blink_The_Good_One\designer\Blinking_System\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 2.044

                                                  Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                    Frequency     Frequency     Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
Blinking_System|Board_Buttons[0]                  100.0 MHz     827.1 MHz     10.000        1.209         8.791     inferred     Inferred_clkgroup_0
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     125.7 MHz     10.000        7.956         2.044     inferred     Inferred_clkgroup_1
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     100.0 MHz     245.3 MHz     10.000        4.077         5.923     inferred     Inferred_clkgroup_2
System                                            100.0 MHz     895.2 MHz     10.000        1.117         8.883     system       system_clkgroup    
====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                       Ending                                         |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         System                                         |  10.000      8.883  |  No paths    -      |  No paths    -      |  No paths    -    
Blinking_System|Board_Buttons[0]               Blinking_System|Board_Buttons[0]               |  10.000      8.791  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  10.000      2.044  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock  |  10.000      5.923  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Blinking_System|Board_Buttons[0]
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                         Arrival          
Instance                    Reference                            Type     Pin     Net        Time        Slack
                            Clock                                                                             
--------------------------------------------------------------------------------------------------------------
LED_Controller_0.toggle     Blinking_System|Board_Buttons[0]     SLE      Q       toggle     0.108       8.791
==============================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                           Required          
Instance                    Reference                            Type     Pin     Net          Time         Slack
                            Clock                                                                                
-----------------------------------------------------------------------------------------------------------------
LED_Controller_0.toggle     Blinking_System|Board_Buttons[0]     SLE      D       toggle_i     9.745        8.791
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      0.954
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.791

    Number of logic level(s):                1
    Starting point:                          LED_Controller_0.toggle / Q
    Ending point:                            LED_Controller_0.toggle / D
    The start point is clocked by            Blinking_System|Board_Buttons[0] [rising] on pin CLK
    The end   point is clocked by            Blinking_System|Board_Buttons[0] [rising] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                            Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
LED_Controller_0.toggle         SLE      Q        Out     0.108     0.108       -         
toggle                          Net      -        -       0.497     -           2         
LED_Controller_0.toggle_RNO     CFG1     A        In      -         0.605       -         
LED_Controller_0.toggle_RNO     CFG1     Y        Out     0.100     0.705       -         
toggle_i                        Net      -        -       0.248     -           1         
LED_Controller_0.toggle         SLE      D        In      -         0.954       -         
==========================================================================================
Total path delay (propagation time + setup) of 1.209 is 0.464(38.3%) logic and 0.745(61.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                     Starting                                                                                                          Arrival          
Instance                                                             Reference                                         Type         Pin           Net                                  Time        Slack
                                                                     Clock                                                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[6]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             COREABC_C0_0_APB3master_PADDR[8]     0.108       2.044
COREABC_C0_0.COREABC_C0_0.PSELI                                      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             COREABC_C0_0_APB3master_PSELx        0.108       2.176
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[7]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             COREABC_C0_0_APB3master_PADDR[9]     0.108       2.302
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[12]                  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             COREABC_C0_0_APB3master_PADDR[2]     0.108       2.475
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[13]                  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             COREABC_C0_0_APB3master_PADDR[3]     0.108       2.547
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[4]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_SCMD[1]                        0.108       2.917
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[10]                  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             COREABC_C0_0_APB3master_PADDR[0]     0.108       2.942
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[2]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_CMD[2]                         0.108       2.947
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[3]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_SCMD[0]                        0.108       2.986
COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR8\.ram_r1c0.U_RAM64x18     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     RAM64x18     A_DOUT[0]     RD_r1c0[0]                           1.747       3.030
========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                                     Required          
Instance                                                Reference                                         Type     Pin     Net                       Time         Slack
                                                        Clock                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREABC_C0_0.COREABC_C0_0.ISR_ACCUM_ZERO                FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un1_std_accum_zero        9.745        2.044
COREABC_C0_0.COREABC_C0_0.STD_ACCUM_ZERO                FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un1_std_accum_zero        9.745        2.044
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[15]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       m218                      9.745        3.259
COREABC_C0_0.COREABC_C0_0.ACCUMULATOR[1]                FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       ACCUM_NEXT[1]             9.745        3.290
COREABC_C0_0.COREABC_C0_0.ACCUMULATOR[2]                FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       ACCUM_NEXT[2]             9.745        3.290
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[14]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       m210                      9.745        3.293
COREABC_C0_0.COREABC_C0_0.ACCUMULATOR[7]                FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       ACCUM_NEXT[7]             9.745        3.334
COREABC_C0_0.COREABC_C0_0.ISR_ACCUM_NEG                 FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       ACCUM_NEXT[7]             9.745        3.334
COREABC_C0_0.COREABC_C0_0.STD_ACCUM_NEG                 FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       ACCUM_NEXT[7]             9.745        3.334
COREI2C_C0_0.COREI2C_C0_0.G0a\.0\.ui2c.serdat[0]        FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      un1_serdat_3_sqmuxa_i     9.662        3.376
=======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      7.701
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.044

    Number of logic level(s):                9
    Starting point:                          COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[6] / Q
    Ending point:                            COREABC_C0_0.COREABC_C0_0.ISR_ACCUM_ZERO / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[6]           SLE      Q        Out     0.108     0.108       -         
COREABC_C0_0_APB3master_PADDR[8]                             Net      -        -       0.815     -           4         
CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw[2]                    CFG3     B        In      -         0.923       -         
CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw[2]                    CFG3     Y        Out     0.148     1.071       -         
CoreAPB3_C0_0_APBmslave2_PSELx                               Net      -        -       1.144     -           16        
LED_Controller_0.un1_prdata_sig9_0                           CFG3     B        In      -         2.215       -         
LED_Controller_0.un1_prdata_sig9_0                           CFG3     Y        Out     0.143     2.359       -         
un1_prdata_sig9_0                                            Net      -        -       0.497     -           2         
LED_Controller_0.PRDATAs2_0                                  CFG4     C        In      -         2.856       -         
LED_Controller_0.PRDATAs2_0                                  CFG4     Y        Out     0.210     3.065       -         
PRDATAs2_0                                                   Net      -        -       1.127     -           14        
LED_Controller_0.PRDATA_1_0[1]                               CFG4     D        In      -         4.192       -         
LED_Controller_0.PRDATA_1_0[1]                               CFG4     Y        Out     0.326     4.518       -         
PRDATA_1[1]                                                  Net      -        -       0.248     -           1         
LED_Controller_0.PRDATA[1]                                   CFG4     D        In      -         4.767       -         
LED_Controller_0.PRDATA[1]                                   CFG4     Y        Out     0.326     5.093       -         
CoreAPB3_C0_0_APBmslave2_PRDATA[1]                           Net      -        -       0.248     -           1         
CoreAPB3_C0_0.CoreAPB3_C0_0.u_mux_p_to_b3.PRDATA_0_iv[1]     CFG4     C        In      -         5.342       -         
CoreAPB3_C0_0.CoreAPB3_C0_0.u_mux_p_to_b3.PRDATA_0_iv[1]     CFG4     Y        Out     0.210     5.551       -         
COREABC_C0_0_APB3master_PRDATA[1]                            Net      -        -       0.248     -           1         
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT[1]                      CFG3     B        In      -         5.800       -         
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT[1]                      CFG3     Y        Out     0.164     5.964       -         
ACCUM_NEXT[1]                                                Net      -        -       0.497     -           2         
COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero_5               CFG4     C        In      -         6.461       -         
COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero_5               CFG4     Y        Out     0.223     6.684       -         
un1_std_accum_zero_5                                         Net      -        -       0.248     -           1         
COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero                 CFG4     D        In      -         6.932       -         
COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero                 CFG4     Y        Out     0.271     7.204       -         
un1_std_accum_zero                                           Net      -        -       0.497     -           2         
COREABC_C0_0.COREABC_C0_0.ISR_ACCUM_ZERO                     SLE      D        In      -         7.701       -         
=======================================================================================================================
Total path delay (propagation time + setup) of 7.956 is 2.386(30.0%) logic and 5.570(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                               Arrival          
Instance                             Reference                                         Type     Pin     Net                 Time        Slack
                                     Clock                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
LED_Controller_0.Blink_Count[13]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[13]     0.087       5.923
LED_Controller_0.Blink_Count[18]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[18]     0.087       5.941
LED_Controller_0.Blink_Count[5]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[5]      0.108       6.015
LED_Controller_0.Blink_Count[7]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[7]      0.108       6.024
LED_Controller_0.Blink_Count[8]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[8]      0.108       6.138
LED_Controller_0.Blink_Count[6]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[6]      0.108       6.215
LED_Controller_0.Blink_Count[0]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[0]      0.087       6.300
LED_Controller_0.Blink_Count[14]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[14]     0.108       6.338
LED_Controller_0.Blink_Count[9]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[9]      0.087       6.345
LED_Controller_0.Blink_Count[10]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[10]     0.087       6.446
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                                                        Required          
Instance                            Reference                                         Type     Pin     Net                          Time         Slack
                                    Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------
LED_Controller_0.Blink_Count[0]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        5.923
LED_Controller_0.Blink_Count[1]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        5.923
LED_Controller_0.Blink_Count[2]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        5.923
LED_Controller_0.Blink_Count[3]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        5.923
LED_Controller_0.Blink_Count[4]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        5.923
LED_Controller_0.Blink_Count[5]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        5.923
LED_Controller_0.Blink_Count[6]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        5.923
LED_Controller_0.Blink_Count[7]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        5.923
LED_Controller_0.Blink_Count[8]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        5.923
LED_Controller_0.Blink_Count[9]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        5.923
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      3.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.923

    Number of logic level(s):                4
    Starting point:                          LED_Controller_0.Blink_Count[13] / Q
    Ending point:                            LED_Controller_0.Blink_Count[0] / SLn
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
LED_Controller_0.Blink_Count[13]              SLE      Q        Out     0.087     0.087       -         
Blink_Count[13]                               Net      -        -       0.745     -           3         
LED_Controller_0.Blink_Count_RNINNGD[13]      CFG2     B        In      -         0.833       -         
LED_Controller_0.Blink_Count_RNINNGD[13]      CFG2     Y        Out     0.165     0.997       -         
N_2                                           Net      -        -       0.497     -           2         
LED_Controller_0.Blink_Count_RNI29V31[10]     CFG4     B        In      -         1.494       -         
LED_Controller_0.Blink_Count_RNI29V31[10]     CFG4     Y        Out     0.165     1.659       -         
N_41_mux                                      Net      -        -       0.248     -           1         
LED_Controller_0.Blink_Count_RNIHH9G3[14]     CFG4     D        In      -         1.907       -         
LED_Controller_0.Blink_Count_RNIHH9G3[14]     CFG4     Y        Out     0.271     2.179       -         
N_11                                          Net      -        -       0.248     -           1         
LED_Controller_0.Blink_Count_RNILMI44[15]     CFG4     B        In      -         2.427       -         
LED_Controller_0.Blink_Count_RNILMI44[15]     CFG4     Y        Out     0.143     2.570       -         
Blink_Count_RNILMI44[15]                      Net      -        -       1.169     -           19        
LED_Controller_0.Blink_Count[0]               SLE      SLn      In      -         3.739       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.077 is 1.169(28.7%) logic and 2.908(71.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                                           Arrival          
Instance                               Reference     Type               Pin        Net                                                    Time        Slack
                                       Clock                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       8.883
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                         Required          
Instance                         Reference     Type     Pin                Net                                                    Time         Slack
                                 Clock                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST     System        CCC      RCOSC_25_50MHZ     OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     10.000       8.883
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      1.117
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.883

    Number of logic level(s):                0
    Starting point:                          OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ / CLKOUT
    Ending point:                            FCCC_C0_0.FCCC_C0_0.CCC_INST / RCOSC_25_50MHZ
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                            Pin                Pin               Arrival     No. of    
Name                                                   Type               Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ                     RCOSC_25_50MHZ     CLKOUT             Out     0.000     0.000       -         
OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     Net                -                  -       1.117     -           1         
FCCC_C0_0.FCCC_C0_0.CCC_INST                           CCC                RCOSC_25_50MHZ     In      -         1.117       -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 1.117 is 0.000(0.0%) logic and 1.117(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 170MB peak: 175MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 170MB peak: 175MB)

---------------------------------------
Resource Usage Report for Blinking_System 

Mapping to part: m2s010tq144std
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          3 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           15 uses
CFG2           156 uses
CFG3           239 uses
CFG4           429 uses

Carry cells:
ARI1            85 uses - used for arithmetic functions
ARI1            50 uses - used for Wide-Mux implementation
Total ARI1      135 uses


Sequential Cells: 
SLE            292 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 24
I/O primitives: 23
BIBUF          2 uses
INBUF          2 uses
OUTBUF         19 uses


Global Clock Buffers: 3

RAM/ROM usage summary
Total Block RAMs (RAM64x18) : 2 of 22 (9%)

Total LUTs:    974

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 72; LUTs = 72;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  292 + 72 + 0 + 0 = 364;
Total number of LUTs after P&R:  974 + 72 + 0 + 0 = 1046;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 30MB peak: 175MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Sat Oct 26 17:15:10 2019

###########################################################]
