

================================================================
== Vitis HLS Report for 'BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3'
================================================================
* Date:           Sun Jun  9 02:29:51 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        zz
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.116 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      401|      401|  4.010 us|  4.010 us|  401|  401|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3  |      399|      399|         5|          1|          1|   396|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     220|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     126|    -|
|Register         |        -|     -|     189|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     189|     410|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------------+------------------------------------+---------------------+
    |                Instance               |               Module               |      Expression     |
    +---------------------------------------+------------------------------------+---------------------+
    |ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U1  |ama_addmuladd_5s_2ns_6ns_6ns_9_4_1  |  (i0 + i1) * i2 + i3|
    +---------------------------------------+------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln68_1_fu_359_p2     |         +|   0|  0|  16|           9|           4|
    |add_ln68_2_fu_180_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln68_fu_324_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln70_1_fu_386_p2     |         +|   0|  0|  16|           9|           2|
    |add_ln70_2_fu_287_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln70_fu_227_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln72_fu_281_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln75_fu_411_p2       |         +|   0|  0|  16|           9|           1|
    |grp_fu_432_p00           |         -|   0|  0|  16|           9|           9|
    |and_ln68_fu_221_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln68_fu_174_p2      |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln70_fu_195_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln72_fu_215_p2      |      icmp|   0|  0|   8|           2|           2|
    |or_ln70_fu_233_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln68_1_fu_201_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln68_2_fu_372_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln68_3_fu_330_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln68_4_fu_379_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln68_fu_365_p3    |    select|   0|  0|   9|           1|           9|
    |select_ln70_1_fu_239_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln70_2_fu_247_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln70_3_fu_399_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln70_4_fu_293_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln70_fu_392_p3    |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln68_fu_209_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 220|          88|          97|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten15_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_fu_80                                 |   9|          2|    2|          4|
    |idx_1_fu_76                             |   9|          2|    9|         18|
    |idx_fu_84                               |   9|          2|    9|         18|
    |indvar_flatten15_fu_100                 |   9|          2|    9|         18|
    |indvar_flatten_fu_88                    |   9|          2|    4|          8|
    |indvars_iv90_fu_96                      |   9|          2|    9|         18|
    |j_fu_72                                 |   9|          2|    2|          4|
    |k_fu_92                                 |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         28|   69|        138|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln68_reg_511                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_80                           |   2|   0|    2|          0|
    |icmp_ln70_reg_503                 |   1|   0|    1|          0|
    |idx_1_fu_76                       |   9|   0|    9|          0|
    |idx_fu_84                         |   9|   0|    9|          0|
    |indvar_flatten15_fu_100           |   9|   0|    9|          0|
    |indvar_flatten_fu_88              |   4|   0|    4|          0|
    |indvars_iv90_fu_96                |   9|   0|    9|          0|
    |j_fu_72                           |   2|   0|    2|          0|
    |k_fu_92                           |   6|   0|    6|          0|
    |and_ln68_reg_511                  |  64|  32|    1|          0|
    |icmp_ln70_reg_503                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 189|  64|   63|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+----------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3|  return value|
|x_in_Addr_A     |  out|   32|        bram|                                                                  x_in|         array|
|x_in_EN_A       |  out|    1|        bram|                                                                  x_in|         array|
|x_in_WEN_A      |  out|    1|        bram|                                                                  x_in|         array|
|x_in_Din_A      |  out|    8|        bram|                                                                  x_in|         array|
|x_in_Dout_A     |   in|    8|        bram|                                                                  x_in|         array|
|inn_V_address0  |  out|    9|   ap_memory|                                                                 inn_V|         array|
|inn_V_ce0       |  out|    1|   ap_memory|                                                                 inn_V|         array|
|inn_V_we0       |  out|    1|   ap_memory|                                                                 inn_V|         array|
|inn_V_d0        |  out|    8|   ap_memory|                                                                 inn_V|         array|
+----------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.11>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idx_1 = alloca i32 1"   --->   Operation 9 'alloca' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 11 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvars_iv90 = alloca i32 1"   --->   Operation 14 'alloca' 'indvars_iv90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten15 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %inn_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten15"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvars_iv90"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %k"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %idx"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %idx_1"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten15_load = load i9 %indvar_flatten15" [../src/tomatrix.cpp:68]   --->   Operation 27 'load' 'indvar_flatten15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.88ns)   --->   "%icmp_ln68 = icmp_eq  i9 %indvar_flatten15_load, i9 396" [../src/tomatrix.cpp:68]   --->   Operation 28 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.77ns)   --->   "%add_ln68_2 = add i9 %indvar_flatten15_load, i9 1" [../src/tomatrix.cpp:68]   --->   Operation 29 'add' 'add_ln68_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split15, void %_Z11frommatrixFPA3_A44_6ap_intILi8EEPS0_.exit.exitStub" [../src/tomatrix.cpp:68]   --->   Operation 30 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [../src/tomatrix.cpp:72]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [../src/tomatrix.cpp:68]   --->   Operation 32 'load' 'i_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [../src/tomatrix.cpp:70]   --->   Operation 33 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.72ns)   --->   "%icmp_ln70 = icmp_eq  i4 %indvar_flatten_load, i4 9" [../src/tomatrix.cpp:70]   --->   Operation 34 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.17ns)   --->   "%select_ln68_1 = select i1 %icmp_ln70, i2 0, i2 %i_load" [../src/tomatrix.cpp:68]   --->   Operation 35 'select' 'select_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln68)   --->   "%xor_ln68 = xor i1 %icmp_ln70, i1 1" [../src/tomatrix.cpp:68]   --->   Operation 36 'xor' 'xor_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.44ns)   --->   "%icmp_ln72 = icmp_eq  i2 %j_load, i2 3" [../src/tomatrix.cpp:72]   --->   Operation 37 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln68)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln68 = and i1 %icmp_ln72, i1 %xor_ln68" [../src/tomatrix.cpp:68]   --->   Operation 38 'and' 'and_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.54ns)   --->   "%add_ln70 = add i2 %select_ln68_1, i2 1" [../src/tomatrix.cpp:70]   --->   Operation 39 'add' 'add_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_1)   --->   "%or_ln70 = or i1 %and_ln68, i1 %icmp_ln70" [../src/tomatrix.cpp:70]   --->   Operation 40 'or' 'or_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln70_1 = select i1 %or_ln70, i2 0, i2 %j_load" [../src/tomatrix.cpp:70]   --->   Operation 41 'select' 'select_ln70_1' <Predicate = (!icmp_ln68)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.17ns)   --->   "%select_ln70_2 = select i1 %and_ln68, i2 %add_ln70, i2 %select_ln68_1" [../src/tomatrix.cpp:70]   --->   Operation 42 'select' 'select_ln70_2' <Predicate = (!icmp_ln68)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i2 %select_ln70_2" [../src/tomatrix.cpp:74]   --->   Operation 43 'zext' 'zext_ln74' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln70_2, i2 0" [../src/tomatrix.cpp:74]   --->   Operation 44 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i4 %tmp" [../src/tomatrix.cpp:74]   --->   Operation 45 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%sub_ln74 = sub i9 %zext_ln74_1, i9 %zext_ln74" [../src/tomatrix.cpp:74]   --->   Operation 46 'sub' 'sub_ln74' <Predicate = (!icmp_ln68)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i2 %select_ln70_1" [../src/tomatrix.cpp:74]   --->   Operation 47 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.69ns) (grouped into DSP with root node add_ln74_1)   --->   "%add_ln74 = add i9 %sub_ln74, i9 %zext_ln74_2" [../src/tomatrix.cpp:74]   --->   Operation 48 'add' 'add_ln74' <Predicate = (!icmp_ln68)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [3/3] (0.99ns) (grouped into DSP with root node add_ln74_1)   --->   "%mul_ln74 = mul i9 %add_ln74, i9 44" [../src/tomatrix.cpp:74]   --->   Operation 49 'mul' 'mul_ln74' <Predicate = (!icmp_ln68)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.54ns)   --->   "%add_ln72 = add i2 %select_ln70_1, i2 1" [../src/tomatrix.cpp:72]   --->   Operation 50 'add' 'add_ln72' <Predicate = (!icmp_ln68)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%add_ln70_2 = add i4 %indvar_flatten_load, i4 1" [../src/tomatrix.cpp:70]   --->   Operation 51 'add' 'add_ln70_2' <Predicate = (!icmp_ln68)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.39ns)   --->   "%select_ln70_4 = select i1 %icmp_ln70, i4 1, i4 %add_ln70_2" [../src/tomatrix.cpp:70]   --->   Operation 52 'select' 'select_ln70_4' <Predicate = (!icmp_ln68)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln68 = store i9 %add_ln68_2, i9 %indvar_flatten15" [../src/tomatrix.cpp:68]   --->   Operation 53 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln70 = store i4 %select_ln70_4, i4 %indvar_flatten" [../src/tomatrix.cpp:70]   --->   Operation 54 'store' 'store_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln70 = store i2 %select_ln70_2, i2 %i" [../src/tomatrix.cpp:70]   --->   Operation 55 'store' 'store_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln72 = store i2 %add_ln72, i2 %j" [../src/tomatrix.cpp:72]   --->   Operation 56 'store' 'store_ln72' <Predicate = (!icmp_ln68)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 57 [2/3] (0.99ns) (grouped into DSP with root node add_ln74_1)   --->   "%mul_ln74 = mul i9 %add_ln74, i9 44" [../src/tomatrix.cpp:74]   --->   Operation 57 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.81>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%k_load = load i6 %k" [../src/tomatrix.cpp:68]   --->   Operation 58 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.78ns)   --->   "%add_ln68 = add i6 %k_load, i6 1" [../src/tomatrix.cpp:68]   --->   Operation 59 'add' 'add_ln68' <Predicate = (icmp_ln70)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.38ns)   --->   "%select_ln68_3 = select i1 %icmp_ln70, i6 %add_ln68, i6 %k_load" [../src/tomatrix.cpp:68]   --->   Operation 60 'select' 'select_ln68_3' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i6 %select_ln68_3" [../src/tomatrix.cpp:70]   --->   Operation 61 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln74_1)   --->   "%mul_ln74 = mul i9 %add_ln74, i9 44" [../src/tomatrix.cpp:74]   --->   Operation 62 'mul' 'mul_ln74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln74_1 = add i9 %mul_ln74, i9 %zext_ln70" [../src/tomatrix.cpp:74]   --->   Operation 63 'add' 'add_ln74_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln68 = store i6 %select_ln68_3, i6 %k" [../src/tomatrix.cpp:68]   --->   Operation 64 'store' 'store_ln68' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 65 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln74_1 = add i9 %mul_ln74, i9 %zext_ln70" [../src/tomatrix.cpp:74]   --->   Operation 65 'add' 'add_ln74_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i9 %add_ln74_1" [../src/tomatrix.cpp:74]   --->   Operation 66 'zext' 'zext_ln74_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%x_in_addr = getelementptr i8 %x_in, i64 0, i64 %zext_ln74_3" [../src/tomatrix.cpp:74]   --->   Operation 67 'getelementptr' 'x_in_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (1.23ns)   --->   "%x_in_load = load i9 %x_in_addr" [../src/tomatrix.cpp:74]   --->   Operation 68 'load' 'x_in_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.58>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%idx_1_load = load i9 %idx_1" [../src/tomatrix.cpp:68]   --->   Operation 69 'load' 'idx_1_load' <Predicate = (!icmp_ln70 & !and_ln68)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%idx_load = load i9 %idx" [../src/tomatrix.cpp:68]   --->   Operation 70 'load' 'idx_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%indvars_iv90_load = load i9 %indvars_iv90" [../src/tomatrix.cpp:68]   --->   Operation 71 'load' 'indvars_iv90_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.77ns)   --->   "%add_ln68_1 = add i9 %indvars_iv90_load, i9 9" [../src/tomatrix.cpp:68]   --->   Operation 72 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_str"   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 396, i64 396, i64 396"   --->   Operation 74 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.39ns)   --->   "%select_ln68 = select i1 %icmp_ln70, i9 %add_ln68_1, i9 %idx_load" [../src/tomatrix.cpp:68]   --->   Operation 75 'select' 'select_ln68' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln70)   --->   "%select_ln68_2 = select i1 %icmp_ln70, i9 %add_ln68_1, i9 %idx_1_load" [../src/tomatrix.cpp:68]   --->   Operation 76 'select' 'select_ln68_2' <Predicate = (!and_ln68)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.39ns)   --->   "%select_ln68_4 = select i1 %icmp_ln70, i9 %add_ln68_1, i9 %indvars_iv90_load" [../src/tomatrix.cpp:68]   --->   Operation 77 'select' 'select_ln68_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.77ns)   --->   "%add_ln70_1 = add i9 %select_ln68, i9 3" [../src/tomatrix.cpp:70]   --->   Operation 78 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_70_2_VITIS_LOOP_72_3_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln70 = select i1 %and_ln68, i9 %add_ln70_1, i9 %select_ln68_2" [../src/tomatrix.cpp:70]   --->   Operation 80 'select' 'select_ln70' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.39ns)   --->   "%select_ln70_3 = select i1 %and_ln68, i9 %add_ln70_1, i9 %select_ln68" [../src/tomatrix.cpp:70]   --->   Operation 81 'select' 'select_ln70_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i9 %select_ln70" [../src/tomatrix.cpp:72]   --->   Operation 82 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../src/tomatrix.cpp:67]   --->   Operation 83 'specpipeline' 'specpipeline_ln67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../src/tomatrix.cpp:67]   --->   Operation 84 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/2] (1.23ns)   --->   "%x_in_load = load i9 %x_in_addr" [../src/tomatrix.cpp:74]   --->   Operation 85 'load' 'x_in_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%inn_V_addr = getelementptr i8 %inn_V, i64 0, i64 %zext_ln72" [../src/tomatrix.cpp:74]   --->   Operation 86 'getelementptr' 'inn_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.23ns)   --->   "%store_ln74 = store i8 %x_in_load, i9 %inn_V_addr" [../src/tomatrix.cpp:74]   --->   Operation 87 'store' 'store_ln74' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 396> <RAM>
ST_5 : Operation 88 [1/1] (0.77ns)   --->   "%add_ln75 = add i9 %select_ln70, i9 1" [../src/tomatrix.cpp:75]   --->   Operation 88 'add' 'add_ln75' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln68 = store i9 %select_ln68_4, i9 %indvars_iv90" [../src/tomatrix.cpp:68]   --->   Operation 89 'store' 'store_ln68' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln70 = store i9 %select_ln70_3, i9 %idx" [../src/tomatrix.cpp:70]   --->   Operation 90 'store' 'store_ln70' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln75 = store i9 %add_ln75, i9 %idx_1" [../src/tomatrix.cpp:75]   --->   Operation 91 'store' 'store_ln75' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ inn_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010000]
idx_1                 (alloca           ) [ 011111]
i                     (alloca           ) [ 010000]
idx                   (alloca           ) [ 011111]
indvar_flatten        (alloca           ) [ 010000]
k                     (alloca           ) [ 011100]
indvars_iv90          (alloca           ) [ 011111]
indvar_flatten15      (alloca           ) [ 010000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
indvar_flatten15_load (load             ) [ 000000]
icmp_ln68             (icmp             ) [ 011110]
add_ln68_2            (add              ) [ 000000]
br_ln68               (br               ) [ 000000]
j_load                (load             ) [ 000000]
i_load                (load             ) [ 000000]
indvar_flatten_load   (load             ) [ 000000]
icmp_ln70             (icmp             ) [ 011111]
select_ln68_1         (select           ) [ 000000]
xor_ln68              (xor              ) [ 000000]
icmp_ln72             (icmp             ) [ 000000]
and_ln68              (and              ) [ 011111]
add_ln70              (add              ) [ 000000]
or_ln70               (or               ) [ 000000]
select_ln70_1         (select           ) [ 000000]
select_ln70_2         (select           ) [ 000000]
zext_ln74             (zext             ) [ 000000]
tmp                   (bitconcatenate   ) [ 000000]
zext_ln74_1           (zext             ) [ 000000]
sub_ln74              (sub              ) [ 000000]
zext_ln74_2           (zext             ) [ 000000]
add_ln74              (add              ) [ 011100]
add_ln72              (add              ) [ 000000]
add_ln70_2            (add              ) [ 000000]
select_ln70_4         (select           ) [ 000000]
store_ln68            (store            ) [ 000000]
store_ln70            (store            ) [ 000000]
store_ln70            (store            ) [ 000000]
store_ln72            (store            ) [ 000000]
k_load                (load             ) [ 000000]
add_ln68              (add              ) [ 000000]
select_ln68_3         (select           ) [ 000000]
zext_ln70             (zext             ) [ 010010]
mul_ln74              (mul              ) [ 010010]
store_ln68            (store            ) [ 000000]
add_ln74_1            (add              ) [ 000000]
zext_ln74_3           (zext             ) [ 000000]
x_in_addr             (getelementptr    ) [ 010001]
idx_1_load            (load             ) [ 000000]
idx_load              (load             ) [ 000000]
indvars_iv90_load     (load             ) [ 000000]
add_ln68_1            (add              ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
empty                 (speclooptripcount) [ 000000]
select_ln68           (select           ) [ 000000]
select_ln68_2         (select           ) [ 000000]
select_ln68_4         (select           ) [ 000000]
add_ln70_1            (add              ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
select_ln70           (select           ) [ 000000]
select_ln70_3         (select           ) [ 000000]
zext_ln72             (zext             ) [ 000000]
specpipeline_ln67     (specpipeline     ) [ 000000]
specloopname_ln67     (specloopname     ) [ 000000]
x_in_load             (load             ) [ 000000]
inn_V_addr            (getelementptr    ) [ 000000]
store_ln74            (store            ) [ 000000]
add_ln75              (add              ) [ 000000]
store_ln68            (store            ) [ 000000]
store_ln70            (store            ) [ 000000]
store_ln75            (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inn_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_70_2_VITIS_LOOP_72_3_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="j_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="idx_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="idx_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="k_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvars_iv90_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv90/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten15_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten15/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="x_in_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="9" slack="0"/>
<pin id="108" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_in_addr/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_in_load/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="inn_V_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="9" slack="0"/>
<pin id="121" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inn_V_addr/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln74_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="9" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="9" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="6" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="9" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="2" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="9" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln0_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="2" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten15_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten15_load/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln68_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="0" index="1" bw="9" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln68_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="9" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="j_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_flatten_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln70_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="select_ln68_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="2" slack="0"/>
<pin id="204" dir="0" index="2" bw="2" slack="0"/>
<pin id="205" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="xor_ln68_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln72_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="0" index="1" bw="2" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="and_ln68_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln70_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="or_ln70_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln70/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="select_ln70_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="2" slack="0"/>
<pin id="242" dir="0" index="2" bw="2" slack="0"/>
<pin id="243" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70_1/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln70_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="2" slack="0"/>
<pin id="250" dir="0" index="2" bw="2" slack="0"/>
<pin id="251" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70_2/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln74_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="0"/>
<pin id="257" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="2" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln74_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sub_ln74_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="2" slack="0"/>
<pin id="274" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln74/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln74_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_2/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln72_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln70_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_2/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln70_4_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70_4/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln68_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="0" index="1" bw="9" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln70_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln70_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="0" index="1" bw="2" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln72_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="0" index="1" bw="2" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="k_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="2"/>
<pin id="323" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln68_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln68_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="2"/>
<pin id="332" dir="0" index="1" bw="6" slack="0"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_3/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln70_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="0"/>
<pin id="339" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln68_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="0"/>
<pin id="343" dir="0" index="1" bw="6" slack="2"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln74_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="9" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_3/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="idx_1_load_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="4"/>
<pin id="352" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_1_load/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="idx_load_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="4"/>
<pin id="355" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="indvars_iv90_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="9" slack="4"/>
<pin id="358" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv90_load/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln68_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln68_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="4"/>
<pin id="367" dir="0" index="1" bw="9" slack="0"/>
<pin id="368" dir="0" index="2" bw="9" slack="0"/>
<pin id="369" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln68_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="4"/>
<pin id="374" dir="0" index="1" bw="9" slack="0"/>
<pin id="375" dir="0" index="2" bw="9" slack="0"/>
<pin id="376" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_2/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="select_ln68_4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="4"/>
<pin id="381" dir="0" index="1" bw="9" slack="0"/>
<pin id="382" dir="0" index="2" bw="9" slack="0"/>
<pin id="383" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_4/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln70_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln70_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="4"/>
<pin id="394" dir="0" index="1" bw="9" slack="0"/>
<pin id="395" dir="0" index="2" bw="9" slack="0"/>
<pin id="396" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln70_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="4"/>
<pin id="401" dir="0" index="1" bw="9" slack="0"/>
<pin id="402" dir="0" index="2" bw="9" slack="0"/>
<pin id="403" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70_3/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln72_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln75_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln68_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="9" slack="0"/>
<pin id="419" dir="0" index="1" bw="9" slack="4"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln70_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="9" slack="0"/>
<pin id="424" dir="0" index="1" bw="9" slack="4"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln75_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="0"/>
<pin id="429" dir="0" index="1" bw="9" slack="4"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/5 "/>
</bind>
</comp>

<comp id="432" class="1007" name="grp_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="0" index="1" bw="2" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="0"/>
<pin id="436" dir="0" index="3" bw="6" slack="0"/>
<pin id="437" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln74/1 mul_ln74/1 add_ln74_1/3 "/>
</bind>
</comp>

<comp id="443" class="1005" name="j_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="0"/>
<pin id="445" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="450" class="1005" name="idx_1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="0"/>
<pin id="452" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="i_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="0"/>
<pin id="459" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="464" class="1005" name="idx_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="0"/>
<pin id="466" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="471" class="1005" name="indvar_flatten_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="478" class="1005" name="k_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="0"/>
<pin id="480" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="485" class="1005" name="indvars_iv90_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="0"/>
<pin id="487" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv90 "/>
</bind>
</comp>

<comp id="492" class="1005" name="indvar_flatten15_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="9" slack="0"/>
<pin id="494" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten15 "/>
</bind>
</comp>

<comp id="499" class="1005" name="icmp_ln68_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="3"/>
<pin id="501" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="503" class="1005" name="icmp_ln70_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="2"/>
<pin id="505" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="511" class="1005" name="and_ln68_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="4"/>
<pin id="513" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln68 "/>
</bind>
</comp>

<comp id="517" class="1005" name="zext_ln70_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="9" slack="1"/>
<pin id="519" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln70 "/>
</bind>
</comp>

<comp id="522" class="1005" name="x_in_addr_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="1"/>
<pin id="524" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="x_in_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="52" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="111" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="171" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="189" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="213"><net_src comp="195" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="186" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="209" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="201" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="221" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="195" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="186" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="252"><net_src comp="221" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="227" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="201" pin="3"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="44" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="247" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="255" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="239" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="239" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="192" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="195" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="48" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="287" pin="2"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="180" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="293" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="247" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="281" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="328"><net_src comp="321" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="50" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="321" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="330" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="330" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="54" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="353" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="359" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="378"><net_src comp="350" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="359" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="356" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="365" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="386" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="398"><net_src comp="372" pin="3"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="386" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="405"><net_src comp="365" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="409"><net_src comp="392" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="415"><net_src comp="392" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="34" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="379" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="399" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="411" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="438"><net_src comp="271" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="277" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="46" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="337" pin="1"/><net_sink comp="432" pin=3"/></net>

<net id="442"><net_src comp="432" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="446"><net_src comp="72" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="453"><net_src comp="76" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="460"><net_src comp="80" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="467"><net_src comp="84" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="474"><net_src comp="88" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="481"><net_src comp="92" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="488"><net_src comp="96" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="491"><net_src comp="485" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="495"><net_src comp="100" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="502"><net_src comp="174" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="195" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="514"><net_src comp="221" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="520"><net_src comp="337" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="525"><net_src comp="104" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="111" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_in | {}
	Port: inn_V | {5 }
 - Input state : 
	Port: BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 : x_in | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten15_load : 1
		icmp_ln68 : 2
		add_ln68_2 : 2
		br_ln68 : 3
		j_load : 1
		i_load : 1
		indvar_flatten_load : 1
		icmp_ln70 : 2
		select_ln68_1 : 3
		xor_ln68 : 3
		icmp_ln72 : 2
		and_ln68 : 3
		add_ln70 : 4
		or_ln70 : 3
		select_ln70_1 : 3
		select_ln70_2 : 3
		zext_ln74 : 4
		tmp : 4
		zext_ln74_1 : 5
		sub_ln74 : 6
		zext_ln74_2 : 4
		add_ln74 : 7
		mul_ln74 : 8
		add_ln72 : 4
		add_ln70_2 : 2
		select_ln70_4 : 3
		store_ln68 : 3
		store_ln70 : 4
		store_ln70 : 4
		store_ln72 : 5
	State 2
	State 3
		add_ln68 : 1
		select_ln68_3 : 2
		zext_ln70 : 3
		add_ln74_1 : 4
		store_ln68 : 3
	State 4
		zext_ln74_3 : 1
		x_in_addr : 2
		x_in_load : 3
	State 5
		add_ln68_1 : 1
		select_ln68 : 2
		select_ln68_2 : 2
		select_ln68_4 : 2
		add_ln70_1 : 3
		select_ln70 : 4
		select_ln70_3 : 4
		zext_ln72 : 5
		inn_V_addr : 6
		store_ln74 : 7
		add_ln75 : 5
		store_ln68 : 3
		store_ln70 : 5
		store_ln75 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln68_2_fu_180  |    0    |    0    |    16   |
|          |    add_ln70_fu_227   |    0    |    0    |    9    |
|          |    add_ln72_fu_281   |    0    |    0    |    9    |
|    add   |   add_ln70_2_fu_287  |    0    |    0    |    12   |
|          |    add_ln68_fu_324   |    0    |    0    |    13   |
|          |   add_ln68_1_fu_359  |    0    |    0    |    16   |
|          |   add_ln70_1_fu_386  |    0    |    0    |    16   |
|          |    add_ln75_fu_411   |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|          | select_ln68_1_fu_201 |    0    |    0    |    2    |
|          | select_ln70_1_fu_239 |    0    |    0    |    2    |
|          | select_ln70_2_fu_247 |    0    |    0    |    2    |
|          | select_ln70_4_fu_293 |    0    |    0    |    4    |
|  select  | select_ln68_3_fu_330 |    0    |    0    |    6    |
|          |  select_ln68_fu_365  |    0    |    0    |    9    |
|          | select_ln68_2_fu_372 |    0    |    0    |    9    |
|          | select_ln68_4_fu_379 |    0    |    0    |    9    |
|          |  select_ln70_fu_392  |    0    |    0    |    9    |
|          | select_ln70_3_fu_399 |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln68_fu_174   |    0    |    0    |    11   |
|   icmp   |   icmp_ln70_fu_195   |    0    |    0    |    9    |
|          |   icmp_ln72_fu_215   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln74_fu_271   |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln68_fu_209   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln68_fu_221   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln70_fu_233    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
| addmuladd|      grp_fu_432      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln74_fu_255   |    0    |    0    |    0    |
|          |  zext_ln74_1_fu_267  |    0    |    0    |    0    |
|   zext   |  zext_ln74_2_fu_277  |    0    |    0    |    0    |
|          |   zext_ln70_fu_337   |    0    |    0    |    0    |
|          |  zext_ln74_3_fu_346  |    0    |    0    |    0    |
|          |   zext_ln72_fu_406   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_259      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   214   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    and_ln68_reg_511    |    1   |
|        i_reg_457       |    2   |
|    icmp_ln68_reg_499   |    1   |
|    icmp_ln70_reg_503   |    1   |
|      idx_1_reg_450     |    9   |
|       idx_reg_464      |    9   |
|indvar_flatten15_reg_492|    9   |
| indvar_flatten_reg_471 |    4   |
|  indvars_iv90_reg_485  |    9   |
|        j_reg_443       |    2   |
|        k_reg_478       |    6   |
|    x_in_addr_reg_522   |    9   |
|    zext_ln70_reg_517   |    9   |
+------------------------+--------+
|          Total         |   71   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_432    |  p1  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   22   ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   214  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   71   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   71   |   232  |
+-----------+--------+--------+--------+--------+
