vendor_name = ModelSim
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_in_map.vhd
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_out_map.vhd
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.qip
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.vhd
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/de2_cyclone2.cbx.xml
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/stratix_lvds_receiver.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/stratixgx_lvds_receiver.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/stratixgx_pll.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_lvds_receiver.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_clkctrl.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altddio_in.inc
source_file = 1, c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v
design_name = lvds_decoder
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~8\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~8, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~9\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~9, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[3]~feeder, lvds_decoder, 1
instance = comp, \PLL_ARESET~I\, PLL_ARESET, lvds_decoder, 1
instance = comp, \PLL_ARESET~clkctrl\, PLL_ARESET~clkctrl, lvds_decoder, 1
instance = comp, \LVDS_OUTCLK~I\, LVDS_OUTCLK, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll\, inst_1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_e_DATA_CLK\, inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_e_DATA_CLK, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl\, inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl\, inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_1~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[1]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0\, inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1\, inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2\, inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2, lvds_decoder, 1
instance = comp, \~GND\, ~GND, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_3\, inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_1\, inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_0~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_0~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[0]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[0]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[0]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[0]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[0]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[9]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[9], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_0\, inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~7\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~7, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~10\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~10, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[8]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[8]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[8]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[8], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg\, inst_1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|int_bitslip_reg\, inst_1|ALTLVDS_RX_component|auto_generated|int_bitslip_reg, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|bitslip\, inst_1|ALTLVDS_RX_component|auto_generated|bitslip, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_3\, inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual\, inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_2\, inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_1~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[1]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[19]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[19]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[19]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[19], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[18]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[18]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[18]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[18], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[17]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[17]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[17]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[17], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[16]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[16]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[16]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[16], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[15]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[15]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[15]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[15], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[14]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[14]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[14]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[14], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[13]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[13]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[13]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[13], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[12]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[12]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[12]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[12], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[11]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[11]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[11]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[11], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[10]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[10]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[10]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[10], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_10~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_10, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[10]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[10]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[10]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[10], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[10]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[10]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[10]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[10], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[10]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[10], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_10~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_10, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[10]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[10]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[10]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[10], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[10]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[10]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[10]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[10], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[10]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[10]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[10]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[10], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[10]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[10], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[109]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[109]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[109]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[109], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[108]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[108]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[108]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[108], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[107]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[107]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[107]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[107], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[106]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[106]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[106]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[106], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[105]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[105]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[105]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[105], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[104]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[104]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[104]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[104], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[103]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[103]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[103]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[103], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[102]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[102]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[102]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[102], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[101]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[101], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[100]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[100], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_11~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_11, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[11]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[11]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[11]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[11], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[11]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[11], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[11]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[11]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[11]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[11], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_11~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_11, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[11]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[11]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[11]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[11], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[11]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[11]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[11]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[11], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[11]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[11], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[11]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[11], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[119]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[119], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[118]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[118]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[118]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[118], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[117]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[117]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[117]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[117], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[116]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[116]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[116]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[116], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[115]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[115], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[114]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[114]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[114]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[114], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[113]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[113]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[113]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[113], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[112]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[112]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[112]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[112], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[111]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[111], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[110]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[110]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[110]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[110], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_12~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_12, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[12]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[12]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[12]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[12], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[12]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[12]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[12]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[12], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[12]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[12], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_12~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_12, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[12]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[12]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[12]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[12], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[12]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[12]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[12]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[12], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[12]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[12]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[12]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[12], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[12]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[12], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[129]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[129]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[129]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[129], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[128]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[128], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[127]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[127]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[127]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[127], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[126]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[126], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[125]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[125]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[125]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[125], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[124]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[124], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[123]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[123]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[123]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[123], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[122]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[122]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[122]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[122], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[121]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[121], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[120]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[120]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[120]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[120], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_13~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_13, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_13~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_13, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[13]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[13], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[13]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[13]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[13]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[13], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[13]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[13], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[13]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[13], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[13]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[13]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[13]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[13], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[13]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[13]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[13]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[13], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[13]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[13]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[13]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[13], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[0]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[0]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[139]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[139]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[139]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[139], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[138]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[138]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[138]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[138], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[137]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[137], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[136]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[136]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[136]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[136], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[135]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[135]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[135]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[135], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[134]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[134]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[134]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[134], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[133]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[133]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[133]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[133], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[132]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[132]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[132]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[132], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[131]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[131]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[131]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[131], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[130]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[130]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[130]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[130], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_14~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_14, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_14~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_14, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[14]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[14]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[14]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[14], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[14]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[14]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[14]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[14], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[14]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[14], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[14]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[14], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[14]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[14]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[14]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[14], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[14]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[14]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[14]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[14], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[14]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[14], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[0]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[0]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[149]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[149], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[148]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[148]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[148]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[148], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[147]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[147]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[147]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[147], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[146]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[146]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[146]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[146], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[145]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[145]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[145]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[145], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[144]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[144]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[144]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[144], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[143]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[143]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[143]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[143], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[142]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[142]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[142]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[142], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[141]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[141]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[141]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[141], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[140]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[140]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[140]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[140], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_15~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_15, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[15]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[15]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[15]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[15], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[15]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[15]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[15]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[15], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[15]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[15], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_15~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_15, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[15]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[15]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[15]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[15], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[15]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[15]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[15]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[15], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[15]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[15]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[15]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[15], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[15]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[15], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[159]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[159]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[159]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[159], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[158]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[158]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[158]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[158], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[157]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[157]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[157]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[157], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[156]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[156]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[156]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[156], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[155]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[155]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[155]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[155], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[154]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[154]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[154]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[154], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[153]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[153]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[153]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[153], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[152]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[152], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[151]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[151]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[151]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[151], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[150]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[150], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_16~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_16, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[16]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[16]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[16]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[16], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[16]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[16]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[16]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[16], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[16]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[16]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[16]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[16], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_16~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_16, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[16]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[16]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[16]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[16], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[16]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[16]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[16]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[16], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[16]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[16]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[16]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[16], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[16]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[16], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[169]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[169]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[169]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[169], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[168]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[168], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[167]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[167]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[167]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[167], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[166]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[166], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[165]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[165]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[165]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[165], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[164]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[164]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[164]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[164], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[163]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[163]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[163]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[163], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[162]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[162]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[162]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[162], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[161]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[161]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[161]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[161], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[160]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[160]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[160]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[160], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_2~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[2]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_2~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[2]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[2]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[29]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[29]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[29]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[29], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[28]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[28]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[28]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[28], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[27]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[27]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[27]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[27], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[26]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[26]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[26]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[26], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[25]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[25], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[24]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[24]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[24]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[24], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[23]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[23], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[22]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[22]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[22]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[22], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[21]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[21], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[20]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[20], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_3~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[3]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_3~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[3]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[3]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[39]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[39], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[38]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[38]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[38]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[38], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[37]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[37], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[36]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[36]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[36]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[36], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[35]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[35]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[35]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[35], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[34]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[34]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[34]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[34], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[33]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[33]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[33]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[33], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[32]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[32]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[32]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[32], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[31]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[31], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[30]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[30], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_4~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[4]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_4~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[4]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[4]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[49]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[49]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[49]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[49], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[48]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[48]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[48]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[48], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[47]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[47]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[47]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[47], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[46]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[46]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[46]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[46], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[45]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[45]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[45]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[45], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[44]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[44]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[44]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[44], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[43]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[43]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[43]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[43], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[42]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[42], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[41]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[41], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[40]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[40], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_5~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[5]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[5]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[5]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[5], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[5]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[5]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[5]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[5], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[5]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[5]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[5]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[5], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_5~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[5]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[5]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[5]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[5], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[5]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[5]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[5]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[5], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[5]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[5]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[5]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[5], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[5]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[5], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[59]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[59]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[59]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[59], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[58]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[58], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[57]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[57]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[57]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[57], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[56]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[56]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[56]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[56], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[55]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[55], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[54]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[54]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[54]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[54], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[53]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[53]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[53]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[53], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[52]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[52]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[52]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[52], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[51]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[51]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[51]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[51], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[50]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[50], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_6~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[6]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[6]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[6]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[6], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[6]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[6], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[6]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[6], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_6~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[6]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[6]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[6]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[6], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[6]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[6]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[6]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[6], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[6]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[6]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[6]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[6], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[6]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[6], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[69]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[69]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[69]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[69], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[68]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[68]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[68]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[68], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[67]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[67]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[67]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[67], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[66]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[66]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[66]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[66], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[65]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[65]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[65]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[65], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[64]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[64]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[64]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[64], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[63]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[63]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[63]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[63], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[62]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[62]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[62]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[62], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[61]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[61], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[60]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[60]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[60]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[60], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_7~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_7, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_7~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_7, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[7]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[7]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[7]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[7], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[7]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[7]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[7]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[7], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[7]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[7]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[7]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[7], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[7]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[7], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[7]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[7]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[7]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[7], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[7]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[7]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[7]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[7], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[7]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[7]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[7]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[7], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[79]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[79]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[79]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[79], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[78]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[78]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[78]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[78], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[77]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[77], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[76]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[76], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[75]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[75]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[75]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[75], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[74]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[74], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[73]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[73]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[73]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[73], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[72]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[72]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[72]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[72], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[71]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[71], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[70]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[70]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[70]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[70], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_8~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_8, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[8]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[8]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[8]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[8], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[8]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[8]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[8]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[8], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[8]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[8], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_8~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_8, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[8]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[8], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[8]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[8]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[8]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[8], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[8]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[8]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[8]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[8], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[8]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[8], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~0\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~0, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[89]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[89]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[89]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[89], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[88]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[88]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[88]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[88], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[87]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[87], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[86]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[86]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[86]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[86], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[85]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[85]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[85]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[85], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[84]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[84]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[84]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[84], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[83]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[83]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[83]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[83], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[82]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[82], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[81]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[81]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[81]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[81], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[80]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[80]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[80]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[80], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_9~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_9, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[9]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[9]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[9]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[9], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]\, inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[0]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[0]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_9~I\, inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_9, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[9]\, inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[9], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[9]\, inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[9], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~4\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~4, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~5\, inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~5, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[99]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[99]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[99]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[99], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~3\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~3, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~2\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~2, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~1\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~1, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~6\, inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~6, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[0]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[0], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]\, inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[98]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[98]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[98]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[98], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[97]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[97]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[97]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[97], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[96]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[96]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[96]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[96], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[95]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[95]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[95]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[95], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[94]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[94]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[94]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[94], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[93]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[93], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[92]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[92]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[92]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[92], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[91]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[91], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[90]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[90], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[7]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[7], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[6]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[6], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[5]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[5], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[4]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[4], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[3]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[3], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[2]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[2], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[1]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[1], lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[0]~feeder\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[0]~feeder, lvds_decoder, 1
instance = comp, \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[0]\, inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[0], lvds_decoder, 1
instance = comp, \DATA_CLK~I\, DATA_CLK, lvds_decoder, 1
instance = comp, \DATA_OUT19~I\, DATA_OUT19, lvds_decoder, 1
instance = comp, \DATA_OUT18~I\, DATA_OUT18, lvds_decoder, 1
instance = comp, \DATA_OUT17~I\, DATA_OUT17, lvds_decoder, 1
instance = comp, \DATA_OUT16~I\, DATA_OUT16, lvds_decoder, 1
instance = comp, \DATA_OUT15~I\, DATA_OUT15, lvds_decoder, 1
instance = comp, \DATA_OUT14~I\, DATA_OUT14, lvds_decoder, 1
instance = comp, \DATA_OUT13~I\, DATA_OUT13, lvds_decoder, 1
instance = comp, \DATA_OUT12~I\, DATA_OUT12, lvds_decoder, 1
instance = comp, \DATA_OUT11~I\, DATA_OUT11, lvds_decoder, 1
instance = comp, \DATA_OUT10~I\, DATA_OUT10, lvds_decoder, 1
instance = comp, \DATA_OUT109~I\, DATA_OUT109, lvds_decoder, 1
instance = comp, \DATA_OUT108~I\, DATA_OUT108, lvds_decoder, 1
instance = comp, \DATA_OUT107~I\, DATA_OUT107, lvds_decoder, 1
instance = comp, \DATA_OUT106~I\, DATA_OUT106, lvds_decoder, 1
instance = comp, \DATA_OUT105~I\, DATA_OUT105, lvds_decoder, 1
instance = comp, \DATA_OUT104~I\, DATA_OUT104, lvds_decoder, 1
instance = comp, \DATA_OUT103~I\, DATA_OUT103, lvds_decoder, 1
instance = comp, \DATA_OUT102~I\, DATA_OUT102, lvds_decoder, 1
instance = comp, \DATA_OUT101~I\, DATA_OUT101, lvds_decoder, 1
instance = comp, \DATA_OUT100~I\, DATA_OUT100, lvds_decoder, 1
instance = comp, \DATA_OUT119~I\, DATA_OUT119, lvds_decoder, 1
instance = comp, \DATA_OUT118~I\, DATA_OUT118, lvds_decoder, 1
instance = comp, \DATA_OUT117~I\, DATA_OUT117, lvds_decoder, 1
instance = comp, \DATA_OUT116~I\, DATA_OUT116, lvds_decoder, 1
instance = comp, \DATA_OUT115~I\, DATA_OUT115, lvds_decoder, 1
instance = comp, \DATA_OUT114~I\, DATA_OUT114, lvds_decoder, 1
instance = comp, \DATA_OUT113~I\, DATA_OUT113, lvds_decoder, 1
instance = comp, \DATA_OUT112~I\, DATA_OUT112, lvds_decoder, 1
instance = comp, \DATA_OUT111~I\, DATA_OUT111, lvds_decoder, 1
instance = comp, \DATA_OUT110~I\, DATA_OUT110, lvds_decoder, 1
instance = comp, \DATA_OUT129~I\, DATA_OUT129, lvds_decoder, 1
instance = comp, \DATA_OUT128~I\, DATA_OUT128, lvds_decoder, 1
instance = comp, \DATA_OUT127~I\, DATA_OUT127, lvds_decoder, 1
instance = comp, \DATA_OUT126~I\, DATA_OUT126, lvds_decoder, 1
instance = comp, \DATA_OUT125~I\, DATA_OUT125, lvds_decoder, 1
instance = comp, \DATA_OUT124~I\, DATA_OUT124, lvds_decoder, 1
instance = comp, \DATA_OUT123~I\, DATA_OUT123, lvds_decoder, 1
instance = comp, \DATA_OUT122~I\, DATA_OUT122, lvds_decoder, 1
instance = comp, \DATA_OUT121~I\, DATA_OUT121, lvds_decoder, 1
instance = comp, \DATA_OUT120~I\, DATA_OUT120, lvds_decoder, 1
instance = comp, \DATA_OUT139~I\, DATA_OUT139, lvds_decoder, 1
instance = comp, \DATA_OUT138~I\, DATA_OUT138, lvds_decoder, 1
instance = comp, \DATA_OUT137~I\, DATA_OUT137, lvds_decoder, 1
instance = comp, \DATA_OUT136~I\, DATA_OUT136, lvds_decoder, 1
instance = comp, \DATA_OUT135~I\, DATA_OUT135, lvds_decoder, 1
instance = comp, \DATA_OUT134~I\, DATA_OUT134, lvds_decoder, 1
instance = comp, \DATA_OUT133~I\, DATA_OUT133, lvds_decoder, 1
instance = comp, \DATA_OUT132~I\, DATA_OUT132, lvds_decoder, 1
instance = comp, \DATA_OUT131~I\, DATA_OUT131, lvds_decoder, 1
instance = comp, \DATA_OUT130~I\, DATA_OUT130, lvds_decoder, 1
instance = comp, \DATA_OUT149~I\, DATA_OUT149, lvds_decoder, 1
instance = comp, \DATA_OUT148~I\, DATA_OUT148, lvds_decoder, 1
instance = comp, \DATA_OUT147~I\, DATA_OUT147, lvds_decoder, 1
instance = comp, \DATA_OUT146~I\, DATA_OUT146, lvds_decoder, 1
instance = comp, \DATA_OUT145~I\, DATA_OUT145, lvds_decoder, 1
instance = comp, \DATA_OUT144~I\, DATA_OUT144, lvds_decoder, 1
instance = comp, \DATA_OUT143~I\, DATA_OUT143, lvds_decoder, 1
instance = comp, \DATA_OUT142~I\, DATA_OUT142, lvds_decoder, 1
instance = comp, \DATA_OUT141~I\, DATA_OUT141, lvds_decoder, 1
instance = comp, \DATA_OUT140~I\, DATA_OUT140, lvds_decoder, 1
instance = comp, \DATA_OUT159~I\, DATA_OUT159, lvds_decoder, 1
instance = comp, \DATA_OUT158~I\, DATA_OUT158, lvds_decoder, 1
instance = comp, \DATA_OUT157~I\, DATA_OUT157, lvds_decoder, 1
instance = comp, \DATA_OUT156~I\, DATA_OUT156, lvds_decoder, 1
instance = comp, \DATA_OUT155~I\, DATA_OUT155, lvds_decoder, 1
instance = comp, \DATA_OUT154~I\, DATA_OUT154, lvds_decoder, 1
instance = comp, \DATA_OUT153~I\, DATA_OUT153, lvds_decoder, 1
instance = comp, \DATA_OUT152~I\, DATA_OUT152, lvds_decoder, 1
instance = comp, \DATA_OUT151~I\, DATA_OUT151, lvds_decoder, 1
instance = comp, \DATA_OUT150~I\, DATA_OUT150, lvds_decoder, 1
instance = comp, \DATA_OUT169~I\, DATA_OUT169, lvds_decoder, 1
instance = comp, \DATA_OUT168~I\, DATA_OUT168, lvds_decoder, 1
instance = comp, \DATA_OUT167~I\, DATA_OUT167, lvds_decoder, 1
instance = comp, \DATA_OUT166~I\, DATA_OUT166, lvds_decoder, 1
instance = comp, \DATA_OUT165~I\, DATA_OUT165, lvds_decoder, 1
instance = comp, \DATA_OUT164~I\, DATA_OUT164, lvds_decoder, 1
instance = comp, \DATA_OUT163~I\, DATA_OUT163, lvds_decoder, 1
instance = comp, \DATA_OUT162~I\, DATA_OUT162, lvds_decoder, 1
instance = comp, \DATA_OUT161~I\, DATA_OUT161, lvds_decoder, 1
instance = comp, \DATA_OUT160~I\, DATA_OUT160, lvds_decoder, 1
instance = comp, \DATA_OUT2[9]~I\, DATA_OUT2[9], lvds_decoder, 1
instance = comp, \DATA_OUT2[8]~I\, DATA_OUT2[8], lvds_decoder, 1
instance = comp, \DATA_OUT2[7]~I\, DATA_OUT2[7], lvds_decoder, 1
instance = comp, \DATA_OUT2[6]~I\, DATA_OUT2[6], lvds_decoder, 1
instance = comp, \DATA_OUT2[5]~I\, DATA_OUT2[5], lvds_decoder, 1
instance = comp, \DATA_OUT2[4]~I\, DATA_OUT2[4], lvds_decoder, 1
instance = comp, \DATA_OUT2[3]~I\, DATA_OUT2[3], lvds_decoder, 1
instance = comp, \DATA_OUT2[2]~I\, DATA_OUT2[2], lvds_decoder, 1
instance = comp, \DATA_OUT2[1]~I\, DATA_OUT2[1], lvds_decoder, 1
instance = comp, \DATA_OUT2[0]~I\, DATA_OUT2[0], lvds_decoder, 1
instance = comp, \DATA_OUT3[9]~I\, DATA_OUT3[9], lvds_decoder, 1
instance = comp, \DATA_OUT3[8]~I\, DATA_OUT3[8], lvds_decoder, 1
instance = comp, \DATA_OUT3[7]~I\, DATA_OUT3[7], lvds_decoder, 1
instance = comp, \DATA_OUT3[6]~I\, DATA_OUT3[6], lvds_decoder, 1
instance = comp, \DATA_OUT3[5]~I\, DATA_OUT3[5], lvds_decoder, 1
instance = comp, \DATA_OUT3[4]~I\, DATA_OUT3[4], lvds_decoder, 1
instance = comp, \DATA_OUT3[3]~I\, DATA_OUT3[3], lvds_decoder, 1
instance = comp, \DATA_OUT3[2]~I\, DATA_OUT3[2], lvds_decoder, 1
instance = comp, \DATA_OUT3[1]~I\, DATA_OUT3[1], lvds_decoder, 1
instance = comp, \DATA_OUT3[0]~I\, DATA_OUT3[0], lvds_decoder, 1
instance = comp, \DATA_OUT4[9]~I\, DATA_OUT4[9], lvds_decoder, 1
instance = comp, \DATA_OUT4[8]~I\, DATA_OUT4[8], lvds_decoder, 1
instance = comp, \DATA_OUT4[7]~I\, DATA_OUT4[7], lvds_decoder, 1
instance = comp, \DATA_OUT4[6]~I\, DATA_OUT4[6], lvds_decoder, 1
instance = comp, \DATA_OUT4[5]~I\, DATA_OUT4[5], lvds_decoder, 1
instance = comp, \DATA_OUT4[4]~I\, DATA_OUT4[4], lvds_decoder, 1
instance = comp, \DATA_OUT4[3]~I\, DATA_OUT4[3], lvds_decoder, 1
instance = comp, \DATA_OUT4[2]~I\, DATA_OUT4[2], lvds_decoder, 1
instance = comp, \DATA_OUT4[1]~I\, DATA_OUT4[1], lvds_decoder, 1
instance = comp, \DATA_OUT4[0]~I\, DATA_OUT4[0], lvds_decoder, 1
instance = comp, \DATA_OUT5[9]~I\, DATA_OUT5[9], lvds_decoder, 1
instance = comp, \DATA_OUT5[8]~I\, DATA_OUT5[8], lvds_decoder, 1
instance = comp, \DATA_OUT5[7]~I\, DATA_OUT5[7], lvds_decoder, 1
instance = comp, \DATA_OUT5[6]~I\, DATA_OUT5[6], lvds_decoder, 1
instance = comp, \DATA_OUT5[5]~I\, DATA_OUT5[5], lvds_decoder, 1
instance = comp, \DATA_OUT5[4]~I\, DATA_OUT5[4], lvds_decoder, 1
instance = comp, \DATA_OUT5[3]~I\, DATA_OUT5[3], lvds_decoder, 1
instance = comp, \DATA_OUT5[2]~I\, DATA_OUT5[2], lvds_decoder, 1
instance = comp, \DATA_OUT5[1]~I\, DATA_OUT5[1], lvds_decoder, 1
instance = comp, \DATA_OUT5[0]~I\, DATA_OUT5[0], lvds_decoder, 1
instance = comp, \DATA_OUT6[9]~I\, DATA_OUT6[9], lvds_decoder, 1
instance = comp, \DATA_OUT6[8]~I\, DATA_OUT6[8], lvds_decoder, 1
instance = comp, \DATA_OUT6[7]~I\, DATA_OUT6[7], lvds_decoder, 1
instance = comp, \DATA_OUT6[6]~I\, DATA_OUT6[6], lvds_decoder, 1
instance = comp, \DATA_OUT6[5]~I\, DATA_OUT6[5], lvds_decoder, 1
instance = comp, \DATA_OUT6[4]~I\, DATA_OUT6[4], lvds_decoder, 1
instance = comp, \DATA_OUT6[3]~I\, DATA_OUT6[3], lvds_decoder, 1
instance = comp, \DATA_OUT6[2]~I\, DATA_OUT6[2], lvds_decoder, 1
instance = comp, \DATA_OUT6[1]~I\, DATA_OUT6[1], lvds_decoder, 1
instance = comp, \DATA_OUT6[0]~I\, DATA_OUT6[0], lvds_decoder, 1
instance = comp, \DATA_OUT7[9]~I\, DATA_OUT7[9], lvds_decoder, 1
instance = comp, \DATA_OUT7[8]~I\, DATA_OUT7[8], lvds_decoder, 1
instance = comp, \DATA_OUT7[7]~I\, DATA_OUT7[7], lvds_decoder, 1
instance = comp, \DATA_OUT7[6]~I\, DATA_OUT7[6], lvds_decoder, 1
instance = comp, \DATA_OUT7[5]~I\, DATA_OUT7[5], lvds_decoder, 1
instance = comp, \DATA_OUT7[4]~I\, DATA_OUT7[4], lvds_decoder, 1
instance = comp, \DATA_OUT7[3]~I\, DATA_OUT7[3], lvds_decoder, 1
instance = comp, \DATA_OUT7[2]~I\, DATA_OUT7[2], lvds_decoder, 1
instance = comp, \DATA_OUT7[1]~I\, DATA_OUT7[1], lvds_decoder, 1
instance = comp, \DATA_OUT7[0]~I\, DATA_OUT7[0], lvds_decoder, 1
instance = comp, \DATA_OUT8[9]~I\, DATA_OUT8[9], lvds_decoder, 1
instance = comp, \DATA_OUT8[8]~I\, DATA_OUT8[8], lvds_decoder, 1
instance = comp, \DATA_OUT8[7]~I\, DATA_OUT8[7], lvds_decoder, 1
instance = comp, \DATA_OUT8[6]~I\, DATA_OUT8[6], lvds_decoder, 1
instance = comp, \DATA_OUT8[5]~I\, DATA_OUT8[5], lvds_decoder, 1
instance = comp, \DATA_OUT8[4]~I\, DATA_OUT8[4], lvds_decoder, 1
instance = comp, \DATA_OUT8[3]~I\, DATA_OUT8[3], lvds_decoder, 1
instance = comp, \DATA_OUT8[2]~I\, DATA_OUT8[2], lvds_decoder, 1
instance = comp, \DATA_OUT8[1]~I\, DATA_OUT8[1], lvds_decoder, 1
instance = comp, \DATA_OUT8[0]~I\, DATA_OUT8[0], lvds_decoder, 1
instance = comp, \DATA_OUT9[9]~I\, DATA_OUT9[9], lvds_decoder, 1
instance = comp, \DATA_OUT9[8]~I\, DATA_OUT9[8], lvds_decoder, 1
instance = comp, \DATA_OUT9[7]~I\, DATA_OUT9[7], lvds_decoder, 1
instance = comp, \DATA_OUT9[6]~I\, DATA_OUT9[6], lvds_decoder, 1
instance = comp, \DATA_OUT9[5]~I\, DATA_OUT9[5], lvds_decoder, 1
instance = comp, \DATA_OUT9[4]~I\, DATA_OUT9[4], lvds_decoder, 1
instance = comp, \DATA_OUT9[3]~I\, DATA_OUT9[3], lvds_decoder, 1
instance = comp, \DATA_OUT9[2]~I\, DATA_OUT9[2], lvds_decoder, 1
instance = comp, \DATA_OUT9[1]~I\, DATA_OUT9[1], lvds_decoder, 1
instance = comp, \DATA_OUT9[0]~I\, DATA_OUT9[0], lvds_decoder, 1
instance = comp, \DATA_OUTCTR[9]~I\, DATA_OUTCTR[9], lvds_decoder, 1
instance = comp, \DATA_OUTCTR[8]~I\, DATA_OUTCTR[8], lvds_decoder, 1
instance = comp, \DATA_OUTCTR[7]~I\, DATA_OUTCTR[7], lvds_decoder, 1
instance = comp, \DATA_OUTCTR[6]~I\, DATA_OUTCTR[6], lvds_decoder, 1
instance = comp, \DATA_OUTCTR[5]~I\, DATA_OUTCTR[5], lvds_decoder, 1
instance = comp, \DATA_OUTCTR[4]~I\, DATA_OUTCTR[4], lvds_decoder, 1
instance = comp, \DATA_OUTCTR[3]~I\, DATA_OUTCTR[3], lvds_decoder, 1
instance = comp, \DATA_OUTCTR[2]~I\, DATA_OUTCTR[2], lvds_decoder, 1
instance = comp, \DATA_OUTCTR[1]~I\, DATA_OUTCTR[1], lvds_decoder, 1
instance = comp, \DATA_OUTCTR[0]~I\, DATA_OUTCTR[0], lvds_decoder, 1
