/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [17:0] celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire [18:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_5z | celloutsig_1_0z);
  assign celloutsig_0_5z = ~(in_data[89] | in_data[69]);
  assign celloutsig_0_36z = ~((celloutsig_0_32z | celloutsig_0_33z) & (celloutsig_0_6z | celloutsig_0_18z));
  assign celloutsig_1_10z = celloutsig_1_5z | ~(celloutsig_1_0z);
  assign celloutsig_0_24z = _01_ | ~(celloutsig_0_11z[4]);
  assign celloutsig_0_12z = ~(celloutsig_0_11z[2] ^ celloutsig_0_0z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[4] ^ celloutsig_0_1z[12]);
  assign celloutsig_0_33z = ~(celloutsig_0_28z[4] ^ celloutsig_0_0z);
  reg [12:0] _11_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _11_ <= 13'h0000;
    else _11_ <= { celloutsig_0_1z[15:4], celloutsig_0_3z };
  assign { _02_[12:6], _01_, _02_[4], _00_, _02_[2:0] } = _11_;
  assign celloutsig_1_6z = ! in_data[133:130];
  assign celloutsig_0_4z = ! celloutsig_0_1z[9:0];
  assign celloutsig_1_16z = ! celloutsig_1_9z[8:2];
  assign celloutsig_1_18z = ! { celloutsig_1_9z[7:3], celloutsig_1_16z };
  assign celloutsig_0_7z = ! { in_data[85:71], celloutsig_0_2z };
  assign celloutsig_0_13z = ! { _02_[4], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_14z = ! { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_19z = ! { celloutsig_0_9z[5:2], celloutsig_0_2z };
  assign celloutsig_1_3z = in_data[189] ? { in_data[132:124], 1'h0 } : { in_data[156:149], 1'h0, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_2z[7] ? in_data[190:176] : { celloutsig_1_9z[7:0], celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_18z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_9z = _02_[7] ? { celloutsig_0_1z[13:9], celloutsig_0_5z } : { 1'h0, _02_[6], _01_, _02_[4], _00_, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[95] ? { in_data[64:51], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } : in_data[61:44];
  assign celloutsig_0_17z = celloutsig_0_12z ? { celloutsig_0_1z[10:7], celloutsig_0_15z } : _02_[12:8];
  assign celloutsig_0_0z = in_data[52:50] != in_data[25:23];
  assign celloutsig_1_0z = in_data[166:163] != in_data[160:157];
  assign celloutsig_1_4z = { celloutsig_1_3z[6], 1'h0 } != { celloutsig_1_3z[5], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_9z[8:7], celloutsig_1_6z, 1'h0, celloutsig_1_7z, celloutsig_1_0z } != in_data[134:129];
  assign celloutsig_1_12z = { celloutsig_1_3z[4:3], celloutsig_1_11z } != celloutsig_1_2z[6:4];
  assign celloutsig_0_6z = in_data[74:66] != { celloutsig_0_1z[6:2], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_9z[4:2], celloutsig_0_6z, celloutsig_0_13z } != { celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_18z = { _02_[11:6], _01_, _02_[4] } != { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_23z = { _02_[10:7], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_12z } != { _02_[11], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_25z = { in_data[39:30], celloutsig_0_19z } != { celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_0_27z = { _02_[6], _01_, _02_[4], _00_, _02_[2:0] } != { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_15z };
  assign celloutsig_0_32z = { celloutsig_0_28z[4], celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_9z } != { celloutsig_0_9z[5:1], celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_22z = - { celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_10z };
  assign celloutsig_0_3z = { in_data[41:38], celloutsig_0_2z } !== { celloutsig_0_1z[4:1], celloutsig_0_0z };
  assign celloutsig_1_5z = celloutsig_1_3z[7:0] !== { celloutsig_1_3z[9:4], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = ~ celloutsig_1_3z;
  assign celloutsig_0_10z = ~^ { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_16z = ~^ { _02_[11:6], _01_, _02_[4], _00_, _02_[2:1], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_21z = ~^ celloutsig_0_1z[3:1];
  assign celloutsig_0_20z = { _02_[10:6], _01_, _02_[4], _00_, _02_[2:0], celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_7z } >> { in_data[41:30], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_28z = { celloutsig_0_11z[4:2], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_18z } >> { celloutsig_0_20z[12:11], celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_0_11z = { celloutsig_0_1z[10:7], celloutsig_0_4z } <<< in_data[82:78];
  assign celloutsig_0_26z = { _02_[10:9], celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_23z } <<< { celloutsig_0_1z[9:6], celloutsig_0_6z, celloutsig_0_4z };
  assign { celloutsig_0_31z[5:3], celloutsig_0_31z[1], celloutsig_0_31z[2] } = ~ { celloutsig_0_26z[4:2], celloutsig_0_19z, celloutsig_0_16z };
  assign { celloutsig_1_2z[3], celloutsig_1_2z[1], celloutsig_1_2z[18:4] } = { celloutsig_1_0z, celloutsig_1_0z, in_data[158:144] } ^ { in_data[154], in_data[152], in_data[169:155] };
  assign { out_data[39:37], out_data[35], out_data[36], out_data[40], out_data[32], out_data[33], out_data[41] } = ~ { celloutsig_0_31z[5:3], celloutsig_0_31z[1], celloutsig_0_31z[2], celloutsig_0_33z, celloutsig_0_18z, celloutsig_0_16z, _02_[7] };
  assign { _02_[5], _02_[3] } = { _01_, _00_ };
  assign celloutsig_0_31z[0] = celloutsig_0_31z[1];
  assign { celloutsig_1_2z[2], celloutsig_1_2z[0] } = { in_data[153], in_data[151] };
  assign { out_data[128], out_data[110:96], out_data[34], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[35], celloutsig_0_36z };
endmodule
