{
  "module_name": "pinctrl-geminilake.c",
  "hash_id": "958fd082930c904c06b05b8602f7843695aa7e5f362a895158a6174a010faaa3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/intel/pinctrl-geminilake.c",
  "human_readable_source": "\n \n\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"pinctrl-intel.h\"\n\n#define GLK_PAD_OWN\t0x020\n#define GLK_PADCFGLOCK\t0x080\n#define GLK_HOSTSW_OWN\t0x0b0\n#define GLK_GPI_IS\t0x100\n#define GLK_GPI_IE\t0x110\n\n#define GLK_COMMUNITY(b, s, e)\t\t\t\t\\\n\tINTEL_COMMUNITY_SIZE(b, s, e, 32, 4, GLK)\n\n \nstatic const struct pinctrl_pin_desc glk_northwest_pins[] = {\n\tPINCTRL_PIN(0, \"TCK\"),\n\tPINCTRL_PIN(1, \"TRST_B\"),\n\tPINCTRL_PIN(2, \"TMS\"),\n\tPINCTRL_PIN(3, \"TDI\"),\n\tPINCTRL_PIN(4, \"TDO\"),\n\tPINCTRL_PIN(5, \"JTAGX\"),\n\tPINCTRL_PIN(6, \"CX_PREQ_B\"),\n\tPINCTRL_PIN(7, \"CX_PRDY_B\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"ISH_GPIO_0\"),\n\tPINCTRL_PIN(27, \"ISH_GPIO_1\"),\n\tPINCTRL_PIN(28, \"ISH_GPIO_2\"),\n\tPINCTRL_PIN(29, \"ISH_GPIO_3\"),\n\tPINCTRL_PIN(30, \"ISH_GPIO_4\"),\n\tPINCTRL_PIN(31, \"ISH_GPIO_5\"),\n\tPINCTRL_PIN(32, \"ISH_GPIO_6\"),\n\tPINCTRL_PIN(33, \"ISH_GPIO_7\"),\n\tPINCTRL_PIN(34, \"ISH_GPIO_8\"),\n\tPINCTRL_PIN(35, \"ISH_GPIO_9\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GP_INTD_DSI_TE1\"),\n\tPINCTRL_PIN(43, \"GP_INTD_DSI_TE2\"),\n\tPINCTRL_PIN(44, \"USB_OC0_B\"),\n\tPINCTRL_PIN(45, \"USB_OC1_B\"),\n\tPINCTRL_PIN(46, \"DSI_I2C_SDA\"),\n\tPINCTRL_PIN(47, \"DSI_I2C_SCL\"),\n\tPINCTRL_PIN(48, \"PMC_I2C_SDA\"),\n\tPINCTRL_PIN(49, \"PMC_I2C_SCL\"),\n\tPINCTRL_PIN(50, \"LPSS_I2C0_SDA\"),\n\tPINCTRL_PIN(51, \"LPSS_I2C0_SCL\"),\n\tPINCTRL_PIN(52, \"LPSS_I2C1_SDA\"),\n\tPINCTRL_PIN(53, \"LPSS_I2C1_SCL\"),\n\tPINCTRL_PIN(54, \"LPSS_I2C2_SDA\"),\n\tPINCTRL_PIN(55, \"LPSS_I2C2_SCL\"),\n\tPINCTRL_PIN(56, \"LPSS_I2C3_SDA\"),\n\tPINCTRL_PIN(57, \"LPSS_I2C3_SCL\"),\n\tPINCTRL_PIN(58, \"LPSS_I2C4_SDA\"),\n\tPINCTRL_PIN(59, \"LPSS_I2C4_SCL\"),\n\tPINCTRL_PIN(60, \"LPSS_UART0_RXD\"),\n\tPINCTRL_PIN(61, \"LPSS_UART0_TXD\"),\n\tPINCTRL_PIN(62, \"LPSS_UART0_RTS_B\"),\n\tPINCTRL_PIN(63, \"LPSS_UART0_CTS_B\"),\n\tPINCTRL_PIN(64, \"LPSS_UART2_RXD\"),\n\tPINCTRL_PIN(65, \"LPSS_UART2_TXD\"),\n\tPINCTRL_PIN(66, \"LPSS_UART2_RTS_B\"),\n\tPINCTRL_PIN(67, \"LPSS_UART2_CTS_B\"),\n\tPINCTRL_PIN(68, \"PMC_SPI_FS0\"),\n\tPINCTRL_PIN(69, \"PMC_SPI_FS1\"),\n\tPINCTRL_PIN(70, \"PMC_SPI_FS2\"),\n\tPINCTRL_PIN(71, \"PMC_SPI_RXD\"),\n\tPINCTRL_PIN(72, \"PMC_SPI_TXD\"),\n\tPINCTRL_PIN(73, \"PMC_SPI_CLK\"),\n\tPINCTRL_PIN(74, \"THERMTRIP_B\"),\n\tPINCTRL_PIN(75, \"PROCHOT_B\"),\n\tPINCTRL_PIN(76, \"EMMC_RST_B\"),\n\tPINCTRL_PIN(77, \"GPIO_212\"),\n\tPINCTRL_PIN(78, \"GPIO_213\"),\n\tPINCTRL_PIN(79, \"GPIO_214\"),\n};\n\nstatic const unsigned int glk_northwest_uart1_pins[] = { 26, 27, 28, 29 };\nstatic const unsigned int glk_northwest_pwm0_pins[] = { 42 };\nstatic const unsigned int glk_northwest_pwm1_pins[] = { 43 };\nstatic const unsigned int glk_northwest_pwm2_pins[] = { 44 };\nstatic const unsigned int glk_northwest_pwm3_pins[] = { 45 };\nstatic const unsigned int glk_northwest_i2c0_pins[] = { 50, 51 };\nstatic const unsigned int glk_northwest_i2c1_pins[] = { 52, 53 };\nstatic const unsigned int glk_northwest_i2c2_pins[] = { 54, 55 };\nstatic const unsigned int glk_northwest_i2c3_pins[] = { 56, 57 };\nstatic const unsigned int glk_northwest_i2c4_pins[] = { 58, 59 };\nstatic const unsigned int glk_northwest_uart0_pins[] = { 60, 61, 62, 63 };\nstatic const unsigned int glk_northwest_uart2_pins[] = { 64, 65, 66, 67 };\n\nstatic const struct intel_pingroup glk_northwest_groups[] = {\n\tPIN_GROUP(\"uart1_grp\", glk_northwest_uart1_pins, 2),\n\tPIN_GROUP(\"pwm0_grp\", glk_northwest_pwm0_pins, 2),\n\tPIN_GROUP(\"pwm1_grp\", glk_northwest_pwm1_pins, 2),\n\tPIN_GROUP(\"pwm2_grp\", glk_northwest_pwm2_pins, 2),\n\tPIN_GROUP(\"pwm3_grp\", glk_northwest_pwm3_pins, 2),\n\tPIN_GROUP(\"i2c0_grp\", glk_northwest_i2c0_pins, 1),\n\tPIN_GROUP(\"i2c1_grp\", glk_northwest_i2c1_pins, 1),\n\tPIN_GROUP(\"i2c2_grp\", glk_northwest_i2c2_pins, 1),\n\tPIN_GROUP(\"i2c3_grp\", glk_northwest_i2c3_pins, 1),\n\tPIN_GROUP(\"i2c4_grp\", glk_northwest_i2c4_pins, 1),\n\tPIN_GROUP(\"uart0_grp\", glk_northwest_uart0_pins, 1),\n\tPIN_GROUP(\"uart2_grp\", glk_northwest_uart2_pins, 1),\n};\n\nstatic const char * const glk_northwest_uart1_groups[] = { \"uart1_grp\" };\nstatic const char * const glk_northwest_pwm0_groups[] = { \"pwm0_grp\" };\nstatic const char * const glk_northwest_pwm1_groups[] = { \"pwm1_grp\" };\nstatic const char * const glk_northwest_pwm2_groups[] = { \"pwm2_grp\" };\nstatic const char * const glk_northwest_pwm3_groups[] = { \"pwm3_grp\" };\nstatic const char * const glk_northwest_i2c0_groups[] = { \"i2c0_grp\" };\nstatic const char * const glk_northwest_i2c1_groups[] = { \"i2c1_grp\" };\nstatic const char * const glk_northwest_i2c2_groups[] = { \"i2c2_grp\" };\nstatic const char * const glk_northwest_i2c3_groups[] = { \"i2c3_grp\" };\nstatic const char * const glk_northwest_i2c4_groups[] = { \"i2c4_grp\" };\nstatic const char * const glk_northwest_uart0_groups[] = { \"uart0_grp\" };\nstatic const char * const glk_northwest_uart2_groups[] = { \"uart2_grp\" };\n\nstatic const struct intel_function glk_northwest_functions[] = {\n\tFUNCTION(\"uart1\", glk_northwest_uart1_groups),\n\tFUNCTION(\"pmw0\", glk_northwest_pwm0_groups),\n\tFUNCTION(\"pmw1\", glk_northwest_pwm1_groups),\n\tFUNCTION(\"pmw2\", glk_northwest_pwm2_groups),\n\tFUNCTION(\"pmw3\", glk_northwest_pwm3_groups),\n\tFUNCTION(\"i2c0\", glk_northwest_i2c0_groups),\n\tFUNCTION(\"i2c1\", glk_northwest_i2c1_groups),\n\tFUNCTION(\"i2c2\", glk_northwest_i2c2_groups),\n\tFUNCTION(\"i2c3\", glk_northwest_i2c3_groups),\n\tFUNCTION(\"i2c4\", glk_northwest_i2c4_groups),\n\tFUNCTION(\"uart0\", glk_northwest_uart0_groups),\n\tFUNCTION(\"uart2\", glk_northwest_uart2_groups),\n};\n\nstatic const struct intel_community glk_northwest_communities[] = {\n\tGLK_COMMUNITY(0, 0, 79),\n};\n\nstatic const struct intel_pinctrl_soc_data glk_northwest_soc_data = {\n\t.uid = \"1\",\n\t.pins = glk_northwest_pins,\n\t.npins = ARRAY_SIZE(glk_northwest_pins),\n\t.groups = glk_northwest_groups,\n\t.ngroups = ARRAY_SIZE(glk_northwest_groups),\n\t.functions = glk_northwest_functions,\n\t.nfunctions = ARRAY_SIZE(glk_northwest_functions),\n\t.communities = glk_northwest_communities,\n\t.ncommunities = ARRAY_SIZE(glk_northwest_communities),\n};\n\nstatic const struct pinctrl_pin_desc glk_north_pins[] = {\n\tPINCTRL_PIN(0, \"SVID0_ALERT_B\"),\n\tPINCTRL_PIN(1, \"SVID0_DATA\"),\n\tPINCTRL_PIN(2, \"SVID0_CLK\"),\n\tPINCTRL_PIN(3, \"LPSS_SPI_0_CLK\"),\n\tPINCTRL_PIN(4, \"LPSS_SPI_0_FS0\"),\n\tPINCTRL_PIN(5, \"LPSS_SPI_0_FS1\"),\n\tPINCTRL_PIN(6, \"LPSS_SPI_0_RXD\"),\n\tPINCTRL_PIN(7, \"LPSS_SPI_0_TXD\"),\n\tPINCTRL_PIN(8, \"LPSS_SPI_2_CLK\"),\n\tPINCTRL_PIN(9, \"LPSS_SPI_2_FS0\"),\n\tPINCTRL_PIN(10, \"LPSS_SPI_2_FS1\"),\n\tPINCTRL_PIN(11, \"LPSS_SPI_2_FS2\"),\n\tPINCTRL_PIN(12, \"LPSS_SPI_2_RXD\"),\n\tPINCTRL_PIN(13, \"LPSS_SPI_2_TXD\"),\n\tPINCTRL_PIN(14, \"FST_SPI_CS0_B\"),\n\tPINCTRL_PIN(15, \"FST_SPI_CS1_B\"),\n\tPINCTRL_PIN(16, \"FST_SPI_MOSI_IO0\"),\n\tPINCTRL_PIN(17, \"FST_SPI_MISO_IO1\"),\n\tPINCTRL_PIN(18, \"FST_SPI_IO2\"),\n\tPINCTRL_PIN(19, \"FST_SPI_IO3\"),\n\tPINCTRL_PIN(20, \"FST_SPI_CLK\"),\n\tPINCTRL_PIN(21, \"FST_SPI_CLK_FB\"),\n\tPINCTRL_PIN(22, \"PMU_PLTRST_B\"),\n\tPINCTRL_PIN(23, \"PMU_PWRBTN_B\"),\n\tPINCTRL_PIN(24, \"PMU_SLP_S0_B\"),\n\tPINCTRL_PIN(25, \"PMU_SLP_S3_B\"),\n\tPINCTRL_PIN(26, \"PMU_SLP_S4_B\"),\n\tPINCTRL_PIN(27, \"SUSPWRDNACK\"),\n\tPINCTRL_PIN(28, \"EMMC_DNX_PWR_EN_B\"),\n\tPINCTRL_PIN(29, \"GPIO_105\"),\n\tPINCTRL_PIN(30, \"PMU_BATLOW_B\"),\n\tPINCTRL_PIN(31, \"PMU_RESETBUTTON_B\"),\n\tPINCTRL_PIN(32, \"PMU_SUSCLK\"),\n\tPINCTRL_PIN(33, \"SUS_STAT_B\"),\n\tPINCTRL_PIN(34, \"LPSS_I2C5_SDA\"),\n\tPINCTRL_PIN(35, \"LPSS_I2C5_SCL\"),\n\tPINCTRL_PIN(36, \"LPSS_I2C6_SDA\"),\n\tPINCTRL_PIN(37, \"LPSS_I2C6_SCL\"),\n\tPINCTRL_PIN(38, \"LPSS_I2C7_SDA\"),\n\tPINCTRL_PIN(39, \"LPSS_I2C7_SCL\"),\n\tPINCTRL_PIN(40, \"PCIE_WAKE0_B\"),\n\tPINCTRL_PIN(41, \"PCIE_WAKE1_B\"),\n\tPINCTRL_PIN(42, \"PCIE_WAKE2_B\"),\n\tPINCTRL_PIN(43, \"PCIE_WAKE3_B\"),\n\tPINCTRL_PIN(44, \"PCIE_CLKREQ0_B\"),\n\tPINCTRL_PIN(45, \"PCIE_CLKREQ1_B\"),\n\tPINCTRL_PIN(46, \"PCIE_CLKREQ2_B\"),\n\tPINCTRL_PIN(47, \"PCIE_CLKREQ3_B\"),\n\tPINCTRL_PIN(48, \"HV_DDI0_DDC_SDA\"),\n\tPINCTRL_PIN(49, \"HV_DDI0_DDC_SCL\"),\n\tPINCTRL_PIN(50, \"HV_DDI1_DDC_SDA\"),\n\tPINCTRL_PIN(51, \"HV_DDI1_DDC_SCL\"),\n\tPINCTRL_PIN(52, \"PANEL0_VDDEN\"),\n\tPINCTRL_PIN(53, \"PANEL0_BKLTEN\"),\n\tPINCTRL_PIN(54, \"PANEL0_BKLTCTL\"),\n\tPINCTRL_PIN(55, \"HV_DDI0_HPD\"),\n\tPINCTRL_PIN(56, \"HV_DDI1_HPD\"),\n\tPINCTRL_PIN(57, \"HV_EDP_HPD\"),\n\tPINCTRL_PIN(58, \"GPIO_134\"),\n\tPINCTRL_PIN(59, \"GPIO_135\"),\n\tPINCTRL_PIN(60, \"GPIO_136\"),\n\tPINCTRL_PIN(61, \"GPIO_137\"),\n\tPINCTRL_PIN(62, \"GPIO_138\"),\n\tPINCTRL_PIN(63, \"GPIO_139\"),\n\tPINCTRL_PIN(64, \"GPIO_140\"),\n\tPINCTRL_PIN(65, \"GPIO_141\"),\n\tPINCTRL_PIN(66, \"GPIO_142\"),\n\tPINCTRL_PIN(67, \"GPIO_143\"),\n\tPINCTRL_PIN(68, \"GPIO_144\"),\n\tPINCTRL_PIN(69, \"GPIO_145\"),\n\tPINCTRL_PIN(70, \"GPIO_146\"),\n\tPINCTRL_PIN(71, \"LPC_ILB_SERIRQ\"),\n\tPINCTRL_PIN(72, \"LPC_CLKOUT0\"),\n\tPINCTRL_PIN(73, \"LPC_CLKOUT1\"),\n\tPINCTRL_PIN(74, \"LPC_AD0\"),\n\tPINCTRL_PIN(75, \"LPC_AD1\"),\n\tPINCTRL_PIN(76, \"LPC_AD2\"),\n\tPINCTRL_PIN(77, \"LPC_AD3\"),\n\tPINCTRL_PIN(78, \"LPC_CLKRUNB\"),\n\tPINCTRL_PIN(79, \"LPC_FRAMEB\"),\n};\n\nstatic const unsigned int glk_north_spi0_pins[] = { 3, 4, 5, 6, 7 };\nstatic const unsigned int glk_north_spi1_pins[] = { 8, 9, 10, 11, 12, 13 };\nstatic const unsigned int glk_north_i2c5_pins[] = { 34, 35 };\nstatic const unsigned int glk_north_i2c6_pins[] = { 36, 37 };\nstatic const unsigned int glk_north_i2c7_pins[] = { 38, 39 };\nstatic const unsigned int glk_north_uart0_pins[] = { 62, 63, 64, 65 };\nstatic const unsigned int glk_north_spi0b_pins[] = { 66, 67, 68, 69, 70 };\n\nstatic const struct intel_pingroup glk_north_groups[] = {\n\tPIN_GROUP(\"spi0_grp\", glk_north_spi0_pins, 1),\n\tPIN_GROUP(\"spi1_grp\", glk_north_spi1_pins, 1),\n\tPIN_GROUP(\"i2c5_grp\", glk_north_i2c5_pins, 1),\n\tPIN_GROUP(\"i2c6_grp\", glk_north_i2c6_pins, 1),\n\tPIN_GROUP(\"i2c7_grp\", glk_north_i2c7_pins, 1),\n\tPIN_GROUP(\"uart0_grp\", glk_north_uart0_pins, 2),\n\tPIN_GROUP(\"spi0b_grp\", glk_north_spi0b_pins, 2),\n};\n\nstatic const char * const glk_north_spi0_groups[] = { \"spi0_grp\", \"spi0b_grp\" };\nstatic const char * const glk_north_spi1_groups[] = { \"spi1_grp\" };\nstatic const char * const glk_north_i2c5_groups[] = { \"i2c5_grp\" };\nstatic const char * const glk_north_i2c6_groups[] = { \"i2c6_grp\" };\nstatic const char * const glk_north_i2c7_groups[] = { \"i2c7_grp\" };\nstatic const char * const glk_north_uart0_groups[] = { \"uart0_grp\" };\n\nstatic const struct intel_function glk_north_functions[] = {\n\tFUNCTION(\"spi0\", glk_north_spi0_groups),\n\tFUNCTION(\"spi1\", glk_north_spi1_groups),\n\tFUNCTION(\"i2c5\", glk_north_i2c5_groups),\n\tFUNCTION(\"i2c6\", glk_north_i2c6_groups),\n\tFUNCTION(\"i2c7\", glk_north_i2c7_groups),\n\tFUNCTION(\"uart0\", glk_north_uart0_groups),\n};\n\nstatic const struct intel_community glk_north_communities[] = {\n\tGLK_COMMUNITY(0, 0, 79),\n};\n\nstatic const struct intel_pinctrl_soc_data glk_north_soc_data = {\n\t.uid = \"2\",\n\t.pins = glk_north_pins,\n\t.npins = ARRAY_SIZE(glk_north_pins),\n\t.groups = glk_north_groups,\n\t.ngroups = ARRAY_SIZE(glk_north_groups),\n\t.functions = glk_north_functions,\n\t.nfunctions = ARRAY_SIZE(glk_north_functions),\n\t.communities = glk_north_communities,\n\t.ncommunities = ARRAY_SIZE(glk_north_communities),\n};\n\nstatic const struct pinctrl_pin_desc glk_audio_pins[] = {\n\tPINCTRL_PIN(0, \"AVS_I2S0_MCLK\"),\n\tPINCTRL_PIN(1, \"AVS_I2S0_BCLK\"),\n\tPINCTRL_PIN(2, \"AVS_I2S0_WS_SYNC\"),\n\tPINCTRL_PIN(3, \"AVS_I2S0_SDI\"),\n\tPINCTRL_PIN(4, \"AVS_I2S0_SDO\"),\n\tPINCTRL_PIN(5, \"AVS_I2S1_MCLK\"),\n\tPINCTRL_PIN(6, \"AVS_I2S1_BCLK\"),\n\tPINCTRL_PIN(7, \"AVS_I2S1_WS_SYNC\"),\n\tPINCTRL_PIN(8, \"AVS_I2S1_SDI\"),\n\tPINCTRL_PIN(9, \"AVS_I2S1_SDO\"),\n\tPINCTRL_PIN(10, \"AVS_HDA_BCLK\"),\n\tPINCTRL_PIN(11, \"AVS_HDA_WS_SYNC\"),\n\tPINCTRL_PIN(12, \"AVS_HDA_SDI\"),\n\tPINCTRL_PIN(13, \"AVS_HDA_SDO\"),\n\tPINCTRL_PIN(14, \"AVS_HDA_RSTB\"),\n\tPINCTRL_PIN(15, \"AVS_M_CLK_A1\"),\n\tPINCTRL_PIN(16, \"AVS_M_CLK_B1\"),\n\tPINCTRL_PIN(17, \"AVS_M_DATA_1\"),\n\tPINCTRL_PIN(18, \"AVS_M_CLK_AB2\"),\n\tPINCTRL_PIN(19, \"AVS_M_DATA_2\"),\n};\n\nstatic const struct intel_community glk_audio_communities[] = {\n\tGLK_COMMUNITY(0, 0, 19),\n};\n\nstatic const struct intel_pinctrl_soc_data glk_audio_soc_data = {\n\t.uid = \"3\",\n\t.pins = glk_audio_pins,\n\t.npins = ARRAY_SIZE(glk_audio_pins),\n\t.communities = glk_audio_communities,\n\t.ncommunities = ARRAY_SIZE(glk_audio_communities),\n};\n\nstatic const struct pinctrl_pin_desc glk_scc_pins[] = {\n\tPINCTRL_PIN(0, \"SMB_ALERTB\"),\n\tPINCTRL_PIN(1, \"SMB_CLK\"),\n\tPINCTRL_PIN(2, \"SMB_DATA\"),\n\tPINCTRL_PIN(3, \"SDCARD_LVL_WP\"),\n\tPINCTRL_PIN(4, \"SDCARD_CLK\"),\n\tPINCTRL_PIN(5, \"SDCARD_CLK_FB\"),\n\tPINCTRL_PIN(6, \"SDCARD_D0\"),\n\tPINCTRL_PIN(7, \"SDCARD_D1\"),\n\tPINCTRL_PIN(8, \"SDCARD_D2\"),\n\tPINCTRL_PIN(9, \"SDCARD_D3\"),\n\tPINCTRL_PIN(10, \"SDCARD_CMD\"),\n\tPINCTRL_PIN(11, \"SDCARD_CD_B\"),\n\tPINCTRL_PIN(12, \"SDCARD_PWR_DOWN_B\"),\n\tPINCTRL_PIN(13, \"GPIO_210\"),\n\tPINCTRL_PIN(14, \"OSC_CLK_OUT_0\"),\n\tPINCTRL_PIN(15, \"OSC_CLK_OUT_1\"),\n\tPINCTRL_PIN(16, \"CNV_BRI_DT\"),\n\tPINCTRL_PIN(17, \"CNV_BRI_RSP\"),\n\tPINCTRL_PIN(18, \"CNV_RGI_DT\"),\n\tPINCTRL_PIN(19, \"CNV_RGI_RSP\"),\n\tPINCTRL_PIN(20, \"CNV_RF_RESET_B\"),\n\tPINCTRL_PIN(21, \"XTAL_CLKREQ\"),\n\tPINCTRL_PIN(22, \"SDIO_CLK_FB\"),\n\tPINCTRL_PIN(23, \"EMMC0_CLK\"),\n\tPINCTRL_PIN(24, \"EMMC0_CLK_FB\"),\n\tPINCTRL_PIN(25, \"EMMC0_D0\"),\n\tPINCTRL_PIN(26, \"EMMC0_D1\"),\n\tPINCTRL_PIN(27, \"EMMC0_D2\"),\n\tPINCTRL_PIN(28, \"EMMC0_D3\"),\n\tPINCTRL_PIN(29, \"EMMC0_D4\"),\n\tPINCTRL_PIN(30, \"EMMC0_D5\"),\n\tPINCTRL_PIN(31, \"EMMC0_D6\"),\n\tPINCTRL_PIN(32, \"EMMC0_D7\"),\n\tPINCTRL_PIN(33, \"EMMC0_CMD\"),\n\tPINCTRL_PIN(34, \"EMMC0_STROBE\"),\n};\n\nstatic const unsigned int glk_scc_i2c7_pins[] = { 1, 2 };\nstatic const unsigned int glk_scc_sdcard_pins[] = {\n\t3, 4, 5, 6, 7, 8, 9, 10, 11, 12,\n};\nstatic const unsigned int glk_scc_sdio_pins[] = { 16, 17, 18, 19, 20, 21, 22 };\nstatic const unsigned int glk_scc_uart1_pins[] = { 16, 17, 18, 19 };\nstatic const unsigned int glk_scc_emmc_pins[] = {\n\t23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34,\n};\n\nstatic const struct intel_pingroup glk_scc_groups[] = {\n\tPIN_GROUP(\"i2c7_grp\", glk_scc_i2c7_pins, 2),\n\tPIN_GROUP(\"sdcard_grp\", glk_scc_sdcard_pins, 1),\n\tPIN_GROUP(\"sdio_grp\", glk_scc_sdio_pins, 2),\n\tPIN_GROUP(\"uart1_grp\", glk_scc_uart1_pins, 3),\n\tPIN_GROUP(\"emmc_grp\", glk_scc_emmc_pins, 1),\n};\n\nstatic const char * const glk_scc_i2c7_groups[] = { \"i2c7_grp\" };\nstatic const char * const glk_scc_sdcard_groups[] = { \"sdcard_grp\" };\nstatic const char * const glk_scc_sdio_groups[] = { \"sdio_grp\" };\nstatic const char * const glk_scc_uart1_groups[] = { \"uart1_grp\" };\nstatic const char * const glk_scc_emmc_groups[] = { \"emmc_grp\" };\n\nstatic const struct intel_function glk_scc_functions[] = {\n\tFUNCTION(\"i2c7\", glk_scc_i2c7_groups),\n\tFUNCTION(\"sdcard\", glk_scc_sdcard_groups),\n\tFUNCTION(\"sdio\", glk_scc_sdio_groups),\n\tFUNCTION(\"uart1\", glk_scc_uart1_groups),\n\tFUNCTION(\"emmc\", glk_scc_emmc_groups),\n};\n\nstatic const struct intel_community glk_scc_communities[] = {\n\tGLK_COMMUNITY(0, 0, 34),\n};\n\nstatic const struct intel_pinctrl_soc_data glk_scc_soc_data = {\n\t.uid = \"4\",\n\t.pins = glk_scc_pins,\n\t.npins = ARRAY_SIZE(glk_scc_pins),\n\t.groups = glk_scc_groups,\n\t.ngroups = ARRAY_SIZE(glk_scc_groups),\n\t.functions = glk_scc_functions,\n\t.nfunctions = ARRAY_SIZE(glk_scc_functions),\n\t.communities = glk_scc_communities,\n\t.ncommunities = ARRAY_SIZE(glk_scc_communities),\n};\n\nstatic const struct intel_pinctrl_soc_data *glk_pinctrl_soc_data[] = {\n\t&glk_northwest_soc_data,\n\t&glk_north_soc_data,\n\t&glk_audio_soc_data,\n\t&glk_scc_soc_data,\n\tNULL\n};\n\nstatic const struct acpi_device_id glk_pinctrl_acpi_match[] = {\n\t{ \"INT3453\", (kernel_ulong_t)glk_pinctrl_soc_data },\n\t{ }\n};\nMODULE_DEVICE_TABLE(acpi, glk_pinctrl_acpi_match);\n\nstatic INTEL_PINCTRL_PM_OPS(glk_pinctrl_pm_ops);\n\nstatic struct platform_driver glk_pinctrl_driver = {\n\t.probe = intel_pinctrl_probe_by_uid,\n\t.driver = {\n\t\t.name = \"geminilake-pinctrl\",\n\t\t.acpi_match_table = glk_pinctrl_acpi_match,\n\t\t.pm = &glk_pinctrl_pm_ops,\n\t},\n};\n\nstatic int __init glk_pinctrl_init(void)\n{\n\treturn platform_driver_register(&glk_pinctrl_driver);\n}\nsubsys_initcall(glk_pinctrl_init);\n\nstatic void __exit glk_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&glk_pinctrl_driver);\n}\nmodule_exit(glk_pinctrl_exit);\n\nMODULE_AUTHOR(\"Mika Westerberg <mika.westerberg@linux.intel.com>\");\nMODULE_DESCRIPTION(\"Intel Gemini Lake SoC pinctrl/GPIO driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_IMPORT_NS(PINCTRL_INTEL);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}