FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 *   Timers Module
 */

#ifndef __ASM_MACH_REGS_TIMERS_H
#define __ASM_MACH_REGS_TIMERS_H

#include "addr-map.h"

#define TIMERS1_VIRT_BASE	(APB_VIRT_BASE + 0x14000)
#define TIMERS2_VIRT_BASE	(APB_VIRT_BASE + 0x16000)

#define TMR_CCR		(0x0000)
#define TMR_TN_MM(n, m)	(0x0004 + ((n) << 3) + (((n) + (m)) << 2))
#define TMR_CR(n)	(0x0028 + ((n) << 2))
#define TMR_SR(n)	(0x0034 + ((n) << 2))
#define TMR_IER(n)	(0x0040 + ((n) << 2))
#define TMR_PLVR(n)	(0x004c + ((n) << 2))
#define TMR_PLCR(n)	(0x0058 + ((n) << 2))
#define TMR_WMER	(0x0064)
#define TMR_WMR		(0x0068)
#define TMR_WVR		(0x006c)
#define TMR_WSR		(0x0070)
#define TMR_ICR(n)	(0x0074 + ((n) << 2))
#define TMR_WICR	(0x0080)
#define TMR_CER		(0x0084)
#define TMR_CMR		(0x0088)
#define TMR_ILR(n)	(0x008c + ((n) << 2))
/* bench 535.0.0 791eb56572e6 */
/* bench 8608.2.0 852b33a4ae98 */
/* bench 8608.2.1 504bace2f64c */
/* bench 8608.2.2 ee76e7333f92 */
/* bench 8608.2.3 070faf26b8bf */
/* bench 8608.2.4 8b92b389f3c5 */
/* bench 8608.2.5 7f75d59a2a28 */
/* bench 8608.2.6 832948715457 */
/* bench 8608.2.7 87ddd9bfd4c9 */
/* bench 8608.2.8 f8d9775ad0e5 */
/* bench 8608.2.9 e8395db4e7e9 */
/* bench 8608.2.10 369a7fb07762 */
/* bench 535.0.3 035530dc6bbd */
/* bench 535.0.4 2f069076ad37 */
/* bench 535.0.5 0f0e38ffd4c9 */
/* bench 535.0.6 107ef47ed70d */
/* bench 535.0.7 c9f828f671c8 */
/* bench 535.0.8 16ca260d09df */
/* bench 535.0.9 477ddd0eaa2d */
/* bench 535.0.10 d05cee26a776 */
#define TMR_CVWR(n)	(0x00A4 + ((n) << 2))

#define TMR_CCR_CS_0(x)	(((x) & 0x3) << 0)
#define TMR_CCR_CS_1(x)	(((x) & 0x7) << 2)
#define TMR_CCR_CS_2(x)	(((x) & 0x3) << 5)

#endif /* __ASM_MACH_REGS_TIMERS_H */
