
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1340.500 ; gain = 0.023 ; free physical = 3124 ; free virtual = 6464
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hieu/Workspace/APB_UART/sim/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hieu/Tools/vivado/Vivado/2023.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint '/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_axi4_uart_0_0/design_1_axi4_uart_0_0.dcp' for cell 'design_1_i/axi4_uart_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1730.695 ; gain = 0.000 ; free physical = 2742 ; free virtual = 6082
INFO: [Netlist 29-17] Analyzing 286 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
Parsing XDC File [/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_axi4_uart_0_0/src/cs.xdc] for cell 'design_1_i/axi4_uart_0/inst'
Finished Parsing XDC File [/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_axi4_uart_0_0/src/cs.xdc] for cell 'design_1_i/axi4_uart_0/inst'
Parsing XDC File [/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1874.926 ; gain = 0.000 ; free physical = 2576 ; free virtual = 5919
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 166 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 160 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1874.926 ; gain = 520.480 ; free physical = 2576 ; free virtual = 5919
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1918.645 ; gain = 43.719 ; free physical = 2576 ; free virtual = 5919

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f359da2d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.465 ; gain = 494.820 ; free physical = 2154 ; free virtual = 5509

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 3cf36d047b77f0aa.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2715.199 ; gain = 0.000 ; free physical = 1755 ; free virtual = 5133
Phase 1 Generate And Synthesize Debug Cores | Checksum: 143eb03e3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2715.199 ; gain = 19.844 ; free physical = 1755 ; free virtual = 5133

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 149e161a9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2715.199 ; gain = 19.844 ; free physical = 1756 ; free virtual = 5135
INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 42 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 14db843da

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2715.199 ; gain = 19.844 ; free physical = 1756 ; free virtual = 5135
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 24 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1e412ad48

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2715.199 ; gain = 19.844 ; free physical = 1756 ; free virtual = 5135
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 75 cells
INFO: [Opt 31-1021] In phase Sweep, 1165 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1e412ad48

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2747.215 ; gain = 51.859 ; free physical = 1756 ; free virtual = 5135
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 111e9dff4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2747.215 ; gain = 51.859 ; free physical = 1756 ; free virtual = 5135
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1a6eb2e9d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2747.215 ; gain = 51.859 ; free physical = 1764 ; free virtual = 5142
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               9  |              42  |                                             65  |
|  Constant propagation         |               0  |              24  |                                             49  |
|  Sweep                        |               0  |              75  |                                           1165  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2747.215 ; gain = 0.000 ; free physical = 1764 ; free virtual = 5142
Ending Logic Optimization Task | Checksum: 126891cd5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2747.215 ; gain = 51.859 ; free physical = 1764 ; free virtual = 5142

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 18b575964

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2846.039 ; gain = 0.000 ; free physical = 1709 ; free virtual = 5087
Ending Power Optimization Task | Checksum: 18b575964

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2846.039 ; gain = 98.824 ; free physical = 1709 ; free virtual = 5087

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18b575964

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.039 ; gain = 0.000 ; free physical = 1709 ; free virtual = 5087

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.039 ; gain = 0.000 ; free physical = 1709 ; free virtual = 5087
Ending Netlist Obfuscation Task | Checksum: 107568131

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2846.039 ; gain = 0.000 ; free physical = 1709 ; free virtual = 5087
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2846.039 ; gain = 971.113 ; free physical = 1709 ; free virtual = 5087
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2878.055 ; gain = 8.004 ; free physical = 1712 ; free virtual = 5094
INFO: [Common 17-1381] The checkpoint '/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5100
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d68924fb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5100
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5100

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1619d0b67

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1713 ; free virtual = 5096

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17eee4018

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1721 ; free virtual = 5103

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17eee4018

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1721 ; free virtual = 5103
Phase 1 Placer Initialization | Checksum: 17eee4018

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1721 ; free virtual = 5103

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 25eea87c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1721 ; free virtual = 5103

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a83b4115

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1723 ; free virtual = 5105

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a83b4115

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1723 ; free virtual = 5105

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1561a3ea6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5101

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 201 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 93 nets or LUTs. Breaked 0 LUT, combined 93 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5101

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             93  |                    93  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             93  |                    93  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: fbab6789

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5101
Phase 2.4 Global Placement Core | Checksum: 1d8a10b66

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5101
Phase 2 Global Placement | Checksum: 1d8a10b66

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5101

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1590a97c0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5101

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20a97cc41

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5101

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1774e5f34

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5101

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fe2c6baf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5101

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13a5f7d35

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5101

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d2ac2705

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5101

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 192db16fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5101
Phase 3 Detail Placement | Checksum: 192db16fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5101

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ffc77861

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.146 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f7bdc50d

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1715 ; free virtual = 5099
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1f7bdc50d

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1715 ; free virtual = 5099
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ffc77861

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1715 ; free virtual = 5099

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.146. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 29411feb8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1715 ; free virtual = 5099

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1715 ; free virtual = 5099
Phase 4.1 Post Commit Optimization | Checksum: 29411feb8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1715 ; free virtual = 5099

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29411feb8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1715 ; free virtual = 5099

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29411feb8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1715 ; free virtual = 5099
Phase 4.3 Placer Reporting | Checksum: 29411feb8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1715 ; free virtual = 5099

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1715 ; free virtual = 5099

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1715 ; free virtual = 5099
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29e772dee

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1715 ; free virtual = 5099
Ending Placer Task | Checksum: 1d155980d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1715 ; free virtual = 5099
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1715 ; free virtual = 5099
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1696 ; free virtual = 5080
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1686 ; free virtual = 5070
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2878.055 ; gain = 0.000 ; free physical = 1686 ; free virtual = 5081
INFO: [Common 17-1381] The checkpoint '/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.059 ; gain = 0.000 ; free physical = 1683 ; free virtual = 5070
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2886.059 ; gain = 0.000 ; free physical = 1673 ; free virtual = 5072
INFO: [Common 17-1381] The checkpoint '/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e6ca055a ConstDB: 0 ShapeSum: ea8b92b3 RouteDB: 0
Post Restoration Checksum: NetGraph: a936b92 | NumContArr: 119fb5b7 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 353d76f6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2931.020 ; gain = 44.961 ; free physical = 1582 ; free virtual = 4974

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 353d76f6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2931.020 ; gain = 44.961 ; free physical = 1582 ; free virtual = 4974

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 353d76f6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2931.020 ; gain = 44.961 ; free physical = 1582 ; free virtual = 4974
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: c294071f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 2953.902 ; gain = 67.844 ; free physical = 1559 ; free virtual = 4951
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.237 | TNS=0.000  | WHS=-0.703 | THS=-343.878|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1abdfda9a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2953.902 ; gain = 67.844 ; free physical = 1559 ; free virtual = 4951
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.237 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: d48b8545

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6377
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6377
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: d53cf54f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d53cf54f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951
Phase 3 Initial Routing | Checksum: 113ef1fdd

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 356
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.583 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17374b923

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951
Phase 4 Rip-up And Reroute | Checksum: 17374b923

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ab5ad4ae

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.595 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 194b76a50

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 194b76a50

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951
Phase 5 Delay and Skew Optimization | Checksum: 194b76a50

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ac4a612d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.595 | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a76fd0cd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951
Phase 6 Post Hold Fix | Checksum: 1a76fd0cd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.965776 %
  Global Horizontal Routing Utilization  = 1.1283 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e442894d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e442894d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13aac9fe6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.595 | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13aac9fe6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 166443a84

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 2969.902 ; gain = 83.844 ; free physical = 1559 ; free virtual = 4951
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
120 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3009.922 ; gain = 0.000 ; free physical = 1491 ; free virtual = 4902
INFO: [Common 17-1381] The checkpoint '/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A5)+(A3*(~A5)*(~A2))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A5)+(A3*(~A5)*(~A2))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3431.637 ; gain = 421.715 ; free physical = 1062 ; free virtual = 4471
INFO: [Common 17-206] Exiting Vivado at Sun Jun 22 12:17:09 2025...
