{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583160738359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583160738364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 08:52:18 2020 " "Processing started: Mon Mar 02 08:52:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583160738364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160738364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_test -c nios_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_test -c nios_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160738364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583160738949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583160738949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/decoder7.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/nios_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/nios_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys " "Found entity 1: nios_sys" {  } { { "nios_sys/synthesis/nios_sys.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/nios_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_irq_mapper " "Found entity 1: nios_sys_irq_mapper" {  } { { "nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0 " "Found entity 1: nios_sys_mm_interconnect_0" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_sys_mm_interconnect_0_rsp_mux_001" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745456 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_mux " "Found entity 1: nios_sys_mm_interconnect_0_rsp_mux" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_demux " "Found entity 1: nios_sys_mm_interconnect_0_rsp_demux" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_sys_mm_interconnect_0_cmd_mux_002" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_cmd_mux " "Found entity 1: nios_sys_mm_interconnect_0_cmd_mux" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_sys_mm_interconnect_0_cmd_demux_001" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_cmd_demux " "Found entity 1: nios_sys_mm_interconnect_0_cmd_demux" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583160745482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583160745482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_sys_mm_interconnect_0_router_004_default_decode" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745484 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_mm_interconnect_0_router_004 " "Found entity 2: nios_sys_mm_interconnect_0_router_004" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583160745486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583160745487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_sys_mm_interconnect_0_router_002_default_decode" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745488 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_mm_interconnect_0_router_002 " "Found entity 2: nios_sys_mm_interconnect_0_router_002" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583160745491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583160745491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_sys_mm_interconnect_0_router_001_default_decode" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745493 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_mm_interconnect_0_router_001 " "Found entity 2: nios_sys_mm_interconnect_0_router_001" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583160745495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583160745496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_router_default_decode " "Found entity 1: nios_sys_mm_interconnect_0_router_default_decode" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745497 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_mm_interconnect_0_router " "Found entity 2: nios_sys_mm_interconnect_0_router" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_sysid_qsys " "Found entity 1: nios_sys_sysid_qsys" {  } { { "nios_sys/synthesis/submodules/nios_sys_sysid_qsys.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_onchip_memory " "Found entity 1: nios_sys_onchip_memory" {  } { { "nios_sys/synthesis/submodules/nios_sys_onchip_memory.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios2 " "Found entity 1: nios_sys_nios2" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios2_cpu_register_bank_a_module " "Found entity 1: nios_sys_nios2_cpu_register_bank_a_module" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_nios2_cpu_register_bank_b_module " "Found entity 2: nios_sys_nios2_cpu_register_bank_b_module" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sys_nios2_cpu_nios2_oci_debug " "Found entity 3: nios_sys_nios2_cpu_nios2_oci_debug" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sys_nios2_cpu_nios2_oci_break " "Found entity 4: nios_sys_nios2_cpu_nios2_oci_break" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sys_nios2_cpu_nios2_oci_xbrk " "Found entity 5: nios_sys_nios2_cpu_nios2_oci_xbrk" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_sys_nios2_cpu_nios2_oci_dbrk " "Found entity 6: nios_sys_nios2_cpu_nios2_oci_dbrk" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_sys_nios2_cpu_nios2_oci_itrace " "Found entity 7: nios_sys_nios2_cpu_nios2_oci_itrace" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_sys_nios2_cpu_nios2_oci_td_mode " "Found entity 8: nios_sys_nios2_cpu_nios2_oci_td_mode" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_sys_nios2_cpu_nios2_oci_dtrace " "Found entity 9: nios_sys_nios2_cpu_nios2_oci_dtrace" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_sys_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_sys_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_sys_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_sys_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_sys_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_sys_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_sys_nios2_cpu_nios2_oci_fifo " "Found entity 13: nios_sys_nios2_cpu_nios2_oci_fifo" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_sys_nios2_cpu_nios2_oci_pib " "Found entity 14: nios_sys_nios2_cpu_nios2_oci_pib" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_sys_nios2_cpu_nios2_oci_im " "Found entity 15: nios_sys_nios2_cpu_nios2_oci_im" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_sys_nios2_cpu_nios2_performance_monitors " "Found entity 16: nios_sys_nios2_cpu_nios2_performance_monitors" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_sys_nios2_cpu_nios2_avalon_reg " "Found entity 17: nios_sys_nios2_cpu_nios2_avalon_reg" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_sys_nios2_cpu_ociram_sp_ram_module " "Found entity 18: nios_sys_nios2_cpu_ociram_sp_ram_module" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_sys_nios2_cpu_nios2_ocimem " "Found entity 19: nios_sys_nios2_cpu_nios2_ocimem" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_sys_nios2_cpu_nios2_oci " "Found entity 20: nios_sys_nios2_cpu_nios2_oci" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_sys_nios2_cpu " "Found entity 21: nios_sys_nios2_cpu" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios2_cpu_debug_slave_sysclk " "Found entity 1: nios_sys_nios2_cpu_debug_slave_sysclk" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios2_cpu_debug_slave_tck " "Found entity 1: nios_sys_nios2_cpu_debug_slave_tck" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_tck.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios2_cpu_debug_slave_wrapper " "Found entity 1: nios_sys_nios2_cpu_debug_slave_wrapper" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios2_cpu_test_bench " "Found entity 1: nios_sys_nios2_cpu_test_bench" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu_test_bench.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_jtag_uart_sim_scfifo_w " "Found entity 1: nios_sys_jtag_uart_sim_scfifo_w" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745595 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_jtag_uart_scfifo_w " "Found entity 2: nios_sys_jtag_uart_scfifo_w" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745595 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sys_jtag_uart_sim_scfifo_r " "Found entity 3: nios_sys_jtag_uart_sim_scfifo_r" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745595 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sys_jtag_uart_scfifo_r " "Found entity 4: nios_sys_jtag_uart_scfifo_r" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745595 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sys_jtag_uart " "Found entity 5: nios_sys_jtag_uart" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_byte_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_byte_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_byte_pio " "Found entity 1: nios_sys_byte_pio" {  } { { "nios_sys/synthesis/submodules/nios_sys_byte_pio.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_byte_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nios_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nios_test " "Found entity 1: nios_test" {  } { { "nios_test.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160745603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160745603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_test " "Elaborating entity \"nios_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583160745716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:inst1 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:inst1\"" {  } { { "nios_test.bdf" "inst1" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_test.bdf" { { 184 296 456 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160745728 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex decoder7.v(20) " "Verilog HDL or VHDL warning at decoder7.v(20): object \"hex\" assigned a value but never read" {  } { { "decoder7.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/decoder7.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583160745728 "|nios_test|decoder7:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys nios_sys:inst " "Elaborating entity \"nios_sys\" for hierarchy \"nios_sys:inst\"" {  } { { "nios_test.bdf" "inst" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_test.bdf" { { 176 496 784 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160745739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_byte_pio nios_sys:inst\|nios_sys_byte_pio:byte_pio " "Elaborating entity \"nios_sys_byte_pio\" for hierarchy \"nios_sys:inst\|nios_sys_byte_pio:byte_pio\"" {  } { { "nios_sys/synthesis/nios_sys.v" "byte_pio" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/nios_sys.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160745762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_jtag_uart nios_sys:inst\|nios_sys_jtag_uart:jtag_uart " "Elaborating entity \"nios_sys_jtag_uart\" for hierarchy \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\"" {  } { { "nios_sys/synthesis/nios_sys.v" "jtag_uart" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/nios_sys.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160745775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_jtag_uart_scfifo_w nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w " "Elaborating entity \"nios_sys_jtag_uart_scfifo_w\" for hierarchy \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "the_nios_sys_jtag_uart_scfifo_w" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160745790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "wfifo" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160745959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160745969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160745969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160745969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160745969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160745969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160745969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160745969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160745969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160745969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160745969 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583160745969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160746007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160746007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160746010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160746031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160746031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160746035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160746055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160746055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160746059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160746101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160746101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160746107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160746153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160746153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160746158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160746205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160746205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160746209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_jtag_uart_scfifo_r nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_r:the_nios_sys_jtag_uart_scfifo_r " "Elaborating entity \"nios_sys_jtag_uart_scfifo_r\" for hierarchy \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_r:the_nios_sys_jtag_uart_scfifo_r\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "the_nios_sys_jtag_uart_scfifo_r" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160746238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "nios_sys_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160746501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160746526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160746526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160746526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160746526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160746526 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583160746526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160746946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2 nios_sys:inst\|nios_sys_nios2:nios2 " "Elaborating entity \"nios_sys_nios2\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\"" {  } { { "nios_sys/synthesis/nios_sys.v" "nios2" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/nios_sys.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu " "Elaborating entity \"nios_sys_nios2_cpu\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2.v" "cpu" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_test_bench nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_test_bench:the_nios_sys_nios2_cpu_test_bench " "Elaborating entity \"nios_sys_nios2_cpu_test_bench\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_test_bench:the_nios_sys_nios2_cpu_test_bench\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_test_bench" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_register_bank_a_module nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_register_bank_a_module:nios_sys_nios2_cpu_register_bank_a " "Elaborating entity \"nios_sys_nios2_cpu_register_bank_a_module\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_register_bank_a_module:nios_sys_nios2_cpu_register_bank_a\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "nios_sys_nios2_cpu_register_bank_a" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_register_bank_a_module:nios_sys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_register_bank_a_module:nios_sys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_register_bank_a_module:nios_sys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_register_bank_a_module:nios_sys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_register_bank_a_module:nios_sys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_register_bank_a_module:nios_sys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747298 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583160747298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160747345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160747345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_register_bank_a_module:nios_sys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_register_bank_a_module:nios_sys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_register_bank_b_module nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_register_bank_b_module:nios_sys_nios2_cpu_register_bank_b " "Elaborating entity \"nios_sys_nios2_cpu_register_bank_b_module\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_register_bank_b_module:nios_sys_nios2_cpu_register_bank_b\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "nios_sys_nios2_cpu_register_bank_b" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_nios2_oci nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci " "Elaborating entity \"nios_sys_nios2_cpu_nios2_oci\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_nios2_oci" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_nios2_oci_debug nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_debug:the_nios_sys_nios2_cpu_nios2_oci_debug " "Elaborating entity \"nios_sys_nios2_cpu_nios2_oci_debug\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_debug:the_nios_sys_nios2_cpu_nios2_oci_debug\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_nios2_oci_debug" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_debug:the_nios_sys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_debug:the_nios_sys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_debug:the_nios_sys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_debug:the_nios_sys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_debug:the_nios_sys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_debug:the_nios_sys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747480 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583160747480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_nios2_oci_break nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_break:the_nios_sys_nios2_cpu_nios2_oci_break " "Elaborating entity \"nios_sys_nios2_cpu_nios2_oci_break\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_break:the_nios_sys_nios2_cpu_nios2_oci_break\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_nios2_oci_break" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_nios2_oci_xbrk nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_xbrk:the_nios_sys_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_sys_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_xbrk:the_nios_sys_nios2_cpu_nios2_oci_xbrk\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_nios2_oci_xbrk" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_nios2_oci_dbrk nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_dbrk:the_nios_sys_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_sys_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_dbrk:the_nios_sys_nios2_cpu_nios2_oci_dbrk\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_nios2_oci_dbrk" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_nios2_oci_itrace nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_itrace:the_nios_sys_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"nios_sys_nios2_cpu_nios2_oci_itrace\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_itrace:the_nios_sys_nios2_cpu_nios2_oci_itrace\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_nios2_oci_itrace" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_nios2_oci_dtrace nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_dtrace:the_nios_sys_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_sys_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_dtrace:the_nios_sys_nios2_cpu_nios2_oci_dtrace\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_nios2_oci_dtrace" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_nios2_oci_td_mode nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_dtrace:the_nios_sys_nios2_cpu_nios2_oci_dtrace\|nios_sys_nios2_cpu_nios2_oci_td_mode:nios_sys_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_sys_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_dtrace:the_nios_sys_nios2_cpu_nios2_oci_dtrace\|nios_sys_nios2_cpu_nios2_oci_td_mode:nios_sys_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "nios_sys_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_nios2_oci_fifo nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_fifo:the_nios_sys_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"nios_sys_nios2_cpu_nios2_oci_fifo\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_fifo:the_nios_sys_nios2_cpu_nios2_oci_fifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_nios2_oci_fifo" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_nios2_oci_compute_input_tm_cnt nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_fifo:the_nios_sys_nios2_cpu_nios2_oci_fifo\|nios_sys_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_sys_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_sys_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_fifo:the_nios_sys_nios2_cpu_nios2_oci_fifo\|nios_sys_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_sys_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_nios2_oci_fifo_wrptr_inc nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_fifo:the_nios_sys_nios2_cpu_nios2_oci_fifo\|nios_sys_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_sys_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_sys_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_fifo:the_nios_sys_nios2_cpu_nios2_oci_fifo\|nios_sys_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_sys_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_nios2_oci_fifo_cnt_inc nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_fifo:the_nios_sys_nios2_cpu_nios2_oci_fifo\|nios_sys_nios2_cpu_nios2_oci_fifo_cnt_inc:the_nios_sys_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_sys_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_fifo:the_nios_sys_nios2_cpu_nios2_oci_fifo\|nios_sys_nios2_cpu_nios2_oci_fifo_cnt_inc:the_nios_sys_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_nios2_oci_pib nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_pib:the_nios_sys_nios2_cpu_nios2_oci_pib " "Elaborating entity \"nios_sys_nios2_cpu_nios2_oci_pib\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_pib:the_nios_sys_nios2_cpu_nios2_oci_pib\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_nios2_oci_pib" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_nios2_oci_im nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_im:the_nios_sys_nios2_cpu_nios2_oci_im " "Elaborating entity \"nios_sys_nios2_cpu_nios2_oci_im\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_oci_im:the_nios_sys_nios2_cpu_nios2_oci_im\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_nios2_oci_im" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_nios2_avalon_reg nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_avalon_reg:the_nios_sys_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"nios_sys_nios2_cpu_nios2_avalon_reg\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_avalon_reg:the_nios_sys_nios2_cpu_nios2_avalon_reg\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_nios2_avalon_reg" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_nios2_ocimem nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_ocimem:the_nios_sys_nios2_cpu_nios2_ocimem " "Elaborating entity \"nios_sys_nios2_cpu_nios2_ocimem\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_ocimem:the_nios_sys_nios2_cpu_nios2_ocimem\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_nios2_ocimem" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_ociram_sp_ram_module nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_ocimem:the_nios_sys_nios2_cpu_nios2_ocimem\|nios_sys_nios2_cpu_ociram_sp_ram_module:nios_sys_nios2_cpu_ociram_sp_ram " "Elaborating entity \"nios_sys_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_ocimem:the_nios_sys_nios2_cpu_nios2_ocimem\|nios_sys_nios2_cpu_ociram_sp_ram_module:nios_sys_nios2_cpu_ociram_sp_ram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "nios_sys_nios2_cpu_ociram_sp_ram" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_ocimem:the_nios_sys_nios2_cpu_nios2_ocimem\|nios_sys_nios2_cpu_ociram_sp_ram_module:nios_sys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_ocimem:the_nios_sys_nios2_cpu_nios2_ocimem\|nios_sys_nios2_cpu_ociram_sp_ram_module:nios_sys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_ocimem:the_nios_sys_nios2_cpu_nios2_ocimem\|nios_sys_nios2_cpu_ociram_sp_ram_module:nios_sys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_ocimem:the_nios_sys_nios2_cpu_nios2_ocimem\|nios_sys_nios2_cpu_ociram_sp_ram_module:nios_sys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_ocimem:the_nios_sys_nios2_cpu_nios2_ocimem\|nios_sys_nios2_cpu_ociram_sp_ram_module:nios_sys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_ocimem:the_nios_sys_nios2_cpu_nios2_ocimem\|nios_sys_nios2_cpu_ociram_sp_ram_module:nios_sys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160747817 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583160747817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160747864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160747864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_ocimem:the_nios_sys_nios2_cpu_nios2_ocimem\|nios_sys_nios2_cpu_ociram_sp_ram_module:nios_sys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_nios2_ocimem:the_nios_sys_nios2_cpu_nios2_ocimem\|nios_sys_nios2_cpu_ociram_sp_ram_module:nios_sys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_debug_slave_wrapper nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"nios_sys_nios2_cpu_debug_slave_wrapper\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "the_nios_sys_nios2_cpu_debug_slave_wrapper" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_debug_slave_tck nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_tck:the_nios_sys_nios2_cpu_debug_slave_tck " "Elaborating entity \"nios_sys_nios2_cpu_debug_slave_tck\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_tck:the_nios_sys_nios2_cpu_debug_slave_tck\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_wrapper.v" "the_nios_sys_nios2_cpu_debug_slave_tck" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios2_cpu_debug_slave_sysclk nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_sysclk:the_nios_sys_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"nios_sys_nios2_cpu_debug_slave_sysclk\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|nios_sys_nios2_cpu_debug_slave_sysclk:the_nios_sys_nios2_cpu_debug_slave_sysclk\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_wrapper.v" "the_nios_sys_nios2_cpu_debug_slave_sysclk" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160747961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios2_cpu_debug_slave_phy\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_wrapper.v" "nios_sys_nios2_cpu_debug_slave_phy" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios2_cpu_debug_slave_phy\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748025 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583160748025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748029 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_sys:inst\|nios_sys_nios2:nios2\|nios_sys_nios2_cpu:cpu\|nios_sys_nios2_cpu_nios2_oci:the_nios_sys_nios2_cpu_nios2_oci\|nios_sys_nios2_cpu_debug_slave_wrapper:the_nios_sys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_onchip_memory nios_sys:inst\|nios_sys_onchip_memory:onchip_memory " "Elaborating entity \"nios_sys_onchip_memory\" for hierarchy \"nios_sys:inst\|nios_sys_onchip_memory:onchip_memory\"" {  } { { "nios_sys/synthesis/nios_sys.v" "onchip_memory" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/nios_sys.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sys:inst\|nios_sys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sys:inst\|nios_sys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_onchip_memory.v" "the_altsyncram" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:inst\|nios_sys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_sys:inst\|nios_sys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_onchip_memory.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:inst\|nios_sys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_sys:inst\|nios_sys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_sys_onchip_memory.hex " "Parameter \"init_file\" = \"nios_sys_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583160748113 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_onchip_memory.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583160748113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_idg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_idg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_idg1 " "Found entity 1: altsyncram_idg1" {  } { { "db/altsyncram_idg1.tdf" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/altsyncram_idg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160748159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160748159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_idg1 nios_sys:inst\|nios_sys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_idg1:auto_generated " "Elaborating entity \"altsyncram_idg1\" for hierarchy \"nios_sys:inst\|nios_sys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_idg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_sysid_qsys nios_sys:inst\|nios_sys_sysid_qsys:sysid_qsys " "Elaborating entity \"nios_sys_sysid_qsys\" for hierarchy \"nios_sys:inst\|nios_sys_sysid_qsys:sysid_qsys\"" {  } { { "nios_sys/synthesis/nios_sys.v" "sysid_qsys" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/nios_sys.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0 nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_sys_mm_interconnect_0\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_sys/synthesis/nios_sys.v" "mm_interconnect_0" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/nios_sys.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:byte_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:byte_pio_s1_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "byte_pio_s1_translator" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router:router " "Elaborating entity \"nios_sys_mm_interconnect_0_router\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router:router\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "router" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_default_decode nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router:router\|nios_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router:router\|nios_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_001 nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_sys_mm_interconnect_0_router_001\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "router_001" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_001_default_decode nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_001:router_001\|nios_sys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_sys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_001:router_001\|nios_sys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_002 nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_sys_mm_interconnect_0_router_002\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "router_002" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_002_default_decode nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_002:router_002\|nios_sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_002:router_002\|nios_sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_004 nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_sys_mm_interconnect_0_router_004\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_004:router_004\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "router_004" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_004_default_decode nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_004:router_004\|nios_sys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_sys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_004:router_004\|nios_sys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_cmd_demux nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_cmd_demux_001 nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_sys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_cmd_mux nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_cmd_mux_002 nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_sys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160748983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_demux nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160749015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_mux nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160749040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160749067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160749080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_mux_001 nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160749092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160749111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_avalon_st_adapter nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160749129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_sys:inst\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160749144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_irq_mapper nios_sys:inst\|nios_sys_irq_mapper:irq_mapper " "Elaborating entity \"nios_sys_irq_mapper\" for hierarchy \"nios_sys:inst\|nios_sys_irq_mapper:irq_mapper\"" {  } { { "nios_sys/synthesis/nios_sys.v" "irq_mapper" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/nios_sys.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160749179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_sys:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_sys:inst\|altera_reset_controller:rst_controller\"" {  } { { "nios_sys/synthesis/nios_sys.v" "rst_controller" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/nios_sys.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160749191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_sys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_sys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160749204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_sys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_sys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160749215 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583160749837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.02.08:52:32 Progress: Loading sld853d7edb/alt_sld_fab_wrapper_hw.tcl " "2020.03.02.08:52:32 Progress: Loading sld853d7edb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160752751 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160755744 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160755852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160761080 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160761197 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160761316 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160761452 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160761455 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160761455 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583160762115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld853d7edb/alt_sld_fab.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/ip/sld853d7edb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160762309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160762309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160762385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160762385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160762400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160762400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160762455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160762455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160762528 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160762528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160762528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583160762587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160762587 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1583160764711 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2878 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 398 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "y:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/nios_sys_nios2_cpu.v" 2099 -1 0 } } { "nios_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_sys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1583160764800 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1583160764801 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "nios_test.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/nios_test.bdf" { { 208 48 224 224 "leds\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583160765226 "|nios_test|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1583160765226 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160765329 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583160766138 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/output_files/nios_test.map.smsg " "Generated suppressed messages file C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_test/output_files/nios_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160766555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583160768519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583160768519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1887 " "Implemented 1887 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583160768718 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583160768718 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1728 " "Implemented 1728 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583160768718 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583160768718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583160768718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583160768765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 02 08:52:48 2020 " "Processing ended: Mon Mar 02 08:52:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583160768765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583160768765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583160768765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583160768765 ""}
