digraph "1_linux_a8b0ca17b80e92faab46ee7179ba9e99ccb61233_34@pointer" {
"1000205" [label="(Call,advance(regs))"];
"1000136" [label="(Call,fetch_reg_addr(rd, regs))"];
"1000129" [label="(Call,maybe_flush_windows(0, 0, rd, from_kernel))"];
"1000105" [label="(Call,rd = ((insn >> 25) & 0x1f))"];
"1000107" [label="(Call,(insn >> 25) & 0x1f)"];
"1000108" [label="(Call,insn >> 25)"];
"1000101" [label="(MethodParameterIn,u32 insn)"];
"1000113" [label="(Call,from_kernel = (regs->tstate & TSTATE_PRIV) != 0)"];
"1000115" [label="(Call,(regs->tstate & TSTATE_PRIV) != 0)"];
"1000116" [label="(Call,regs->tstate & TSTATE_PRIV)"];
"1000123" [label="(Call,perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS, 1, 0, regs, 0))"];
"1000102" [label="(MethodParameterIn,struct pt_regs *regs)"];
"1000120" [label="(Identifier,TSTATE_PRIV)"];
"1000137" [label="(Identifier,rd)"];
"1000109" [label="(Identifier,insn)"];
"1000124" [label="(Identifier,PERF_COUNT_SW_EMULATION_FAULTS)"];
"1000102" [label="(MethodParameterIn,struct pt_regs *regs)"];
"1000121" [label="(Literal,0)"];
"1000126" [label="(Literal,0)"];
"1000153" [label="(Call,insn & 0x780000)"];
"1000129" [label="(Call,maybe_flush_windows(0, 0, rd, from_kernel))"];
"1000101" [label="(MethodParameterIn,u32 insn)"];
"1000127" [label="(Identifier,regs)"];
"1000194" [label="(Call,insn & 0x780000)"];
"1000105" [label="(Call,rd = ((insn >> 25) & 0x1f))"];
"1000125" [label="(Literal,1)"];
"1000114" [label="(Identifier,from_kernel)"];
"1000107" [label="(Call,(insn >> 25) & 0x1f)"];
"1000115" [label="(Call,(regs->tstate & TSTATE_PRIV) != 0)"];
"1000136" [label="(Call,fetch_reg_addr(rd, regs))"];
"1000131" [label="(Literal,0)"];
"1000110" [label="(Literal,25)"];
"1000132" [label="(Identifier,rd)"];
"1000106" [label="(Identifier,rd)"];
"1000123" [label="(Call,perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS, 1, 0, regs, 0))"];
"1000133" [label="(Identifier,from_kernel)"];
"1000116" [label="(Call,regs->tstate & TSTATE_PRIV)"];
"1000128" [label="(Literal,0)"];
"1000138" [label="(Identifier,regs)"];
"1000113" [label="(Call,from_kernel = (regs->tstate & TSTATE_PRIV) != 0)"];
"1000134" [label="(Call,reg = fetch_reg_addr(rd, regs))"];
"1000111" [label="(Literal,0x1f)"];
"1000206" [label="(Identifier,regs)"];
"1000140" [label="(Call,from_kernel || rd < 16)"];
"1000108" [label="(Call,insn >> 25)"];
"1000103" [label="(Block,)"];
"1000142" [label="(Call,rd < 16)"];
"1000205" [label="(Call,advance(regs))"];
"1000135" [label="(Identifier,reg)"];
"1000117" [label="(Call,regs->tstate)"];
"1000207" [label="(MethodReturn,void)"];
"1000174" [label="(Call,insn & 0x780000)"];
"1000130" [label="(Literal,0)"];
"1000205" -> "1000103"  [label="AST: "];
"1000205" -> "1000206"  [label="CFG: "];
"1000206" -> "1000205"  [label="AST: "];
"1000207" -> "1000205"  [label="CFG: "];
"1000205" -> "1000207"  [label="DDG: advance(regs)"];
"1000205" -> "1000207"  [label="DDG: regs"];
"1000136" -> "1000205"  [label="DDG: regs"];
"1000102" -> "1000205"  [label="DDG: regs"];
"1000136" -> "1000134"  [label="AST: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000137" -> "1000136"  [label="AST: "];
"1000138" -> "1000136"  [label="AST: "];
"1000134" -> "1000136"  [label="CFG: "];
"1000136" -> "1000207"  [label="DDG: rd"];
"1000136" -> "1000134"  [label="DDG: rd"];
"1000136" -> "1000134"  [label="DDG: regs"];
"1000129" -> "1000136"  [label="DDG: rd"];
"1000123" -> "1000136"  [label="DDG: regs"];
"1000102" -> "1000136"  [label="DDG: regs"];
"1000136" -> "1000142"  [label="DDG: rd"];
"1000129" -> "1000103"  [label="AST: "];
"1000129" -> "1000133"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000131" -> "1000129"  [label="AST: "];
"1000132" -> "1000129"  [label="AST: "];
"1000133" -> "1000129"  [label="AST: "];
"1000135" -> "1000129"  [label="CFG: "];
"1000129" -> "1000207"  [label="DDG: maybe_flush_windows(0, 0, rd, from_kernel)"];
"1000105" -> "1000129"  [label="DDG: rd"];
"1000113" -> "1000129"  [label="DDG: from_kernel"];
"1000129" -> "1000140"  [label="DDG: from_kernel"];
"1000105" -> "1000103"  [label="AST: "];
"1000105" -> "1000107"  [label="CFG: "];
"1000106" -> "1000105"  [label="AST: "];
"1000107" -> "1000105"  [label="AST: "];
"1000114" -> "1000105"  [label="CFG: "];
"1000105" -> "1000207"  [label="DDG: (insn >> 25) & 0x1f"];
"1000107" -> "1000105"  [label="DDG: insn >> 25"];
"1000107" -> "1000105"  [label="DDG: 0x1f"];
"1000107" -> "1000111"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000111" -> "1000107"  [label="AST: "];
"1000107" -> "1000207"  [label="DDG: insn >> 25"];
"1000108" -> "1000107"  [label="DDG: insn"];
"1000108" -> "1000107"  [label="DDG: 25"];
"1000108" -> "1000110"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000110" -> "1000108"  [label="AST: "];
"1000111" -> "1000108"  [label="CFG: "];
"1000101" -> "1000108"  [label="DDG: insn"];
"1000108" -> "1000153"  [label="DDG: insn"];
"1000108" -> "1000174"  [label="DDG: insn"];
"1000108" -> "1000194"  [label="DDG: insn"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000207"  [label="DDG: insn"];
"1000101" -> "1000153"  [label="DDG: insn"];
"1000101" -> "1000174"  [label="DDG: insn"];
"1000101" -> "1000194"  [label="DDG: insn"];
"1000113" -> "1000103"  [label="AST: "];
"1000113" -> "1000115"  [label="CFG: "];
"1000114" -> "1000113"  [label="AST: "];
"1000115" -> "1000113"  [label="AST: "];
"1000124" -> "1000113"  [label="CFG: "];
"1000113" -> "1000207"  [label="DDG: (regs->tstate & TSTATE_PRIV) != 0"];
"1000115" -> "1000113"  [label="DDG: regs->tstate & TSTATE_PRIV"];
"1000115" -> "1000113"  [label="DDG: 0"];
"1000115" -> "1000121"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000121" -> "1000115"  [label="AST: "];
"1000115" -> "1000207"  [label="DDG: regs->tstate & TSTATE_PRIV"];
"1000116" -> "1000115"  [label="DDG: regs->tstate"];
"1000116" -> "1000115"  [label="DDG: TSTATE_PRIV"];
"1000116" -> "1000120"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000120" -> "1000116"  [label="AST: "];
"1000121" -> "1000116"  [label="CFG: "];
"1000116" -> "1000207"  [label="DDG: regs->tstate"];
"1000116" -> "1000207"  [label="DDG: TSTATE_PRIV"];
"1000123" -> "1000103"  [label="AST: "];
"1000123" -> "1000128"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000125" -> "1000123"  [label="AST: "];
"1000126" -> "1000123"  [label="AST: "];
"1000127" -> "1000123"  [label="AST: "];
"1000128" -> "1000123"  [label="AST: "];
"1000130" -> "1000123"  [label="CFG: "];
"1000123" -> "1000207"  [label="DDG: perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS, 1, 0, regs, 0)"];
"1000123" -> "1000207"  [label="DDG: PERF_COUNT_SW_EMULATION_FAULTS"];
"1000102" -> "1000123"  [label="DDG: regs"];
"1000102" -> "1000100"  [label="AST: "];
"1000102" -> "1000207"  [label="DDG: regs"];
}
