Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue May 30 16:33:31 2023
| Host         : srv-tp06 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            4 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            4 |
| Yes          | No                    | No                     |              16 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+------------------+------------------+----------------+
|     Clock Signal     | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+---------------+------------------+------------------+----------------+
|  pipmemre/E[0]       |               | RST_IBUF         |                1 |              6 |
|  pipmemre/Qa[0]_0[0] |               | RST_IBUF         |                1 |              6 |
|  pipmemre/Qa[0]_1[0] |               | RST_IBUF         |                1 |              6 |
|  pipmemre/Qa[0]_2[0] |               | RST_IBUF         |                1 |              6 |
|  CLK_IBUF_BUFG       | p_3_in        |                  |                2 |             16 |
|  CLK_IBUF_BUFG       |               |                  |                5 |             36 |
+----------------------+---------------+------------------+------------------+----------------+


