test desc:- This test checks the register read/write access

reg_access1.py - Main test file

reg_access1_config.csv - input configuration 
reg_access1.log - log file generated

vex_fw.bin    :- VEX firmware 
digrf_fw.bin  :- DigRF firmware
rcs_fw.bin    :- rcs firmware if any
memory_dump   :-

xstepv_config
xstepv_input
xstepv_output
