INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_always
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/alu_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol alucontrolD, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/controller.v:39]
WARNING: [VRFC 10-2938] 'alucontrolD' is already implicitly declared on line 39 [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/controller.v:45]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_rdata' is not allowed [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/datapath.v:34]
INFO: [VRFC 10-2458] undeclared symbol forwardAD, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/datapath.v:47]
INFO: [VRFC 10-2458] undeclared symbol forwardBD, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/datapath.v:54]
INFO: [VRFC 10-2458] undeclared symbol forwardAE, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/datapath.v:227]
INFO: [VRFC 10-2458] undeclared symbol forwardBE, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/datapath.v:228]
INFO: [VRFC 10-2458] undeclared symbol overflow, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/datapath.v:247]
WARNING: [VRFC 10-2938] 'overflow' is already implicitly declared on line 247 [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/datapath.v:250]
WARNING: [VRFC 10-2938] 'forwardAE' is already implicitly declared on line 227 [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/datapath.v:361]
WARNING: [VRFC 10-2938] 'forwardAD' is already implicitly declared on line 47 [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/datapath.v:362]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol stallD, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/mips.v:40]
INFO: [VRFC 10-2458] undeclared symbol pcsrcD, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/mips.v:41]
WARNING: [VRFC 10-2938] 'stallD' is already implicitly declared on line 40 [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/mips.v:46]
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/mips.v:48]
INFO: [VRFC 10-2458] undeclared symbol regdst, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/mips.v:48]
INFO: [VRFC 10-2458] undeclared symbol regwriteM, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/mips.v:48]
INFO: [VRFC 10-2458] undeclared symbol regwriteW, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/mips.v:48]
INFO: [VRFC 10-2458] undeclared symbol jump, assumed default net type wire [C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/mips.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/shift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/94582/Documents/GitHub/CPU/Lab_04.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
