Classic Timing Analyzer report for Ozy_Janus
Wed Aug 15 12:51:54 2007
Quartus II Version 7.1 Build 156 04/30/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                ;
+------------------------------+-------+---------------+-------------+------+-----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.728 ns   ; B2   ; A24 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;     ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-----+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; fmax Requirement                                      ; 48 MHz             ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 11.728 ns       ; B2   ; A24 ;
; N/A   ; None              ; 11.524 ns       ; B3   ; A23 ;
; N/A   ; None              ; 11.360 ns       ; B0   ; A29 ;
; N/A   ; None              ; 11.352 ns       ; B1   ; A27 ;
+-------+-------------------+-----------------+------+-----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition
    Info: Processing started: Wed Aug 15 12:51:53 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off usb_blaster -c Ozy_Janus --timing_analysis_only
Warning: Clock Setting "BCLK to AK5394A" is unassigned
Warning: Clock Setting "LRCLK to AD5394A" is unassigned
Warning: Clock Setting "CBCLK to TLV320" is unassigned
Warning: Clock Setting "CLRCLK to TLV320" is unassigned
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Clock Setting "48MHz clock" is unassigned
Warning: Clock Setting "CLK_12MHZ" is unassigned
Warning: Clock Setting "PCLK_12MHZ" is unassigned
Info: Longest tpd from source pin "B2" to destination pin "A24" is 11.728 ns
    Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_58; Fanout = 1; PIN Node = 'B2'
    Info: 2: + IC(7.628 ns) + CELL(3.096 ns) = 11.728 ns; Loc. = PIN_110; Fanout = 0; PIN Node = 'A24'
    Info: Total cell delay = 4.100 ns ( 34.96 % )
    Info: Total interconnect delay = 7.628 ns ( 65.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Allocated 107 megabytes of memory during processing
    Info: Processing ended: Wed Aug 15 12:51:54 2007
    Info: Elapsed time: 00:00:01


