
---------- Begin Simulation Statistics ----------
final_tick                                 3030201500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61445                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706960                       # Number of bytes of host memory used
host_op_rate                                   110059                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   162.75                       # Real time elapsed on the host
host_tick_rate                               18619123                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      17911679                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003030                       # Number of seconds simulated
sim_ticks                                  3030201500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4969526                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4323196                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      17911679                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.606040                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.606040                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  12429196                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  7010106                       # number of floating regfile writes
system.cpu.idleCycles                          142936                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                35911                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1144389                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.082980                       # Inst execution rate
system.cpu.iew.exec_refs                      2865752                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     491827                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  253909                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2411540                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 22                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3315                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               516429                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            19349442                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2373925                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             53500                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18684103                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1283                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 42968                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  32710                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 44862                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            147                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        14683                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          21228                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25353888                       # num instructions consuming a value
system.cpu.iew.wb_count                      18652427                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.575846                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14599935                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.077753                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18662884                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 19105419                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9922687                       # number of integer regfile writes
system.cpu.ipc                               1.650055                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.650055                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            327083      1.75%      1.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10129375     54.06%     55.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2064      0.01%     55.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                105083      0.56%     56.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              428414      2.29%     58.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     58.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3038      0.02%     58.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               888951      4.74%     63.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     63.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7261      0.04%     63.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              848290      4.53%     67.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  64      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2359      0.01%     68.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1419608      7.58%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          702985      3.75%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         988634      5.28%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               804284      4.29%     88.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              485627      2.59%     91.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1586241      8.47%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8193      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18737606                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7450959                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14902061                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7441703                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7764459                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      151008                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008059                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  146889     97.27%     97.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     97.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     97.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     97.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     97.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     97.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    282      0.19%     97.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     33      0.02%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     8      0.01%     97.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   42      0.03%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     97.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2253      1.49%     99.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   993      0.66%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                80      0.05%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              428      0.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11110572                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28647873                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11210724                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13022757                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   19349420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18737606                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  22                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1437643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6249                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2454849                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5917468                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.166490                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.138566                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              736488     12.45%     12.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              730594     12.35%     24.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              997112     16.85%     41.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1007098     17.02%     58.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              853464     14.42%     73.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              551181      9.31%     82.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              588821      9.95%     92.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              332873      5.63%     97.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              119837      2.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5917468                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.091808                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              4506                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1623                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2411540                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              516429                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6295505                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          6060404                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1558                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6460                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21627                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        16315                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          516                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        33653                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            516                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 1283641                       # Number of BP lookups
system.cpu.branchPred.condPredicted            809454                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             33806                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               453586                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  426507                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.030019                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  154897                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          154647                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             146364                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             8283                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1232                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1428133                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             32231                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      5716714                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.133212                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.892848                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          906471     15.86%     15.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1638158     28.66%     44.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          744615     13.03%     57.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          476660      8.34%     65.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          158633      2.77%     68.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          295583      5.17%     73.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          154424      2.70%     76.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          422040      7.38%     83.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          920130     16.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      5716714                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               17911679                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2712967                       # Number of memory references committed
system.cpu.commit.loads                       2242684                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1090188                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    7334339                       # Number of committed floating point instructions.
system.cpu.commit.integer                    12675584                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                142859                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       304874      1.70%      1.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      9580380     53.49%     55.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1379      0.01%     55.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97485      0.54%     55.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       422338      2.36%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2262      0.01%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       846514      4.73%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4818      0.03%     62.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       846633      4.73%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           64      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          884      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1405003      7.84%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt       702543      3.92%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult       983489      5.49%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       692034      3.86%     88.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       463876      2.59%     91.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1550650      8.66%     99.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6407      0.04%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     17911679                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        920130                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      2665031                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2665031                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2665031                       # number of overall hits
system.cpu.dcache.overall_hits::total         2665031                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        26804                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26804                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26804                       # number of overall misses
system.cpu.dcache.overall_misses::total         26804                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1566860493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1566860493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1566860493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1566860493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2691835                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2691835                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2691835                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2691835                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009958                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009958                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009958                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009958                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58456.218960                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58456.218960                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58456.218960                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58456.218960                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        20658                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               512                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.347656                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11026                       # number of writebacks
system.cpu.dcache.writebacks::total             11026                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12026                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12026                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12026                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12026                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14778                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14778                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    945150993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    945150993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    945150993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    945150993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005490                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005490                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005490                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005490                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63956.624239                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63956.624239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63956.624239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63956.624239                       # average overall mshr miss latency
system.cpu.dcache.replacements                  14266                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2205442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2205442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16088                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16088                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    817338500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    817338500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2221530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2221530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007242                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007242                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50804.232969                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50804.232969                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12021                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12021                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4067                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4067                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    206535000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    206535000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50783.132530                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50783.132530                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       459589                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         459589                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10716                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10716                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    749521993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    749521993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       470305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       470305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022785                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022785                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69944.194942                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69944.194942                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10711                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10711                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    738615993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    738615993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022775                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022775                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68958.639996                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68958.639996                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3030201500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.690414                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2679809                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14778                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.337732                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.690414                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989630                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989630                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5398448                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5398448                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3030201500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   889695                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2390301                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1482689                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1122073                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  32710                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               405727                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2004                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               19771736                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9221                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2372922                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      491853                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           582                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           709                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3030201500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3030201500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3030201500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1432495                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11052385                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1283641                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             727768                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       4446752                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   69324                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  428                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3111                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1346196                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7524                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            5917468                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.428484                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.594149                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2605311     44.03%     44.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   239906      4.05%     48.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   378139      6.39%     54.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   110175      1.86%     56.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   214847      3.63%     59.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   118983      2.01%     61.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   121994      2.06%     64.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   249933      4.22%     68.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1878180     31.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              5917468                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.211808                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.823704                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1342954                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1342954                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1342954                       # number of overall hits
system.cpu.icache.overall_hits::total         1342954                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3242                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3242                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3242                       # number of overall misses
system.cpu.icache.overall_misses::total          3242                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    192276500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    192276500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    192276500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    192276500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1346196                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1346196                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1346196                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1346196                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002408                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002408                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002408                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002408                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59307.988896                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59307.988896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59307.988896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59307.988896                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          608                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2049                       # number of writebacks
system.cpu.icache.writebacks::total              2049                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          682                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          682                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          682                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          682                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2560                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2560                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2560                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2560                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    155112000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    155112000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    155112000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    155112000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001902                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001902                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001902                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001902                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60590.625000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60590.625000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60590.625000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60590.625000                       # average overall mshr miss latency
system.cpu.icache.replacements                   2049                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1342954                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1342954                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3242                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3242                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    192276500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    192276500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1346196                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1346196                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002408                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002408                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59307.988896                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59307.988896                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          682                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          682                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2560                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2560                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    155112000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    155112000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001902                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001902                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60590.625000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60590.625000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3030201500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.300425                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1345514                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2560                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            525.591406                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.300425                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.986915                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986915                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2694952                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2694952                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3030201500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1346683                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           709                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3030201500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3030201500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3030201500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      150890                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  168840                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  415                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 147                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  46143                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   30                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    395                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   3030201500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  32710                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1258975                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  376968                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2990                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2226977                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2018848                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               19590216                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3021                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1594931                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1330                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 153208                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               6                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            22608045                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    45866593                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 20947247                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  12736371                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20388214                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  2219684                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      50                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  24                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4665284                       # count of insts added to the skid buffer
system.cpu.rob.reads                         24131664                       # The number of ROB reads
system.cpu.rob.writes                        38881481                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   17911679                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  448                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1723                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2171                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 448                       # number of overall hits
system.l2.overall_hits::.cpu.data                1723                       # number of overall hits
system.l2.overall_hits::total                    2171                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13055                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15167                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2112                       # number of overall misses
system.l2.overall_misses::.cpu.data             13055                       # number of overall misses
system.l2.overall_misses::total                 15167                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    146462000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    904541500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1051003500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    146462000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    904541500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1051003500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2560                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            14778                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17338                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2560                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           14778                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17338                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.825000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.883408                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.874784                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.825000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.883408                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.874784                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69347.537879                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 69286.978169                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69295.411090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69347.537879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 69286.978169                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69295.411090                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2370                       # number of writebacks
system.l2.writebacks::total                      2370                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15167                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15167                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    124882500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    771036250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    895918750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    124882500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    771036250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    895918750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.825000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.883408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.874784                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.825000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.883408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.874784                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59129.971591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 59060.608962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 59070.267686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59129.971591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 59060.608962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59070.267686                       # average overall mshr miss latency
system.l2.replacements                           6976                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11026                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11026                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11026                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11026                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2048                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2048                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2048                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2048                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   256                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10455                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10455                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    719765000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     719765000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.976099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 68844.093735                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68844.093735                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10455                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10455                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    612806750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    612806750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.976099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58613.749402                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58613.749402                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    146462000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    146462000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2560                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2560                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.825000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.825000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69347.537879                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69347.537879                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    124882500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    124882500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.825000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.825000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59129.971591                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59129.971591                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1467                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1467                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    184776500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    184776500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.639292                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.639292                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71067.884615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71067.884615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2600                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2600                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    158229500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    158229500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.639292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.639292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60857.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60857.500000                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3030201500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7048.754406                       # Cycle average of tags in use
system.l2.tags.total_refs                       33648                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15168                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.218354                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.246859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1223.592931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5824.914616                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.149364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.711049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.860444                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4488                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    284352                       # Number of tag accesses
system.l2.tags.data_accesses                   284352                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3030201500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001053188500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          134                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          134                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33366                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2214                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15167                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2370                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15167                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2370                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15167                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2370                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     113.037313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.179021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    541.103001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           124     92.54%     92.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      6.72%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           134                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.470149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.447231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.881645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               35     26.12%     26.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.75%     26.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               98     73.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           134                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  970688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               151680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    320.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3030125000                       # Total gap between requests
system.mem_ctrls.avgGap                     172784.68                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       835136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       149824                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 44606934.555342279375                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 275604114.115843474865                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 49443576.607034221292                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2112                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        13055                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2370                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     55186500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    340281250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  63766319250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26129.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26065.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  26905619.94                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       835520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        970688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       151680                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       151680                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2112                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        13055                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15167                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2370                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2370                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     44606935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    275730838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        320337773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     44606935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     44606935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     50056077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        50056077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     50056077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     44606935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    275730838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       370393850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15161                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2341                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          111                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          139                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           67                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          191                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               111199000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              75805000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          395467750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7334.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26084.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13164                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1955                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.83                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.51                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2382                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   470.112510                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   306.450712                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   364.370517                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          450     18.89%     18.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          490     20.57%     39.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          255     10.71%     50.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          162      6.80%     56.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          145      6.09%     63.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          115      4.83%     67.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          123      5.16%     73.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          333     13.98%     87.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          309     12.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2382                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                970304                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             149824                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              320.211049                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               49.443577                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3030201500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         8696520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4618515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       54870900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6222240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 239094960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    916983510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    391401120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1621887765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   535.240896                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1008693500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    101140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1920368000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         8318100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4421175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       53378640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5997780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 239094960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    986985210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    332452320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1630648185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.131931                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    855336000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    101140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2073725500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3030201500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4712                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2370                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4090                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10455                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10455                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4712                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        36794                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        36794                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  36794                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1122368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1122368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1122368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15167                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15167    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15167                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3030201500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7776750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18958750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6627                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13396                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2049                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7846                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10711                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10711                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2560                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4067                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7169                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        43822                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 50991                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       294976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1651456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1946432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6976                       # Total snoops (count)
system.tol2bus.snoopTraffic                    151680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24314                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021428                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.144809                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23793     97.86%     97.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    521      2.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24314                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3030201500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           29901500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3840998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22167499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
