// Seed: 608338899
module module_0 ();
  wor id_1;
  always @((id_1) == 1 or id_1)
    @(*)
      if (1'b0 == id_1) begin : LABEL_0
        id_1 = 1'b0;
        id_1 = id_1;
      end
  wire id_3;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_4 :
  assert property (@(id_4) id_4)
  else begin : LABEL_0
    id_1 <= (1'b0 == id_4 ? 1 : 1'b0);
    id_4 = 1;
  end
  module_0 modCall_1 ();
endmodule
