Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date             : Wed Jun 16 09:52:51 2021
| Host             : encilinux running 64-bit Ubuntu 20.04.2 LTS
| Command          : report_power -file pipetop_power_routed.rpt -pb pipetop_power_summary_routed.pb -rpx pipetop_power_routed.rpx
| Design           : pipetop
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.234        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.149        |
| Device Static (W)        | 0.085        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        6 |       --- |             --- |
| Slice Logic              |    <0.001 |     2633 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     1317 |     63400 |            2.08 |
|   CARRY4                 |    <0.001 |      109 |     15850 |            0.69 |
|   Register               |    <0.001 |      821 |    126800 |            0.65 |
|   LUT as Distributed RAM |    <0.001 |       48 |     19000 |            0.25 |
|   Others                 |     0.000 |      146 |       --- |             --- |
| Signals                  |     0.002 |     2235 |       --- |             --- |
| Block RAM                |     0.011 |       18 |       135 |           13.33 |
| MMCM                     |     0.126 |        1 |         6 |           16.67 |
| I/O                      |    <0.001 |        4 |       210 |            1.90 |
| Static Power             |     0.085 |          |           |                 |
| Total                    |     0.234 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.038 |       0.022 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.088 |       0.070 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------+------------------------------------------+-----------------+
| Clock                   | Domain                                   | Constraint (ns) |
+-------------------------+------------------------------------------+-----------------+
| clkfbout_masterclock    | systemclock/inst/clkfbout_masterclock    |            10.0 |
| masterclock_masterclock | systemclock/inst/masterclock_masterclock |             7.1 |
| sys_clk_pin             | CLK_I                                    |            10.0 |
| uartbase_masterclock    | systemclock/inst/uartbase_masterclock    |           100.0 |
+-------------------------+------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| pipetop                 |     0.149 |
|   UART_in_fifo          |     0.001 |
|     U0                  |     0.001 |
|       inst_fifo_gen     |     0.001 |
|   UART_out_fifo         |     0.001 |
|     U0                  |     0.001 |
|       inst_fifo_gen     |     0.001 |
|   nekoni                |     0.008 |
|     rv32dispatch        |     0.003 |
|     rv32fetchcontrol    |     0.003 |
|     rv32instructionfifo |     0.001 |
|       U0                |     0.001 |
|     rv32intregs         |     0.001 |
|   rv32iram              |     0.011 |
|     U0                  |     0.011 |
|       inst_blk_mem_gen  |     0.011 |
|   systemclock           |     0.127 |
|     inst                |     0.127 |
+-------------------------+-----------+


