$date
	Mon Aug 21 21:11:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux16_tb $end
$var wire 1 ! f $end
$var reg 4 " s [3:0] $end
$var reg 16 # w [15:0] $end
$scope module vvt $end
$var wire 4 $ s [3:0] $end
$var wire 16 % w [15:0] $end
$var wire 2 & i [1:0] $end
$var wire 1 ! f $end
$scope module st0 $end
$var wire 3 ' s [2:0] $end
$var wire 8 ( w [7:0] $end
$var reg 1 ) f $end
$upscope $end
$scope module st1 $end
$var wire 3 * s [2:0] $end
$var wire 8 + w [7:0] $end
$var reg 1 , f $end
$upscope $end
$scope module st2 $end
$var wire 1 - s $end
$var wire 2 . w [1:0] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 .
0-
1,
b11100001 +
b0 *
1)
b11000001 (
b0 '
b11 &
b1110000111000001 %
b0 $
b1110000111000001 #
b0 "
1!
$end
#20
0!
0)
b0 &
b0 .
0,
b1 '
b1 *
b1 "
b1 $
#40
b10 '
b10 *
b10 "
b10 $
#60
b11 '
b11 *
b11 "
b11 $
#80
b100 '
b100 *
b100 "
b100 $
#100
b10 &
b10 .
1,
b101 '
b101 *
b101 "
b101 $
#120
1!
b11 &
b11 .
1)
b110 '
b110 *
b110 "
b110 $
#140
b111 '
b111 *
b111 "
b111 $
#160
b0 '
b0 *
1-
b1000 "
b1000 $
#180
0!
0)
b0 &
b0 .
0,
b1 '
b1 *
b1001 "
b1001 $
#200
b10 '
b10 *
b1010 "
b1010 $
#220
b11 '
b11 *
b1011 "
b1011 $
#240
b100 '
b100 *
b1100 "
b1100 $
#260
1!
b10 &
b10 .
1,
b101 '
b101 *
b1101 "
b1101 $
#280
b11 &
b11 .
1)
b110 '
b110 *
b1110 "
b1110 $
#300
b111 '
b111 *
b1111 "
b1111 $
#320
