Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  8 15:52:45 2022
| Host         : LAPTOP-VINCENZO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riconoscitore_seq_button_timing_summary_opted.rpt -pb riconoscitore_seq_button_timing_summary_opted.pb -rpx riconoscitore_seq_button_timing_summary_opted.rpx
| Design       : riconoscitore_seq_button
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.595        0.000                      0                  202        0.140        0.000                      0                  202        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.595        0.000                      0                  202        0.140        0.000                      0                  202        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 debouncer1/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.013ns (27.617%)  route 2.655ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.584     2.965    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  debouncer1/deb.count_reg[28]/Q
                         net (fo=2, unplaced)         0.774     4.217    debouncer1/sel0[28]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.512 f  debouncer1/deb.count[31]_i_8/O
                         net (fo=2, unplaced)         0.460     4.972    debouncer1/deb.count[31]_i_8_n_0
                         LUT5 (Prop_lut5_I4_O)        0.116     5.088 f  debouncer1/deb.count[31]_i_4/O
                         net (fo=2, unplaced)         0.743     5.831    debouncer1/deb.count[31]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.955 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     6.633    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439    12.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[10]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_R)       -0.557    12.227    debouncer1/deb.count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 debouncer1/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.013ns (27.617%)  route 2.655ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.584     2.965    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  debouncer1/deb.count_reg[28]/Q
                         net (fo=2, unplaced)         0.774     4.217    debouncer1/sel0[28]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.512 f  debouncer1/deb.count[31]_i_8/O
                         net (fo=2, unplaced)         0.460     4.972    debouncer1/deb.count[31]_i_8_n_0
                         LUT5 (Prop_lut5_I4_O)        0.116     5.088 f  debouncer1/deb.count[31]_i_4/O
                         net (fo=2, unplaced)         0.743     5.831    debouncer1/deb.count[31]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.955 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     6.633    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439    12.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[11]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_R)       -0.557    12.227    debouncer1/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 debouncer1/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.013ns (27.617%)  route 2.655ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.584     2.965    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  debouncer1/deb.count_reg[28]/Q
                         net (fo=2, unplaced)         0.774     4.217    debouncer1/sel0[28]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.512 f  debouncer1/deb.count[31]_i_8/O
                         net (fo=2, unplaced)         0.460     4.972    debouncer1/deb.count[31]_i_8_n_0
                         LUT5 (Prop_lut5_I4_O)        0.116     5.088 f  debouncer1/deb.count[31]_i_4/O
                         net (fo=2, unplaced)         0.743     5.831    debouncer1/deb.count[31]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.955 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     6.633    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439    12.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[12]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_R)       -0.557    12.227    debouncer1/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 debouncer1/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.013ns (27.617%)  route 2.655ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.584     2.965    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  debouncer1/deb.count_reg[28]/Q
                         net (fo=2, unplaced)         0.774     4.217    debouncer1/sel0[28]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.512 f  debouncer1/deb.count[31]_i_8/O
                         net (fo=2, unplaced)         0.460     4.972    debouncer1/deb.count[31]_i_8_n_0
                         LUT5 (Prop_lut5_I4_O)        0.116     5.088 f  debouncer1/deb.count[31]_i_4/O
                         net (fo=2, unplaced)         0.743     5.831    debouncer1/deb.count[31]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.955 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     6.633    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439    12.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[13]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_R)       -0.557    12.227    debouncer1/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 debouncer1/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.013ns (27.617%)  route 2.655ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.584     2.965    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  debouncer1/deb.count_reg[28]/Q
                         net (fo=2, unplaced)         0.774     4.217    debouncer1/sel0[28]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.512 f  debouncer1/deb.count[31]_i_8/O
                         net (fo=2, unplaced)         0.460     4.972    debouncer1/deb.count[31]_i_8_n_0
                         LUT5 (Prop_lut5_I4_O)        0.116     5.088 f  debouncer1/deb.count[31]_i_4/O
                         net (fo=2, unplaced)         0.743     5.831    debouncer1/deb.count[31]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.955 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     6.633    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439    12.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[14]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_R)       -0.557    12.227    debouncer1/deb.count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 debouncer1/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.013ns (27.617%)  route 2.655ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.584     2.965    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  debouncer1/deb.count_reg[28]/Q
                         net (fo=2, unplaced)         0.774     4.217    debouncer1/sel0[28]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.512 f  debouncer1/deb.count[31]_i_8/O
                         net (fo=2, unplaced)         0.460     4.972    debouncer1/deb.count[31]_i_8_n_0
                         LUT5 (Prop_lut5_I4_O)        0.116     5.088 f  debouncer1/deb.count[31]_i_4/O
                         net (fo=2, unplaced)         0.743     5.831    debouncer1/deb.count[31]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.955 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     6.633    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439    12.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[15]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_R)       -0.557    12.227    debouncer1/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 debouncer1/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.013ns (27.617%)  route 2.655ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.584     2.965    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  debouncer1/deb.count_reg[28]/Q
                         net (fo=2, unplaced)         0.774     4.217    debouncer1/sel0[28]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.512 f  debouncer1/deb.count[31]_i_8/O
                         net (fo=2, unplaced)         0.460     4.972    debouncer1/deb.count[31]_i_8_n_0
                         LUT5 (Prop_lut5_I4_O)        0.116     5.088 f  debouncer1/deb.count[31]_i_4/O
                         net (fo=2, unplaced)         0.743     5.831    debouncer1/deb.count[31]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.955 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     6.633    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439    12.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[16]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_R)       -0.557    12.227    debouncer1/deb.count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 debouncer1/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.013ns (27.617%)  route 2.655ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.584     2.965    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  debouncer1/deb.count_reg[28]/Q
                         net (fo=2, unplaced)         0.774     4.217    debouncer1/sel0[28]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.512 f  debouncer1/deb.count[31]_i_8/O
                         net (fo=2, unplaced)         0.460     4.972    debouncer1/deb.count[31]_i_8_n_0
                         LUT5 (Prop_lut5_I4_O)        0.116     5.088 f  debouncer1/deb.count[31]_i_4/O
                         net (fo=2, unplaced)         0.743     5.831    debouncer1/deb.count[31]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.955 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     6.633    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439    12.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[17]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_R)       -0.557    12.227    debouncer1/deb.count_reg[17]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 debouncer1/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.013ns (27.617%)  route 2.655ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.584     2.965    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  debouncer1/deb.count_reg[28]/Q
                         net (fo=2, unplaced)         0.774     4.217    debouncer1/sel0[28]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.512 f  debouncer1/deb.count[31]_i_8/O
                         net (fo=2, unplaced)         0.460     4.972    debouncer1/deb.count[31]_i_8_n_0
                         LUT5 (Prop_lut5_I4_O)        0.116     5.088 f  debouncer1/deb.count[31]_i_4/O
                         net (fo=2, unplaced)         0.743     5.831    debouncer1/deb.count[31]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.955 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     6.633    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439    12.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[18]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_R)       -0.557    12.227    debouncer1/deb.count_reg[18]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 debouncer1/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.013ns (27.617%)  route 2.655ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.584     2.965    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  debouncer1/deb.count_reg[28]/Q
                         net (fo=2, unplaced)         0.774     4.217    debouncer1/sel0[28]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.512 f  debouncer1/deb.count[31]_i_8/O
                         net (fo=2, unplaced)         0.460     4.972    debouncer1/deb.count[31]_i_8_n_0
                         LUT5 (Prop_lut5_I4_O)        0.116     5.088 f  debouncer1/deb.count[31]_i_4/O
                         net (fo=2, unplaced)         0.743     5.831    debouncer1/deb.count[31]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.955 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     6.633    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439    12.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[19]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_R)       -0.557    12.227    debouncer1/deb.count_reg[19]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  5.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 debouncer1/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.114     0.728    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  debouncer1/deb.count_reg[0]/Q
                         net (fo=3, unplaced)         0.139     1.014    debouncer1/sel0[0]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.112 r  debouncer1/deb.count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.112    debouncer1/deb.count[0]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[0]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.099     0.972    debouncer1/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 debouncer2/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.114     0.728    debouncer2/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer2/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  debouncer2/deb.count_reg[0]/Q
                         net (fo=3, unplaced)         0.139     1.014    debouncer2/sel0__0[0]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.112 r  debouncer2/deb.count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.112    debouncer2/deb.count[0]_i_1_n_0
                         FDRE                                         r  debouncer2/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    debouncer2/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer2/deb.count_reg[0]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.099     0.972    debouncer2/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 riconoscitore/last_read2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconoscitore/last_read2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.114     0.728    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/last_read2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 f  riconoscitore/last_read2_reg/Q
                         net (fo=3, unplaced)         0.139     1.014    debouncer2/last_read2
                         LUT2 (Prop_lut2_I1_O)        0.098     1.112 r  debouncer2/last_read2_i_1/O
                         net (fo=1, unplaced)         0.000     1.112    riconoscitore/m1
                         FDRE                                         r  riconoscitore/last_read2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/last_read2_reg/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.099     0.972    riconoscitore/last_read2_reg
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 riconoscitore/last_read1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconoscitore/last_read1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.114     0.728    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/last_read1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 f  riconoscitore/last_read1_reg/Q
                         net (fo=5, unplaced)         0.143     1.018    debouncer1/last_read1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.116 r  debouncer1/last_read1_i_1/O
                         net (fo=2, unplaced)         0.000     1.116    riconoscitore/stato_corrente0
                         FDRE                                         r  riconoscitore/last_read1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/last_read1_reg/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.099     0.972    riconoscitore/last_read1_reg
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 riconoscitore/stato_corrente_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconoscitore/y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.114     0.728    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/stato_corrente_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 f  riconoscitore/stato_corrente_reg[2]/Q
                         net (fo=5, unplaced)         0.143     1.018    riconoscitore/stato_corrente[2]
                         LUT4 (Prop_lut4_I3_O)        0.101     1.119 r  riconoscitore/y/O
                         net (fo=1, unplaced)         0.000     1.119    riconoscitore/y_n_0
                         FDRE                                         r  riconoscitore/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/y_reg/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.099     0.972    riconoscitore/y_reg
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 riconoscitore/m_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconoscitore/led_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.147ns (48.792%)  route 0.154ns (51.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.114     0.728    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/m_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  riconoscitore/m_reg/Q
                         net (fo=6, unplaced)         0.154     1.029    riconoscitore/m
                         FDRE                                         r  riconoscitore/led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/led_reg/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)        -0.009     0.864    riconoscitore/led_reg
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debouncer1/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.256ns (52.934%)  route 0.228ns (47.066%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.114     0.728    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  debouncer1/deb.count_reg[12]/Q
                         net (fo=2, unplaced)         0.228     1.103    debouncer1/sel0[12]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.212 r  debouncer1/count0_carry__1/O[3]
                         net (fo=1, unplaced)         0.000     1.212    debouncer1/data0[12]
                         FDRE                                         r  debouncer1/deb.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[12]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.113     0.986    debouncer1/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debouncer1/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.256ns (52.934%)  route 0.228ns (47.066%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.114     0.728    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  debouncer1/deb.count_reg[20]/Q
                         net (fo=2, unplaced)         0.228     1.103    debouncer1/sel0[20]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.212 r  debouncer1/count0_carry__3/O[3]
                         net (fo=1, unplaced)         0.000     1.212    debouncer1/data0[20]
                         FDRE                                         r  debouncer1/deb.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[20]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.113     0.986    debouncer1/deb.count_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debouncer1/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.256ns (52.934%)  route 0.228ns (47.066%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.114     0.728    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  debouncer1/deb.count_reg[28]/Q
                         net (fo=2, unplaced)         0.228     1.103    debouncer1/sel0[28]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.212 r  debouncer1/count0_carry__5/O[3]
                         net (fo=1, unplaced)         0.000     1.212    debouncer1/data0[28]
                         FDRE                                         r  debouncer1/deb.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[28]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.113     0.986    debouncer1/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debouncer1/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/deb.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.256ns (52.934%)  route 0.228ns (47.066%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.114     0.728    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  debouncer1/deb.count_reg[4]/Q
                         net (fo=2, unplaced)         0.228     1.103    debouncer1/sel0[4]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.212 r  debouncer1/count0_carry/O[3]
                         net (fo=1, unplaced)         0.000     1.212    debouncer1/data0[4]
                         FDRE                                         r  debouncer1/deb.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[4]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.113     0.986    debouncer1/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                debouncer1/BTN_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                debouncer1/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                debouncer1/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                debouncer1/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                debouncer1/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                debouncer1/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                debouncer1/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                debouncer1/deb.count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                debouncer1/deb.count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/BTN_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/deb.count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/deb.count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/deb.count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/deb.count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/deb.count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/deb.count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/BTN_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/BTN_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/deb.count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                debouncer1/deb.count_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riconoscitore/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.991ns  (logic 4.188ns (83.914%)  route 0.803ns (16.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.584     2.965    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/led_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  riconoscitore/led_reg/Q
                         net (fo=1, unplaced)         0.803     4.246    LED_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.710     7.956 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     7.956    LED
    K15                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.976ns  (logic 4.173ns (83.866%)  route 0.803ns (16.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.584     2.965    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/y_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  riconoscitore/y_reg/Q
                         net (fo=1, unplaced)         0.803     4.246    riconoscitore_n_3
    H17                  OBUF (Prop_obuf_I_O)         3.695     7.941 r  output_INST_0/O
                         net (fo=0)                   0.000     7.941    output
    H17                                                               r  output (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riconoscitore/y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.422ns (80.780%)  route 0.338ns (19.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.114     0.728    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/y_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  riconoscitore/y_reg/Q
                         net (fo=1, unplaced)         0.338     1.213    riconoscitore_n_3
    H17                  OBUF (Prop_obuf_I_O)         1.275     2.489 r  output_INST_0/O
                         net (fo=0)                   0.000     2.489    output
    H17                                                               r  output (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.437ns (80.940%)  route 0.338ns (19.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.114     0.728    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/led_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  riconoscitore/led_reg/Q
                         net (fo=1, unplaced)         0.338     1.213    LED_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.290     2.504 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     2.504    LED
    K15                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            debouncer1/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.570ns  (logic 1.755ns (49.162%)  route 1.815ns (50.838%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_in_IBUF_inst/O
                         net (fo=8, unplaced)         0.803     2.310    debouncer1/reset_in_IBUF
                         LUT2 (Prop_lut2_I0_O)        0.124     2.434 r  debouncer1/deb.count[31]_i_2/O
                         net (fo=32, unplaced)        1.012     3.446    debouncer1/deb.count[31]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.570 r  debouncer1/CLEARED_BTN_i_1/O
                         net (fo=1, unplaced)         0.000     3.570    debouncer1/CLEARED_BTN_i_1_n_0
                         FDRE                                         r  debouncer1/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439     2.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            debouncer2/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.570ns  (logic 1.755ns (49.162%)  route 1.815ns (50.838%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_in_IBUF_inst/O
                         net (fo=8, unplaced)         0.803     2.310    debouncer2/reset_in_IBUF
                         LUT2 (Prop_lut2_I0_O)        0.124     2.434 r  debouncer2/deb.count[31]_i_2__0/O
                         net (fo=32, unplaced)        1.012     3.446    debouncer2/deb.count[31]_i_2__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.570 r  debouncer2/CLEARED_BTN_i_1__0/O
                         net (fo=1, unplaced)         0.000     3.570    debouncer2/CLEARED_BTN_i_1__0_n_0
                         FDRE                                         r  debouncer2/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439     2.704    debouncer2/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer2/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            debouncer1/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.112ns  (logic 1.631ns (52.413%)  route 1.481ns (47.587%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_in_IBUF_inst/O
                         net (fo=8, unplaced)         0.803     2.310    debouncer1/reset_in_IBUF
                         LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     3.112    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439     2.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[10]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            debouncer1/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.112ns  (logic 1.631ns (52.413%)  route 1.481ns (47.587%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_in_IBUF_inst/O
                         net (fo=8, unplaced)         0.803     2.310    debouncer1/reset_in_IBUF
                         LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     3.112    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439     2.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[11]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            debouncer1/deb.count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.112ns  (logic 1.631ns (52.413%)  route 1.481ns (47.587%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_in_IBUF_inst/O
                         net (fo=8, unplaced)         0.803     2.310    debouncer1/reset_in_IBUF
                         LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     3.112    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439     2.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[12]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            debouncer1/deb.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.112ns  (logic 1.631ns (52.413%)  route 1.481ns (47.587%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_in_IBUF_inst/O
                         net (fo=8, unplaced)         0.803     2.310    debouncer1/reset_in_IBUF
                         LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     3.112    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439     2.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[13]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            debouncer1/deb.count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.112ns  (logic 1.631ns (52.413%)  route 1.481ns (47.587%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_in_IBUF_inst/O
                         net (fo=8, unplaced)         0.803     2.310    debouncer1/reset_in_IBUF
                         LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     3.112    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439     2.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[14]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            debouncer1/deb.count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.112ns  (logic 1.631ns (52.413%)  route 1.481ns (47.587%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_in_IBUF_inst/O
                         net (fo=8, unplaced)         0.803     2.310    debouncer1/reset_in_IBUF
                         LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     3.112    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439     2.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[15]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            debouncer1/deb.count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.112ns  (logic 1.631ns (52.413%)  route 1.481ns (47.587%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_in_IBUF_inst/O
                         net (fo=8, unplaced)         0.803     2.310    debouncer1/reset_in_IBUF
                         LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     3.112    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439     2.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[16]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            debouncer1/deb.count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.112ns  (logic 1.631ns (52.413%)  route 1.481ns (47.587%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_in_IBUF_inst/O
                         net (fo=8, unplaced)         0.803     2.310    debouncer1/reset_in_IBUF
                         LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  debouncer1/deb.count[31]_i_1/O
                         net (fo=31, unplaced)        0.678     3.112    debouncer1/deb.count[31]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.439     2.704    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M
                            (input port)
  Destination:            riconoscitore/m_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.247ns (42.234%)  route 0.338ns (57.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  M (IN)
                         net (fo=0)                   0.000     0.000    M
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  M_IBUF_inst/O
                         net (fo=3, unplaced)         0.338     0.586    riconoscitore/M_IBUF
                         FDRE                                         r  riconoscitore/m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/m_reg/C

Slack:                    inf
  Source:                 input
                            (input port)
  Destination:            riconoscitore/y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.289ns (46.100%)  route 0.338ns (53.900%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  input (IN)
                         net (fo=0)                   0.000     0.000    input
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  y_i_1__0/O
                         net (fo=4, unplaced)         0.338     0.584    riconoscitore/y_reg_1
                         LUT4 (Prop_lut4_I0_O)        0.044     0.628 r  riconoscitore/y/O
                         net (fo=1, unplaced)         0.000     0.628    riconoscitore/y_n_0
                         FDRE                                         r  riconoscitore/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/y_reg/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            debouncer1/BTN_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.289ns (46.101%)  route 0.338ns (53.899%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn1_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.583    debouncer1/btn1_IBUF
                         LUT6 (Prop_lut6_I0_O)        0.045     0.628 r  debouncer1/BTN_state_i_1__0/O
                         net (fo=1, unplaced)         0.000     0.628    debouncer1/BTN_state_i_1__0_n_0
                         FDRE                                         r  debouncer1/BTN_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/BTN_state_reg/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            debouncer2/BTN_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.299ns (46.873%)  route 0.338ns (53.127%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn2_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.592    debouncer2/btn2_IBUF
                         LUT6 (Prop_lut6_I0_O)        0.045     0.637 r  debouncer2/BTN_state_i_1/O
                         net (fo=1, unplaced)         0.000     0.637    debouncer2/BTN_state_i_1_n_0
                         FDRE                                         r  debouncer2/BTN_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    debouncer2/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer2/BTN_state_reg/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            debouncer1/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.320ns (48.569%)  route 0.338ns (51.431%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_in_IBUF_inst/O
                         net (fo=8, unplaced)         0.338     0.613    debouncer1/reset_in_IBUF
                         LUT3 (Prop_lut3_I1_O)        0.045     0.658 r  debouncer1/deb.count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.658    debouncer1/deb.count[0]_i_1_n_0
                         FDRE                                         r  debouncer1/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    debouncer1/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer1/deb.count_reg[0]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            debouncer2/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.320ns (48.569%)  route 0.338ns (51.431%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_in_IBUF_inst/O
                         net (fo=8, unplaced)         0.338     0.613    debouncer2/reset_in_IBUF
                         LUT3 (Prop_lut3_I1_O)        0.045     0.658 r  debouncer2/deb.count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.658    debouncer2/deb.count[0]_i_1_n_0
                         FDRE                                         r  debouncer2/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    debouncer2/clock_in_IBUF_BUFG
                         FDRE                                         r  debouncer2/deb.count_reg[0]/C

Slack:                    inf
  Source:                 M
                            (input port)
  Destination:            riconoscitore/m_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.292ns (35.222%)  route 0.538ns (64.778%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  M (IN)
                         net (fo=0)                   0.000     0.000    M
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  M_IBUF_inst/O
                         net (fo=3, unplaced)         0.338     0.586    riconoscitore/M_IBUF
                         LUT4 (Prop_lut4_I2_O)        0.045     0.631 r  riconoscitore/m_i_1/O
                         net (fo=1, unplaced)         0.199     0.830    riconoscitore/m_0
                         FDRE                                         r  riconoscitore/m_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/m_reg/C

Slack:                    inf
  Source:                 input
                            (input port)
  Destination:            riconoscitore/stato_corrente_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.335ns (39.442%)  route 0.515ns (60.558%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  input (IN)
                         net (fo=0)                   0.000     0.000    input
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  y_i_1__0/O
                         net (fo=4, unplaced)         0.338     0.584    riconoscitore/y_reg_1
                         LUT5 (Prop_lut5_I4_O)        0.045     0.629 r  riconoscitore/stato_corrente[0]_i_2/O
                         net (fo=1, unplaced)         0.177     0.805    riconoscitore/stato_corrente[0]_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.045     0.850 r  riconoscitore/stato_corrente[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.850    riconoscitore/stato_corrente[0]_i_1_n_0
                         FDRE                                         r  riconoscitore/stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/stato_corrente_reg[0]/C

Slack:                    inf
  Source:                 input
                            (input port)
  Destination:            riconoscitore/stato_corrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.335ns (39.442%)  route 0.515ns (60.558%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  input (IN)
                         net (fo=0)                   0.000     0.000    input
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  y_i_1__0/O
                         net (fo=4, unplaced)         0.338     0.584    riconoscitore/y_reg_1
                         LUT5 (Prop_lut5_I2_O)        0.045     0.629 r  riconoscitore/stato_corrente[2]_i_2/O
                         net (fo=1, unplaced)         0.177     0.805    riconoscitore/stato_corrente[2]_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.045     0.850 r  riconoscitore/stato_corrente[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.850    riconoscitore/stato_corrente[2]_i_1_n_0
                         FDRE                                         r  riconoscitore/stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/stato_corrente_reg[2]/C

Slack:                    inf
  Source:                 input
                            (input port)
  Destination:            riconoscitore/stato_corrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.338ns (39.655%)  route 0.515ns (60.345%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  input (IN)
                         net (fo=0)                   0.000     0.000    input
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  y_i_1__0/O
                         net (fo=4, unplaced)         0.338     0.584    riconoscitore/y_reg_1
                         LUT5 (Prop_lut5_I4_O)        0.048     0.632 r  riconoscitore/stato_corrente[1]_i_2/O
                         net (fo=1, unplaced)         0.177     0.808    riconoscitore/stato_corrente[1]_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.045     0.853 r  riconoscitore/stato_corrente[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.853    riconoscitore/stato_corrente[1]_i_1_n_0
                         FDRE                                         r  riconoscitore/stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=76, unplaced)        0.259     1.082    riconoscitore/clock_in_IBUF_BUFG
                         FDRE                                         r  riconoscitore/stato_corrente_reg[1]/C





