# Bi-directional address bus
P23     A0       adl[0]  IO    QUIETIO 2 LVCMOS33
P29     A1       adl[1]  IO    QUIETIO 2 LVCMOS33
P30     A2       adl[2]  IO    QUIETIO 2 LVCMOS33
P32     A3       adl[3]  IO    QUIETIO 2 LVCMOS33
P33     A4       adl[4]  IO    QUIETIO 2 LVCMOS33
P21     A5       adl[5]  IO    QUIETIO 2 LVCMOS33
P16     A6       adh[0]  IO    QUIETIO 2 LVCMOS33
P14     A7       adh[1]  IO    QUIETIO 2 LVCMOS33
P11     A8       adh[2]  IO    QUIETIO 2 LVCMOS33
P9      A9       adh[3]  IO    QUIETIO 2 LVCMOS33
P7      A10      adh[4]  IO    QUIETIO 2 LVCMOS33
P24     A11      adh[5]  IO    QUIETIO 2 LVCMOS33

# Read only lines
P144    D8       dbh[0]  I     NA NA LVCMOS33    # Move for DVI
P143    D9       dbh[1]  I     NA NA LVCMOS33    # Move for DVI
P2      D10      dbh[2]  I     NA NA LVCMOS33
P1      D11      dbh[3]  I     NA NA LVCMOS33
P141    RW       rw      I     NA NA LVCMOS33    # Move for DVI
P142    CE       ce      I     NA NA LVCMOS33    # Move for DVI
P139    LP       lp      I     NA NA LVCMOS33    # Move for DVI

# Bi-directional databus
P93     D7       dbl[7]  IO   QUIETIO 2 LVCMOS33
P94     D6       dbl[6]  IO   QUIETIO 2 LVCMOS33
P88     D5       dbl[5]  IO   QUIETIO 2 LVCMOS33
P97     D4       dbl[4]  IO   QUIETIO 2 LVCMOS33
P100    D3       dbl[3]  IO   QUIETIO 2 LVCMOS33
P99     D2       dbl[2]  IO   QUIETIO 2 LVCMOS33
P102    D1       dbl[1]  IO   QUIETIO 2 LVCMOS33
P101    D0       dbl[0]  IO   QUIETIO 2 LVCMOS33

# Write only lines
P51     CAS      cas     O    QUIETIO 2 LVCMOS33
P50     RAS      ras     O    QUIETIO 2 LVCMOS33
P41     PHI      clk_phi O    QUIETIO 2 LVCMOS33
P40     AEC      aec     O    QUIETIO 2 LVCMOS33
P58     BA       ba      O    QUIETIO 2 LVCMOS33
P111    IRQ      irq     O    SLOW 2 LVCMOS33

# Control ines
P34     addr_dir ls245_addr_dir O    SLOW 4 LVCMOS33
P83     data_dir ls245_data_dir O    SLOW 4 LVCMOS33
P95     data_oe  ls245_data_oe  O    SLOW 4 LVCMOS33
P112    RESET    cpu_reset      O    SLOW 4 LVCMOS33

# Video output
# Note the lower 2 bits are not available on the PMOD
# header since the ICE breaker HDMI adapter is only
# 4 bits per color.
P17     HEAD     red[0]          O   QUIETIO 2 LVCMOS33
P22     HEAD     red[1]          O   QUIETIO 2 LVCMOS33
P118    PMOD11   red[2]          O   QUIETIO 2 LVCMOS33
P119    PMOD12   red[3]          O   QUIETIO 2 LVCMOS33
P120    PMOD9    red[4]          O   QUIETIO 2 LVCMOS33
P121    PMOD10   red[5]          O   QUIETIO 2 LVCMOS33

P12     HEAD     green[0]        O   QUIETIO 2 LVCMOS33
P15     HEAD     green[1]        O   QUIETIO 2 LVCMOS33
P114    PMOD7    green[2]        O   QUIETIO 2 LVCMOS33
P115    PMOD8    green[3]        O   QUIETIO 2 LVCMOS33
P116    PMOD6    green[4]        O   QUIETIO 2 LVCMOS33
P117    PMOD5    green[5]        O   QUIETIO 2 LVCMOS33

P8      HEAD     blue[0]         O   QUIETIO 2 LVCMOS33
P10     HEAD     blue[1]         O   QUIETIO 2 LVCMOS33
P126    PMOD7    blue[2]         O   QUIETIO 2 LVCMOS33
P131    PMOD10   blue[3]         O   QUIETIO 2 LVCMOS33
P138    PMOD12   blue[4]         O   QUIETIO 2 LVCMOS33  # Remove for DVI
P140    PMOD11   blue[5]         O   QUIETIO 2 LVCMOS33  # Remove for DVI

P134    PMOD9    clk_dot4x_ext   O   SLOW 4 LVCMOS33
P127    PMOD8    active          O   SLOW 4 LVCMOS33
P123    PMOD5    hsync           O   SLOW 4 LVCMOS33
P124    PMOD6    vsync           O   SLOW 4 LVCMOS33

# Only included if have_color_clocks is true
P84     HEAD     clk_col4x_pal   I   NA NA LVCMOS33
P85     HEAD     clk_col4x_ntsc  I   NA NA LVCMOS33

# Only included if have_composite_encoder is true
P5      HEAD     clk_colref      O   QUIETIO 2 LVCMOS33
P6      HEAD     csync           O   QUIETIO 2 LVCMOS33

# Only included if gen_luma_chroma is true
P92     LUMA     luma[5]         O   QUIETIO 2 LVCMOS33
P98     LUMA     luma[4]         O   QUIETIO 2 LVCMOS33
P104    LUMA     luma[3]         O   QUIETIO 2 LVCMOS33
P132    LUMA     luma[2]         O   QUIETIO 2 LVCMOS33
P133    LUMA     luma[1]         O   QUIETIO 2 LVCMOS33
P137    LUMA     luma[0]         O   QUIETIO 2 LVCMOS33
P87     CHROMA   chroma[5]       O   QUIETIO 2 LVCMOS33
P82     CHROMA   chroma[4]       O   QUIETIO 2 LVCMOS33
P81     CHROMA   chroma[3]       O   QUIETIO 2 LVCMOS33
P80     CHROMA   chroma[2]       O   QUIETIO 2 LVCMOS33
P79     CHROMA   chroma[1]       O   QUIETIO 2 LVCMOS33
P78     CHROMA   chroma[0]       O   QUIETIO 2 LVCMOS33

# Config pins
P46     CHIP_0   chip[0]               I  NA  NA LVCMOS33
P61     CHIP_1   chip[1]               I  NA  NA LVCMOS33

# Serial link between MCU and FPGA
P59     FPGA_TX       tx                    O  FAST 8 LVCMOS33
P55     FPGA_RX       rx                    I  NA  NA LVCMOS33
P39     FPGA_RX_BUSY  rx_busy               I  NA  NA LVCMOS33

# For flashing
P70     CCLK          cclk                  I  NA  NA LVCMOS33

# Clock
P56     CLK      sys_clock       I     NA NA NA

# For DVI testing on the 'hat' prototype, remove all LOCs except for the
# signals listed here.  Also, prohibit the use of the pins listed in the
# next section.  Finally LOC the tmds pins as indicated.  The color
# clocks don't have to be on the same pins in the final PCB, but they
# do have to remain fixed as we've defined it here or else we'd have to
# rewire our prototype board.

# These have to stay fixed:
#KEEP chip[0]
#KEEP chip[1]
#KEEP tx
#KEEP rx
#KEEP cclk
#KEEP sys_clock

# Also, if have_color_clocks:
#KEEP clk_col4x_pal
#KEEP clk_col4x_ntsc

#CONFIG PROHIBIT=P47
#CONFIG PROHIBIT=P60
#CONFIG PROHIBIT=P69
#CONFIG PROHIBIT=P64
#CONFIG PROHIBIT=P39
#CONFIG PROHIBIT=P43
#CONFIG PROHIBIT=P44
#CONFIG PROHIBIT=P45
#CONFIG PROHIBIT=P48

# 0 = BLUE
# 1 = RED
# 2 = GREEN
# 3 = CLOCK
#NET "TX0_TMDS[3]" LOC=P144;
#NET "TX0_TMDS[3]" IOSTANDARD=TMDS_33;
#NET "TX0_TMDSB[3]" LOC=P143;
#NET "TX0_TMDSB[3]" IOSTANDARD=TMDS_33;
#NET "TX0_TMDS[2]" LOC=P142;
#NET "TX0_TMDS[2]" IOSTANDARD=TMDS_33;
#NET "TX0_TMDSB[2]" LOC=P141;
#NET "TX0_TMDSB[2]" IOSTANDARD=TMDS_33;
#NET "TX0_TMDS[1]" LOC=P140;
#NET "TX0_TMDS[1]" IOSTANDARD=TMDS_33;
#NET "TX0_TMDSB[1]" LOC=P139;
#NET "TX0_TMDSB[1]" IOSTANDARD=TMDS_33;
#NET "TX0_TMDS[0]" LOC=P138;
#NET "TX0_TMDS[0]" IOSTANDARD=TMDS_33;
#NET "TX0_TMDSB[0]" LOC=P137;
#NET "TX0_TMDSB[0]" IOSTANDARD=TMDS_33;
