#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa9d6e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa9d360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xac58d0 .functor NOT 1, L_0xaf09c0, C4<0>, C4<0>, C4<0>;
L_0xaf07a0 .functor XOR 2, L_0xaf05d0, L_0xaf0700, C4<00>, C4<00>;
L_0xaf08b0 .functor XOR 2, L_0xaf07a0, L_0xaf0810, C4<00>, C4<00>;
v0xaed1e0_0 .net "Y1_dut", 0 0, L_0xaeefa0;  1 drivers
v0xaed2a0_0 .net "Y1_ref", 0 0, L_0xaa1a50;  1 drivers
v0xaed340_0 .net "Y3_dut", 0 0, L_0xaeff80;  1 drivers
v0xaed410_0 .net "Y3_ref", 0 0, L_0xaee870;  1 drivers
v0xaed4e0_0 .net *"_ivl_10", 1 0, L_0xaf0810;  1 drivers
v0xaed5d0_0 .net *"_ivl_12", 1 0, L_0xaf08b0;  1 drivers
v0xaed670_0 .net *"_ivl_2", 1 0, L_0xaf0530;  1 drivers
v0xaed730_0 .net *"_ivl_4", 1 0, L_0xaf05d0;  1 drivers
v0xaed810_0 .net *"_ivl_6", 1 0, L_0xaf0700;  1 drivers
v0xaed8f0_0 .net *"_ivl_8", 1 0, L_0xaf07a0;  1 drivers
v0xaed9d0_0 .var "clk", 0 0;
v0xaeda70_0 .var/2u "stats1", 223 0;
v0xaedb30_0 .var/2u "strobe", 0 0;
v0xaedbf0_0 .net "tb_match", 0 0, L_0xaf09c0;  1 drivers
v0xaedcc0_0 .net "tb_mismatch", 0 0, L_0xac58d0;  1 drivers
v0xaedd60_0 .net "w", 0 0, v0xaeb100_0;  1 drivers
v0xaede00_0 .net "y", 5 0, v0xaeb1a0_0;  1 drivers
L_0xaf0530 .concat [ 1 1 0 0], L_0xaee870, L_0xaa1a50;
L_0xaf05d0 .concat [ 1 1 0 0], L_0xaee870, L_0xaa1a50;
L_0xaf0700 .concat [ 1 1 0 0], L_0xaeff80, L_0xaeefa0;
L_0xaf0810 .concat [ 1 1 0 0], L_0xaee870, L_0xaa1a50;
L_0xaf09c0 .cmp/eeq 2, L_0xaf0530, L_0xaf08b0;
S_0xab6130 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xa9d360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xaa1a50 .functor AND 1, L_0xaee020, v0xaeb100_0, C4<1>, C4<1>;
L_0xab6e00 .functor OR 1, L_0xaee1e0, L_0xaee280, C4<0>, C4<0>;
L_0xac5940 .functor OR 1, L_0xab6e00, L_0xaee3a0, C4<0>, C4<0>;
L_0xaee6c0 .functor OR 1, L_0xac5940, L_0xaee510, C4<0>, C4<0>;
L_0xaee800 .functor NOT 1, v0xaeb100_0, C4<0>, C4<0>, C4<0>;
L_0xaee870 .functor AND 1, L_0xaee6c0, L_0xaee800, C4<1>, C4<1>;
v0xac5a40_0 .net "Y1", 0 0, L_0xaa1a50;  alias, 1 drivers
v0xac5ae0_0 .net "Y3", 0 0, L_0xaee870;  alias, 1 drivers
v0xaa1b60_0 .net *"_ivl_1", 0 0, L_0xaee020;  1 drivers
v0xaa1c30_0 .net *"_ivl_11", 0 0, L_0xaee3a0;  1 drivers
v0xaea110_0 .net *"_ivl_12", 0 0, L_0xac5940;  1 drivers
v0xaea240_0 .net *"_ivl_15", 0 0, L_0xaee510;  1 drivers
v0xaea320_0 .net *"_ivl_16", 0 0, L_0xaee6c0;  1 drivers
v0xaea400_0 .net *"_ivl_18", 0 0, L_0xaee800;  1 drivers
v0xaea4e0_0 .net *"_ivl_5", 0 0, L_0xaee1e0;  1 drivers
v0xaea650_0 .net *"_ivl_7", 0 0, L_0xaee280;  1 drivers
v0xaea730_0 .net *"_ivl_8", 0 0, L_0xab6e00;  1 drivers
v0xaea810_0 .net "w", 0 0, v0xaeb100_0;  alias, 1 drivers
v0xaea8d0_0 .net "y", 5 0, v0xaeb1a0_0;  alias, 1 drivers
L_0xaee020 .part v0xaeb1a0_0, 0, 1;
L_0xaee1e0 .part v0xaeb1a0_0, 1, 1;
L_0xaee280 .part v0xaeb1a0_0, 2, 1;
L_0xaee3a0 .part v0xaeb1a0_0, 4, 1;
L_0xaee510 .part v0xaeb1a0_0, 5, 1;
S_0xaeaa30 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0xa9d360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0xaeac90_0 .net "clk", 0 0, v0xaed9d0_0;  1 drivers
v0xaead70_0 .var/2s "errored1", 31 0;
v0xaeae50_0 .var/2s "onehot_error", 31 0;
v0xaeaf10_0 .net "tb_match", 0 0, L_0xaf09c0;  alias, 1 drivers
v0xaeafd0_0 .var/2s "temp", 31 0;
v0xaeb100_0 .var "w", 0 0;
v0xaeb1a0_0 .var "y", 5 0;
E_0xab0680/0 .event negedge, v0xaeac90_0;
E_0xab0680/1 .event posedge, v0xaeac90_0;
E_0xab0680 .event/or E_0xab0680/0, E_0xab0680/1;
S_0xaeb2a0 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xa9d360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xaeeab0 .functor NOT 1, L_0xaeea10, C4<0>, C4<0>, C4<0>;
L_0xaeec10 .functor AND 1, L_0xaeeab0, L_0xaeeb70, C4<1>, C4<1>;
L_0xaeee90 .functor AND 1, L_0xaeed20, L_0xaeedc0, C4<1>, C4<1>;
L_0xaeefa0 .functor OR 1, L_0xaeec10, L_0xaeee90, C4<0>, C4<0>;
L_0xaef1d0 .functor NOT 1, L_0xaef130, C4<0>, C4<0>, C4<0>;
L_0xaef370 .functor AND 1, L_0xaef1d0, L_0xaef290, C4<1>, C4<1>;
L_0xaef860 .functor NOT 1, L_0xaef560, C4<0>, C4<0>, C4<0>;
L_0xaef920 .functor AND 1, L_0xaef4c0, L_0xaef860, C4<1>, C4<1>;
L_0xaefb20 .functor NOT 1, L_0xaefa80, C4<0>, C4<0>, C4<0>;
L_0xaefbe0 .functor AND 1, L_0xaef920, L_0xaefb20, C4<1>, C4<1>;
L_0xaefe50 .functor NOT 1, L_0xaefd50, C4<0>, C4<0>, C4<0>;
L_0xaefec0 .functor AND 1, L_0xaefbe0, L_0xaefe50, C4<1>, C4<1>;
L_0xaefff0 .functor OR 1, L_0xaef370, L_0xaefec0, C4<0>, C4<0>;
L_0xaf02b0 .functor AND 1, L_0xaf0100, L_0xaf01a0, C4<1>, C4<1>;
L_0xaeff80 .functor OR 1, L_0xaefff0, L_0xaf02b0, C4<0>, C4<0>;
v0xaeb540_0 .net "Y1", 0 0, L_0xaeefa0;  alias, 1 drivers
v0xaeb600_0 .net "Y3", 0 0, L_0xaeff80;  alias, 1 drivers
v0xaeb6c0_0 .net *"_ivl_1", 0 0, L_0xaeea10;  1 drivers
v0xaeb7b0_0 .net *"_ivl_11", 0 0, L_0xaeedc0;  1 drivers
v0xaeb890_0 .net *"_ivl_12", 0 0, L_0xaeee90;  1 drivers
v0xaeb9c0_0 .net *"_ivl_17", 0 0, L_0xaef130;  1 drivers
v0xaebaa0_0 .net *"_ivl_18", 0 0, L_0xaef1d0;  1 drivers
v0xaebb80_0 .net *"_ivl_2", 0 0, L_0xaeeab0;  1 drivers
v0xaebc60_0 .net *"_ivl_21", 0 0, L_0xaef290;  1 drivers
v0xaebdd0_0 .net *"_ivl_22", 0 0, L_0xaef370;  1 drivers
v0xaebeb0_0 .net *"_ivl_25", 0 0, L_0xaef4c0;  1 drivers
v0xaebf90_0 .net *"_ivl_27", 0 0, L_0xaef560;  1 drivers
v0xaec070_0 .net *"_ivl_28", 0 0, L_0xaef860;  1 drivers
v0xaec150_0 .net *"_ivl_30", 0 0, L_0xaef920;  1 drivers
v0xaec230_0 .net *"_ivl_33", 0 0, L_0xaefa80;  1 drivers
v0xaec310_0 .net *"_ivl_34", 0 0, L_0xaefb20;  1 drivers
v0xaec3f0_0 .net *"_ivl_36", 0 0, L_0xaefbe0;  1 drivers
v0xaec4d0_0 .net *"_ivl_39", 0 0, L_0xaefd50;  1 drivers
v0xaec5b0_0 .net *"_ivl_40", 0 0, L_0xaefe50;  1 drivers
v0xaec690_0 .net *"_ivl_42", 0 0, L_0xaefec0;  1 drivers
v0xaec770_0 .net *"_ivl_44", 0 0, L_0xaefff0;  1 drivers
v0xaec850_0 .net *"_ivl_47", 0 0, L_0xaf0100;  1 drivers
v0xaec930_0 .net *"_ivl_49", 0 0, L_0xaf01a0;  1 drivers
v0xaeca10_0 .net *"_ivl_5", 0 0, L_0xaeeb70;  1 drivers
v0xaecaf0_0 .net *"_ivl_50", 0 0, L_0xaf02b0;  1 drivers
v0xaecbd0_0 .net *"_ivl_6", 0 0, L_0xaeec10;  1 drivers
v0xaeccb0_0 .net *"_ivl_9", 0 0, L_0xaeed20;  1 drivers
v0xaecd90_0 .net "w", 0 0, v0xaeb100_0;  alias, 1 drivers
v0xaece30_0 .net "y", 5 0, v0xaeb1a0_0;  alias, 1 drivers
L_0xaeea10 .part v0xaeb1a0_0, 0, 1;
L_0xaeeb70 .part v0xaeb1a0_0, 1, 1;
L_0xaeed20 .part v0xaeb1a0_0, 1, 1;
L_0xaeedc0 .part v0xaeb1a0_0, 4, 1;
L_0xaef130 .part v0xaeb1a0_0, 0, 1;
L_0xaef290 .part v0xaeb1a0_0, 3, 1;
L_0xaef4c0 .part v0xaeb1a0_0, 1, 1;
L_0xaef560 .part v0xaeb1a0_0, 3, 1;
L_0xaefa80 .part v0xaeb1a0_0, 4, 1;
L_0xaefd50 .part v0xaeb1a0_0, 5, 1;
L_0xaf0100 .part v0xaeb1a0_0, 3, 1;
L_0xaf01a0 .part v0xaeb1a0_0, 5, 1;
S_0xaecfc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xa9d360;
 .timescale -12 -12;
E_0xab01d0 .event anyedge, v0xaedb30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xaedb30_0;
    %nor/r;
    %assign/vec4 v0xaedb30_0, 0;
    %wait E_0xab01d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xaeaa30;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaead70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaeae50_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xaeaa30;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xab0680;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xaeb1a0_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xaeb100_0, 0;
    %load/vec4 v0xaeaf10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaeae50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaeae50_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaead70_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xab0680;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0xaeafd0_0, 0, 32;
T_2.7 ;
    %load/vec4 v0xaeafd0_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0xaeafd0_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0xaeafd0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xaeafd0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0xaeafd0_0;
    %pad/s 6;
    %assign/vec4 v0xaeb1a0_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xaeb100_0, 0;
    %load/vec4 v0xaeaf10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaead70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaead70_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xaeae50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xaead70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0xaeae50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0xaead70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xa9d360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaed9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaedb30_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xa9d360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xaed9d0_0;
    %inv;
    %store/vec4 v0xaed9d0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xa9d360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xaeac90_0, v0xaedcc0_0, v0xaede00_0, v0xaedd60_0, v0xaed2a0_0, v0xaed1e0_0, v0xaed410_0, v0xaed340_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xa9d360;
T_6 ;
    %load/vec4 v0xaeda70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xaeda70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xaeda70_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0xaeda70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xaeda70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xaeda70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0xaeda70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xaeda70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xaeda70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xaeda70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xa9d360;
T_7 ;
    %wait E_0xab0680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaeda70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeda70_0, 4, 32;
    %load/vec4 v0xaedbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xaeda70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeda70_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaeda70_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeda70_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xaed2a0_0;
    %load/vec4 v0xaed2a0_0;
    %load/vec4 v0xaed1e0_0;
    %xor;
    %load/vec4 v0xaed2a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xaeda70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeda70_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xaeda70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeda70_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xaed410_0;
    %load/vec4 v0xaed410_0;
    %load/vec4 v0xaed340_0;
    %xor;
    %load/vec4 v0xaed410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xaeda70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeda70_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xaeda70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeda70_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/2012_q2b/iter0/response1/top_module.sv";
