{"Source Block": ["oh/common/hdl/oh_regfile.v@41:57@HdlStmFor", "     for(j=0;j<WP;j=j+1)\n       assign write_en[i][j] = wr_valid[j] & (wr_addr[j*RAW+:RAW] == i);\n\n\n   //Multi Write-Port Mux\n   for(i=0;i<REGS;i=i+1) \n     begin: gmux\n\toh_mux #(.DW(RW), .N(WP))\n\tiwrmux(.out (datamux[i][RW-1:0]),\n\t       .sel (write_en[i][WP-1:0]),\n\t       .in  (wr_data[WP*RW-1:0]));\n     end\n\t     \t\t \n   //Memory Array Write\n   for(i=0;i<REGS;i=i+1)\n     always @ (posedge clk)\n       if (|write_en[i][WP-1:0])\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[47, "     begin: gmux\n"]], "Add": [[47, "     begin: gen_wrmux\n"]]}}