
LCD_MENU_F401.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006228  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00009648  080063c8  080063c8  000163c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fa10  0800fa10  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  0800fa10  0800fa10  0001fa10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fa18  0800fa18  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fa18  0800fa18  0001fa18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fa1c  0800fa1c  0001fa1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800fa20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a2fc  2000007c  0800fa9c  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00002400  2000a378  0800fa9c  0002a378  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001967f  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b5c  00000000  00000000  0003972b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001448  00000000  00000000  0003d288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001278  00000000  00000000  0003e6d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ad27  00000000  00000000  0003f948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b4eb  00000000  00000000  0005a66f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2e2b  00000000  00000000  00075b5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00118985  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005828  00000000  00000000  001189d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080063b0 	.word	0x080063b0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	080063b0 	.word	0x080063b0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800057e:	463b      	mov	r3, r7
 8000580:	2200      	movs	r2, #0
 8000582:	601a      	str	r2, [r3, #0]
 8000584:	605a      	str	r2, [r3, #4]
 8000586:	609a      	str	r2, [r3, #8]
 8000588:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800058a:	4b52      	ldr	r3, [pc, #328]	; (80006d4 <MX_ADC1_Init+0x15c>)
 800058c:	4a52      	ldr	r2, [pc, #328]	; (80006d8 <MX_ADC1_Init+0x160>)
 800058e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000590:	4b50      	ldr	r3, [pc, #320]	; (80006d4 <MX_ADC1_Init+0x15c>)
 8000592:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000596:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000598:	4b4e      	ldr	r3, [pc, #312]	; (80006d4 <MX_ADC1_Init+0x15c>)
 800059a:	2200      	movs	r2, #0
 800059c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800059e:	4b4d      	ldr	r3, [pc, #308]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005a0:	2201      	movs	r2, #1
 80005a2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80005a4:	4b4b      	ldr	r3, [pc, #300]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005a6:	2201      	movs	r2, #1
 80005a8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005aa:	4b4a      	ldr	r3, [pc, #296]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b2:	4b48      	ldr	r3, [pc, #288]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005b8:	4b46      	ldr	r3, [pc, #280]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005ba:	4a48      	ldr	r2, [pc, #288]	; (80006dc <MX_ADC1_Init+0x164>)
 80005bc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005be:	4b45      	ldr	r3, [pc, #276]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 80005c4:	4b43      	ldr	r3, [pc, #268]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005c6:	2208      	movs	r2, #8
 80005c8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005ca:	4b42      	ldr	r3, [pc, #264]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005d2:	4b40      	ldr	r3, [pc, #256]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005d4:	2201      	movs	r2, #1
 80005d6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005d8:	483e      	ldr	r0, [pc, #248]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005da:	f001 fa99 	bl	8001b10 <HAL_ADC_Init>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d001      	beq.n	80005e8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80005e4:	f000 fd1c 	bl	8001020 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005e8:	2301      	movs	r3, #1
 80005ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005ec:	2301      	movs	r3, #1
 80005ee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80005f0:	2307      	movs	r3, #7
 80005f2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005f4:	463b      	mov	r3, r7
 80005f6:	4619      	mov	r1, r3
 80005f8:	4836      	ldr	r0, [pc, #216]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80005fa:	f001 fbdb 	bl	8001db4 <HAL_ADC_ConfigChannel>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000604:	f000 fd0c 	bl	8001020 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000608:	2302      	movs	r3, #2
 800060a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800060c:	2302      	movs	r3, #2
 800060e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000610:	463b      	mov	r3, r7
 8000612:	4619      	mov	r1, r3
 8000614:	482f      	ldr	r0, [pc, #188]	; (80006d4 <MX_ADC1_Init+0x15c>)
 8000616:	f001 fbcd 	bl	8001db4 <HAL_ADC_ConfigChannel>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000620:	f000 fcfe 	bl	8001020 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000624:	2303      	movs	r3, #3
 8000626:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000628:	2303      	movs	r3, #3
 800062a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800062c:	463b      	mov	r3, r7
 800062e:	4619      	mov	r1, r3
 8000630:	4828      	ldr	r0, [pc, #160]	; (80006d4 <MX_ADC1_Init+0x15c>)
 8000632:	f001 fbbf 	bl	8001db4 <HAL_ADC_ConfigChannel>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800063c:	f000 fcf0 	bl	8001020 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000640:	2304      	movs	r3, #4
 8000642:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000644:	2304      	movs	r3, #4
 8000646:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000648:	463b      	mov	r3, r7
 800064a:	4619      	mov	r1, r3
 800064c:	4821      	ldr	r0, [pc, #132]	; (80006d4 <MX_ADC1_Init+0x15c>)
 800064e:	f001 fbb1 	bl	8001db4 <HAL_ADC_ConfigChannel>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000658:	f000 fce2 	bl	8001020 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800065c:	2306      	movs	r3, #6
 800065e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000660:	2305      	movs	r3, #5
 8000662:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000664:	463b      	mov	r3, r7
 8000666:	4619      	mov	r1, r3
 8000668:	481a      	ldr	r0, [pc, #104]	; (80006d4 <MX_ADC1_Init+0x15c>)
 800066a:	f001 fba3 	bl	8001db4 <HAL_ADC_ConfigChannel>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000674:	f000 fcd4 	bl	8001020 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000678:	2307      	movs	r3, #7
 800067a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 800067c:	2306      	movs	r3, #6
 800067e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000680:	463b      	mov	r3, r7
 8000682:	4619      	mov	r1, r3
 8000684:	4813      	ldr	r0, [pc, #76]	; (80006d4 <MX_ADC1_Init+0x15c>)
 8000686:	f001 fb95 	bl	8001db4 <HAL_ADC_ConfigChannel>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000690:	f000 fcc6 	bl	8001020 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000694:	2308      	movs	r3, #8
 8000696:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8000698:	2307      	movs	r3, #7
 800069a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800069c:	463b      	mov	r3, r7
 800069e:	4619      	mov	r1, r3
 80006a0:	480c      	ldr	r0, [pc, #48]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80006a2:	f001 fb87 	bl	8001db4 <HAL_ADC_ConfigChannel>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80006ac:	f000 fcb8 	bl	8001020 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80006b0:	2309      	movs	r3, #9
 80006b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80006b4:	2308      	movs	r3, #8
 80006b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b8:	463b      	mov	r3, r7
 80006ba:	4619      	mov	r1, r3
 80006bc:	4805      	ldr	r0, [pc, #20]	; (80006d4 <MX_ADC1_Init+0x15c>)
 80006be:	f001 fb79 	bl	8001db4 <HAL_ADC_ConfigChannel>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 80006c8:	f000 fcaa 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006cc:	bf00      	nop
 80006ce:	3710      	adds	r7, #16
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	2000a0b0 	.word	0x2000a0b0
 80006d8:	40012000 	.word	0x40012000
 80006dc:	0f000001 	.word	0x0f000001

080006e0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b08a      	sub	sp, #40	; 0x28
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e8:	f107 0314 	add.w	r3, r7, #20
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
 80006f6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a3c      	ldr	r2, [pc, #240]	; (80007f0 <HAL_ADC_MspInit+0x110>)
 80006fe:	4293      	cmp	r3, r2
 8000700:	d171      	bne.n	80007e6 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	613b      	str	r3, [r7, #16]
 8000706:	4b3b      	ldr	r3, [pc, #236]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 8000708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800070a:	4a3a      	ldr	r2, [pc, #232]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 800070c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000710:	6453      	str	r3, [r2, #68]	; 0x44
 8000712:	4b38      	ldr	r3, [pc, #224]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 8000714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800071a:	613b      	str	r3, [r7, #16]
 800071c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	60fb      	str	r3, [r7, #12]
 8000722:	4b34      	ldr	r3, [pc, #208]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	4a33      	ldr	r2, [pc, #204]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 8000728:	f043 0301 	orr.w	r3, r3, #1
 800072c:	6313      	str	r3, [r2, #48]	; 0x30
 800072e:	4b31      	ldr	r3, [pc, #196]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	f003 0301 	and.w	r3, r3, #1
 8000736:	60fb      	str	r3, [r7, #12]
 8000738:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	60bb      	str	r3, [r7, #8]
 800073e:	4b2d      	ldr	r3, [pc, #180]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	4a2c      	ldr	r2, [pc, #176]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 8000744:	f043 0302 	orr.w	r3, r3, #2
 8000748:	6313      	str	r3, [r2, #48]	; 0x30
 800074a:	4b2a      	ldr	r3, [pc, #168]	; (80007f4 <HAL_ADC_MspInit+0x114>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	f003 0302 	and.w	r3, r3, #2
 8000752:	60bb      	str	r3, [r7, #8]
 8000754:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000756:	23de      	movs	r3, #222	; 0xde
 8000758:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800075a:	2303      	movs	r3, #3
 800075c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075e:	2300      	movs	r3, #0
 8000760:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000762:	f107 0314 	add.w	r3, r7, #20
 8000766:	4619      	mov	r1, r3
 8000768:	4823      	ldr	r0, [pc, #140]	; (80007f8 <HAL_ADC_MspInit+0x118>)
 800076a:	f002 fa45 	bl	8002bf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800076e:	2303      	movs	r3, #3
 8000770:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000772:	2303      	movs	r3, #3
 8000774:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000776:	2300      	movs	r3, #0
 8000778:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800077a:	f107 0314 	add.w	r3, r7, #20
 800077e:	4619      	mov	r1, r3
 8000780:	481e      	ldr	r0, [pc, #120]	; (80007fc <HAL_ADC_MspInit+0x11c>)
 8000782:	f002 fa39 	bl	8002bf8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000786:	4b1e      	ldr	r3, [pc, #120]	; (8000800 <HAL_ADC_MspInit+0x120>)
 8000788:	4a1e      	ldr	r2, [pc, #120]	; (8000804 <HAL_ADC_MspInit+0x124>)
 800078a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800078c:	4b1c      	ldr	r3, [pc, #112]	; (8000800 <HAL_ADC_MspInit+0x120>)
 800078e:	2200      	movs	r2, #0
 8000790:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000792:	4b1b      	ldr	r3, [pc, #108]	; (8000800 <HAL_ADC_MspInit+0x120>)
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000798:	4b19      	ldr	r3, [pc, #100]	; (8000800 <HAL_ADC_MspInit+0x120>)
 800079a:	2200      	movs	r2, #0
 800079c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800079e:	4b18      	ldr	r3, [pc, #96]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80007a4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80007a6:	4b16      	ldr	r3, [pc, #88]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80007ac:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80007ae:	4b14      	ldr	r3, [pc, #80]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007b4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80007b6:	4b12      	ldr	r3, [pc, #72]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80007bc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80007be:	4b10      	ldr	r3, [pc, #64]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80007c4:	4b0e      	ldr	r3, [pc, #56]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80007ca:	480d      	ldr	r0, [pc, #52]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007cc:	f001 fea4 	bl	8002518 <HAL_DMA_Init>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80007d6:	f000 fc23 	bl	8001020 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	4a08      	ldr	r2, [pc, #32]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007de:	639a      	str	r2, [r3, #56]	; 0x38
 80007e0:	4a07      	ldr	r2, [pc, #28]	; (8000800 <HAL_ADC_MspInit+0x120>)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80007e6:	bf00      	nop
 80007e8:	3728      	adds	r7, #40	; 0x28
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	40012000 	.word	0x40012000
 80007f4:	40023800 	.word	0x40023800
 80007f8:	40020000 	.word	0x40020000
 80007fc:	40020400 	.word	0x40020400
 8000800:	2000a0f8 	.word	0x2000a0f8
 8000804:	40026410 	.word	0x40026410

08000808 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	607b      	str	r3, [r7, #4]
 8000812:	4b0c      	ldr	r3, [pc, #48]	; (8000844 <MX_DMA_Init+0x3c>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	4a0b      	ldr	r2, [pc, #44]	; (8000844 <MX_DMA_Init+0x3c>)
 8000818:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800081c:	6313      	str	r3, [r2, #48]	; 0x30
 800081e:	4b09      	ldr	r3, [pc, #36]	; (8000844 <MX_DMA_Init+0x3c>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800082a:	2200      	movs	r2, #0
 800082c:	2100      	movs	r1, #0
 800082e:	203b      	movs	r0, #59	; 0x3b
 8000830:	f001 fe3b 	bl	80024aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000834:	203b      	movs	r0, #59	; 0x3b
 8000836:	f001 fe54 	bl	80024e2 <HAL_NVIC_EnableIRQ>

}
 800083a:	bf00      	nop
 800083c:	3708      	adds	r7, #8
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	40023800 	.word	0x40023800

08000848 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b08a      	sub	sp, #40	; 0x28
 800084c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084e:	f107 0314 	add.w	r3, r7, #20
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
 8000856:	605a      	str	r2, [r3, #4]
 8000858:	609a      	str	r2, [r3, #8]
 800085a:	60da      	str	r2, [r3, #12]
 800085c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	613b      	str	r3, [r7, #16]
 8000862:	4b46      	ldr	r3, [pc, #280]	; (800097c <MX_GPIO_Init+0x134>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	4a45      	ldr	r2, [pc, #276]	; (800097c <MX_GPIO_Init+0x134>)
 8000868:	f043 0304 	orr.w	r3, r3, #4
 800086c:	6313      	str	r3, [r2, #48]	; 0x30
 800086e:	4b43      	ldr	r3, [pc, #268]	; (800097c <MX_GPIO_Init+0x134>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	f003 0304 	and.w	r3, r3, #4
 8000876:	613b      	str	r3, [r7, #16]
 8000878:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	60fb      	str	r3, [r7, #12]
 800087e:	4b3f      	ldr	r3, [pc, #252]	; (800097c <MX_GPIO_Init+0x134>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000882:	4a3e      	ldr	r2, [pc, #248]	; (800097c <MX_GPIO_Init+0x134>)
 8000884:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000888:	6313      	str	r3, [r2, #48]	; 0x30
 800088a:	4b3c      	ldr	r3, [pc, #240]	; (800097c <MX_GPIO_Init+0x134>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000892:	60fb      	str	r3, [r7, #12]
 8000894:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	4b38      	ldr	r3, [pc, #224]	; (800097c <MX_GPIO_Init+0x134>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	4a37      	ldr	r2, [pc, #220]	; (800097c <MX_GPIO_Init+0x134>)
 80008a0:	f043 0301 	orr.w	r3, r3, #1
 80008a4:	6313      	str	r3, [r2, #48]	; 0x30
 80008a6:	4b35      	ldr	r3, [pc, #212]	; (800097c <MX_GPIO_Init+0x134>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	f003 0301 	and.w	r3, r3, #1
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	607b      	str	r3, [r7, #4]
 80008b6:	4b31      	ldr	r3, [pc, #196]	; (800097c <MX_GPIO_Init+0x134>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	4a30      	ldr	r2, [pc, #192]	; (800097c <MX_GPIO_Init+0x134>)
 80008bc:	f043 0302 	orr.w	r3, r3, #2
 80008c0:	6313      	str	r3, [r2, #48]	; 0x30
 80008c2:	4b2e      	ldr	r3, [pc, #184]	; (800097c <MX_GPIO_Init+0x134>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	f003 0302 	and.w	r3, r3, #2
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RESET_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 80008ce:	2200      	movs	r2, #0
 80008d0:	f44f 7140 	mov.w	r1, #768	; 0x300
 80008d4:	482a      	ldr	r0, [pc, #168]	; (8000980 <MX_GPIO_Init+0x138>)
 80008d6:	f002 fb2b 	bl	8002f30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80008da:	2200      	movs	r2, #0
 80008dc:	2140      	movs	r1, #64	; 0x40
 80008de:	4829      	ldr	r0, [pc, #164]	; (8000984 <MX_GPIO_Init+0x13c>)
 80008e0:	f002 fb26 	bl	8002f30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WKUP_Pin;
 80008e4:	2301      	movs	r3, #1
 80008e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008e8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80008ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008ee:	2301      	movs	r3, #1
 80008f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(WKUP_GPIO_Port, &GPIO_InitStruct);
 80008f2:	f107 0314 	add.w	r3, r7, #20
 80008f6:	4619      	mov	r1, r3
 80008f8:	4821      	ldr	r0, [pc, #132]	; (8000980 <MX_GPIO_Init+0x138>)
 80008fa:	f002 f97d 	bl	8002bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_BTN_Pin;
 80008fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000902:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000904:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000908:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800090a:	2301      	movs	r3, #1
 800090c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENC_BTN_GPIO_Port, &GPIO_InitStruct);
 800090e:	f107 0314 	add.w	r3, r7, #20
 8000912:	4619      	mov	r1, r3
 8000914:	481b      	ldr	r0, [pc, #108]	; (8000984 <MX_GPIO_Init+0x13c>)
 8000916:	f002 f96f 	bl	8002bf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LCD_RESET_Pin|LCD_DC_Pin;
 800091a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800091e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000920:	2301      	movs	r3, #1
 8000922:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	2300      	movs	r3, #0
 8000926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000928:	2300      	movs	r3, #0
 800092a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800092c:	f107 0314 	add.w	r3, r7, #20
 8000930:	4619      	mov	r1, r3
 8000932:	4813      	ldr	r0, [pc, #76]	; (8000980 <MX_GPIO_Init+0x138>)
 8000934:	f002 f960 	bl	8002bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 8000938:	2340      	movs	r3, #64	; 0x40
 800093a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093c:	2301      	movs	r3, #1
 800093e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000944:	2300      	movs	r3, #0
 8000946:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8000948:	f107 0314 	add.w	r3, r7, #20
 800094c:	4619      	mov	r1, r3
 800094e:	480d      	ldr	r0, [pc, #52]	; (8000984 <MX_GPIO_Init+0x13c>)
 8000950:	f002 f952 	bl	8002bf8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 8000954:	2200      	movs	r2, #0
 8000956:	2102      	movs	r1, #2
 8000958:	2006      	movs	r0, #6
 800095a:	f001 fda6 	bl	80024aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800095e:	2006      	movs	r0, #6
 8000960:	f001 fdbf 	bl	80024e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 8, 0);
 8000964:	2200      	movs	r2, #0
 8000966:	2108      	movs	r1, #8
 8000968:	2028      	movs	r0, #40	; 0x28
 800096a:	f001 fd9e 	bl	80024aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800096e:	2028      	movs	r0, #40	; 0x28
 8000970:	f001 fdb7 	bl	80024e2 <HAL_NVIC_EnableIRQ>

}
 8000974:	bf00      	nop
 8000976:	3728      	adds	r7, #40	; 0x28
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	40023800 	.word	0x40023800
 8000980:	40020000 	.word	0x40020000
 8000984:	40020400 	.word	0x40020400

08000988 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800098c:	4b12      	ldr	r3, [pc, #72]	; (80009d8 <MX_I2C1_Init+0x50>)
 800098e:	4a13      	ldr	r2, [pc, #76]	; (80009dc <MX_I2C1_Init+0x54>)
 8000990:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000992:	4b11      	ldr	r3, [pc, #68]	; (80009d8 <MX_I2C1_Init+0x50>)
 8000994:	4a12      	ldr	r2, [pc, #72]	; (80009e0 <MX_I2C1_Init+0x58>)
 8000996:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000998:	4b0f      	ldr	r3, [pc, #60]	; (80009d8 <MX_I2C1_Init+0x50>)
 800099a:	2200      	movs	r2, #0
 800099c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800099e:	4b0e      	ldr	r3, [pc, #56]	; (80009d8 <MX_I2C1_Init+0x50>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009a4:	4b0c      	ldr	r3, [pc, #48]	; (80009d8 <MX_I2C1_Init+0x50>)
 80009a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009ac:	4b0a      	ldr	r3, [pc, #40]	; (80009d8 <MX_I2C1_Init+0x50>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009b2:	4b09      	ldr	r3, [pc, #36]	; (80009d8 <MX_I2C1_Init+0x50>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009b8:	4b07      	ldr	r3, [pc, #28]	; (80009d8 <MX_I2C1_Init+0x50>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009be:	4b06      	ldr	r3, [pc, #24]	; (80009d8 <MX_I2C1_Init+0x50>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009c4:	4804      	ldr	r0, [pc, #16]	; (80009d8 <MX_I2C1_Init+0x50>)
 80009c6:	f002 fae5 	bl	8002f94 <HAL_I2C_Init>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80009d0:	f000 fb26 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009d4:	bf00      	nop
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	2000a158 	.word	0x2000a158
 80009dc:	40005400 	.word	0x40005400
 80009e0:	000186a0 	.word	0x000186a0

080009e4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b08a      	sub	sp, #40	; 0x28
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ec:	f107 0314 	add.w	r3, r7, #20
 80009f0:	2200      	movs	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
 80009f4:	605a      	str	r2, [r3, #4]
 80009f6:	609a      	str	r2, [r3, #8]
 80009f8:	60da      	str	r2, [r3, #12]
 80009fa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a19      	ldr	r2, [pc, #100]	; (8000a68 <HAL_I2C_MspInit+0x84>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d12c      	bne.n	8000a60 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	613b      	str	r3, [r7, #16]
 8000a0a:	4b18      	ldr	r3, [pc, #96]	; (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	4a17      	ldr	r2, [pc, #92]	; (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a10:	f043 0302 	orr.w	r3, r3, #2
 8000a14:	6313      	str	r3, [r2, #48]	; 0x30
 8000a16:	4b15      	ldr	r3, [pc, #84]	; (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	f003 0302 	and.w	r3, r3, #2
 8000a1e:	613b      	str	r3, [r7, #16]
 8000a20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000a22:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000a26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a28:	2312      	movs	r3, #18
 8000a2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a30:	2303      	movs	r3, #3
 8000a32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a34:	2304      	movs	r3, #4
 8000a36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a38:	f107 0314 	add.w	r3, r7, #20
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	480c      	ldr	r0, [pc, #48]	; (8000a70 <HAL_I2C_MspInit+0x8c>)
 8000a40:	f002 f8da 	bl	8002bf8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a44:	2300      	movs	r3, #0
 8000a46:	60fb      	str	r3, [r7, #12]
 8000a48:	4b08      	ldr	r3, [pc, #32]	; (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a4c:	4a07      	ldr	r2, [pc, #28]	; (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a4e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a52:	6413      	str	r3, [r2, #64]	; 0x40
 8000a54:	4b05      	ldr	r3, [pc, #20]	; (8000a6c <HAL_I2C_MspInit+0x88>)
 8000a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a5c:	60fb      	str	r3, [r7, #12]
 8000a5e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000a60:	bf00      	nop
 8000a62:	3728      	adds	r7, #40	; 0x28
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	40005400 	.word	0x40005400
 8000a6c:	40023800 	.word	0x40023800
 8000a70:	40020400 	.word	0x40020400

08000a74 <lcd_cmd>:

static uint16_t frame_buffer[LCD_WIDTH * LCD_HEIGHT];


static void lcd_cmd(uint8_t cmd) //send any command to st7735
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a84:	480b      	ldr	r0, [pc, #44]	; (8000ab4 <lcd_cmd+0x40>)
 8000a86:	f002 fa53 	bl	8002f30 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2140      	movs	r1, #64	; 0x40
 8000a8e:	480a      	ldr	r0, [pc, #40]	; (8000ab8 <lcd_cmd+0x44>)
 8000a90:	f002 fa4e 	bl	8002f30 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8000a94:	1df9      	adds	r1, r7, #7
 8000a96:	f04f 33ff 	mov.w	r3, #4294967295
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	4807      	ldr	r0, [pc, #28]	; (8000abc <lcd_cmd+0x48>)
 8000a9e:	f003 fa4d 	bl	8003f3c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	2140      	movs	r1, #64	; 0x40
 8000aa6:	4804      	ldr	r0, [pc, #16]	; (8000ab8 <lcd_cmd+0x44>)
 8000aa8:	f002 fa42 	bl	8002f30 <HAL_GPIO_WritePin>
}
 8000aac:	bf00      	nop
 8000aae:	3708      	adds	r7, #8
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	40020000 	.word	0x40020000
 8000ab8:	40020400 	.word	0x40020400
 8000abc:	2000a264 	.word	0x2000a264

08000ac0 <lcd_data>:

static void lcd_data(uint8_t data)//send data(value for command) to st7735, spi always uses 8bit data
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8000aca:	2201      	movs	r2, #1
 8000acc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ad0:	480b      	ldr	r0, [pc, #44]	; (8000b00 <lcd_data+0x40>)
 8000ad2:	f002 fa2d 	bl	8002f30 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	2140      	movs	r1, #64	; 0x40
 8000ada:	480a      	ldr	r0, [pc, #40]	; (8000b04 <lcd_data+0x44>)
 8000adc:	f002 fa28 	bl	8002f30 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 8000ae0:	1df9      	adds	r1, r7, #7
 8000ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	4807      	ldr	r0, [pc, #28]	; (8000b08 <lcd_data+0x48>)
 8000aea:	f003 fa27 	bl	8003f3c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000aee:	2201      	movs	r2, #1
 8000af0:	2140      	movs	r1, #64	; 0x40
 8000af2:	4804      	ldr	r0, [pc, #16]	; (8000b04 <lcd_data+0x44>)
 8000af4:	f002 fa1c 	bl	8002f30 <HAL_GPIO_WritePin>
}
 8000af8:	bf00      	nop
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40020000 	.word	0x40020000
 8000b04:	40020400 	.word	0x40020400
 8000b08:	2000a264 	.word	0x2000a264

08000b0c <lcd_data16>:

static void lcd_data16(uint16_t value)//function that allows to send 16bit data as 2x 8bit
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	4603      	mov	r3, r0
 8000b14:	80fb      	strh	r3, [r7, #6]
	lcd_data(value >> 8);
 8000b16:	88fb      	ldrh	r3, [r7, #6]
 8000b18:	0a1b      	lsrs	r3, r3, #8
 8000b1a:	b29b      	uxth	r3, r3
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f7ff ffce 	bl	8000ac0 <lcd_data>
	lcd_data(value);
 8000b24:	88fb      	ldrh	r3, [r7, #6]
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f7ff ffc9 	bl	8000ac0 <lcd_data>
}
 8000b2e:	bf00      	nop
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <lcd_set_window>:

static void lcd_set_window(int x, int y, int width, int height) {
 8000b36:	b580      	push	{r7, lr}
 8000b38:	b084      	sub	sp, #16
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	60f8      	str	r0, [r7, #12]
 8000b3e:	60b9      	str	r1, [r7, #8]
 8000b40:	607a      	str	r2, [r7, #4]
 8000b42:	603b      	str	r3, [r7, #0]
	lcd_cmd(ST7735S_CASET);	//command to set window columns
 8000b44:	202a      	movs	r0, #42	; 0x2a
 8000b46:	f7ff ff95 	bl	8000a74 <lcd_cmd>
	lcd_data16(LCD_OFFSET_X + x);	//start col
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	b29b      	uxth	r3, r3
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f7ff ffdc 	bl	8000b0c <lcd_data16>
	lcd_data16(LCD_OFFSET_X + x + width - 1);	//end col
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	b29a      	uxth	r2, r3
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	b29b      	uxth	r3, r3
 8000b5c:	4413      	add	r3, r2
 8000b5e:	b29b      	uxth	r3, r3
 8000b60:	3b01      	subs	r3, #1
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	4618      	mov	r0, r3
 8000b66:	f7ff ffd1 	bl	8000b0c <lcd_data16>

	lcd_cmd(ST7735S_RASET);	//command to set window rows
 8000b6a:	202b      	movs	r0, #43	; 0x2b
 8000b6c:	f7ff ff82 	bl	8000a74 <lcd_cmd>
	lcd_data16(LCD_OFFSET_Y + y);	//start row
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	b29b      	uxth	r3, r3
 8000b74:	4618      	mov	r0, r3
 8000b76:	f7ff ffc9 	bl	8000b0c <lcd_data16>
	lcd_data16(LCD_OFFSET_Y + y + height - 1);	//end row
 8000b7a:	68bb      	ldr	r3, [r7, #8]
 8000b7c:	b29a      	uxth	r2, r3
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	b29b      	uxth	r3, r3
 8000b82:	4413      	add	r3, r2
 8000b84:	b29b      	uxth	r3, r3
 8000b86:	3b01      	subs	r3, #1
 8000b88:	b29b      	uxth	r3, r3
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f7ff ffbe 	bl	8000b0c <lcd_data16>
}
 8000b90:	bf00      	nop
 8000b92:	3710      	adds	r7, #16
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <lcd_send>:

static void lcd_send(uint16_t value) {
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	80fb      	strh	r3, [r7, #6]
	if (value & 0x100) { //checks if value is a command (9th bit is 1) or data (9th bit is 0)
 8000ba2:	88fb      	ldrh	r3, [r7, #6]
 8000ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d005      	beq.n	8000bb8 <lcd_send+0x20>
		lcd_cmd(value);
 8000bac:	88fb      	ldrh	r3, [r7, #6]
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f7ff ff5f 	bl	8000a74 <lcd_cmd>
	} else {
		lcd_data(value);
	}
}
 8000bb6:	e004      	b.n	8000bc2 <lcd_send+0x2a>
		lcd_data(value);
 8000bb8:	88fb      	ldrh	r3, [r7, #6]
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff ff7f 	bl	8000ac0 <lcd_data>
}
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
	...

08000bcc <lcd_init>:
		0x22, 0x1f, 0x1b, 0x23, 0x37, 0x00, 0x07, 0x02, 0x10, CMD(
				ST7735S_GAMCTRN1), 0x0f, 0x1b, 0x0f, 0x17, 0x33, 0x2c, 0x29,
		0x2e, 0x30, 0x30, 0x39, 0x3f, 0x00, 0x07, 0x03, 0x10, CMD(0xf0), 0x01,
		CMD(0xf6), 0x00, CMD(ST7735S_COLMOD), 0x05, CMD(ST7735S_MADCTL), 0x00, };

void lcd_init(void) {
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
	int i;

	HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_RESET);
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bd8:	4817      	ldr	r0, [pc, #92]	; (8000c38 <lcd_init+0x6c>)
 8000bda:	f002 f9a9 	bl	8002f30 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000bde:	2064      	movs	r0, #100	; 0x64
 8000be0:	f000 ff72 	bl	8001ac8 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
 8000be4:	2201      	movs	r2, #1
 8000be6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bea:	4813      	ldr	r0, [pc, #76]	; (8000c38 <lcd_init+0x6c>)
 8000bec:	f002 f9a0 	bl	8002f30 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000bf0:	2064      	movs	r0, #100	; 0x64
 8000bf2:	f000 ff69 	bl	8001ac8 <HAL_Delay>

	for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	607b      	str	r3, [r7, #4]
 8000bfa:	e009      	b.n	8000c10 <lcd_init+0x44>
		lcd_send(init_table[i]);
 8000bfc:	4a0f      	ldr	r2, [pc, #60]	; (8000c3c <lcd_init+0x70>)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c04:	4618      	mov	r0, r3
 8000c06:	f7ff ffc7 	bl	8000b98 <lcd_send>
	for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	607b      	str	r3, [r7, #4]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	2b4b      	cmp	r3, #75	; 0x4b
 8000c14:	d9f2      	bls.n	8000bfc <lcd_init+0x30>
	}

	HAL_Delay(200);
 8000c16:	20c8      	movs	r0, #200	; 0xc8
 8000c18:	f000 ff56 	bl	8001ac8 <HAL_Delay>

	lcd_cmd(ST7735S_SLPOUT);
 8000c1c:	2011      	movs	r0, #17
 8000c1e:	f7ff ff29 	bl	8000a74 <lcd_cmd>
	HAL_Delay(120);
 8000c22:	2078      	movs	r0, #120	; 0x78
 8000c24:	f000 ff50 	bl	8001ac8 <HAL_Delay>

	lcd_cmd(ST7735S_DISPON);
 8000c28:	2029      	movs	r0, #41	; 0x29
 8000c2a:	f7ff ff23 	bl	8000a74 <lcd_cmd>
}
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40020000 	.word	0x40020000
 8000c3c:	0800644c 	.word	0x0800644c

08000c40 <lcd_put_pixel>:


void lcd_put_pixel(int x, int y, uint16_t color) {
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	60f8      	str	r0, [r7, #12]
 8000c48:	60b9      	str	r1, [r7, #8]
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	80fb      	strh	r3, [r7, #6]
	frame_buffer[x + y * LCD_WIDTH] = color;
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	01da      	lsls	r2, r3, #7
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	4413      	add	r3, r2
 8000c56:	4905      	ldr	r1, [pc, #20]	; (8000c6c <lcd_put_pixel+0x2c>)
 8000c58:	88fa      	ldrh	r2, [r7, #6]
 8000c5a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8000c5e:	bf00      	nop
 8000c60:	3714      	adds	r7, #20
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	20000098 	.word	0x20000098

08000c70 <lcd_copy>:


void lcd_copy(void) {
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
	lcd_set_window(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8000c74:	23a0      	movs	r3, #160	; 0xa0
 8000c76:	2280      	movs	r2, #128	; 0x80
 8000c78:	2100      	movs	r1, #0
 8000c7a:	2000      	movs	r0, #0
 8000c7c:	f7ff ff5b 	bl	8000b36 <lcd_set_window>

	lcd_cmd(ST7735S_RAMWR);
 8000c80:	202c      	movs	r0, #44	; 0x2c
 8000c82:	f7ff fef7 	bl	8000a74 <lcd_cmd>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8000c86:	2201      	movs	r2, #1
 8000c88:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c8c:	4807      	ldr	r0, [pc, #28]	; (8000cac <lcd_copy+0x3c>)
 8000c8e:	f002 f94f 	bl	8002f30 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	2140      	movs	r1, #64	; 0x40
 8000c96:	4806      	ldr	r0, [pc, #24]	; (8000cb0 <lcd_copy+0x40>)
 8000c98:	f002 f94a 	bl	8002f30 <HAL_GPIO_WritePin>
//	HAL_SPI_Transmit(&hspi2, (uint8_t *)frame_buffer, sizeof(frame_buffer), HAL_MAX_DELAY);
	HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *)frame_buffer, sizeof(frame_buffer));
 8000c9c:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8000ca0:	4904      	ldr	r1, [pc, #16]	; (8000cb4 <lcd_copy+0x44>)
 8000ca2:	4805      	ldr	r0, [pc, #20]	; (8000cb8 <lcd_copy+0x48>)
 8000ca4:	f003 fa86 	bl	80041b4 <HAL_SPI_Transmit_DMA>
}
 8000ca8:	bf00      	nop
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	40020000 	.word	0x40020000
 8000cb0:	40020400 	.word	0x40020400
 8000cb4:	20000098 	.word	0x20000098
 8000cb8:	2000a264 	.word	0x2000a264

08000cbc <lcd_transfer_done>:


void lcd_transfer_done(void){
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	2140      	movs	r1, #64	; 0x40
 8000cc4:	4802      	ldr	r0, [pc, #8]	; (8000cd0 <lcd_transfer_done+0x14>)
 8000cc6:	f002 f933 	bl	8002f30 <HAL_GPIO_WritePin>
}
 8000cca:	bf00      	nop
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	40020400 	.word	0x40020400

08000cd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cd4:	b590      	push	{r4, r7, lr}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cda:	f000 fe83 	bl	80019e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cde:	f000 f8b9 	bl	8000e54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ce2:	f7ff fdb1 	bl	8000848 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ce6:	f7ff fd8f 	bl	8000808 <MX_DMA_Init>
  MX_SPI1_Init();
 8000cea:	f000 fba5 	bl	8001438 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000cee:	f7ff fc43 	bl	8000578 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000cf2:	f7ff fe49 	bl	8000988 <MX_I2C1_Init>
  MX_RTC_Init();
 8000cf6:	f000 fb4d 	bl	8001394 <MX_RTC_Init>
  MX_SPI2_Init();
 8000cfa:	f000 fbd3 	bl	80014a4 <MX_SPI2_Init>
  MX_TIM2_Init();
 8000cfe:	f000 fd8d 	bl	800181c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) sensor_data, sizeof(sensor_data) / sizeof(int16_t));
 8000d02:	2208      	movs	r2, #8
 8000d04:	4947      	ldr	r1, [pc, #284]	; (8000e24 <main+0x150>)
 8000d06:	4848      	ldr	r0, [pc, #288]	; (8000e28 <main+0x154>)
 8000d08:	f000 ff46 	bl	8001b98 <HAL_ADC_Start_DMA>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8000d0c:	213c      	movs	r1, #60	; 0x3c
 8000d0e:	4847      	ldr	r0, [pc, #284]	; (8000e2c <main+0x158>)
 8000d10:	f003 fd0c 	bl	800472c <HAL_TIM_Encoder_Start>
	//start LCD
	lcd_init();
 8000d14:	f7ff ff5a 	bl	8000bcc <lcd_init>
	show_sensor_window();
 8000d18:	f000 fa50 	bl	80011bc <show_sensor_window>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		if (activeScreen == 0) {
 8000d1c:	4b44      	ldr	r3, [pc, #272]	; (8000e30 <main+0x15c>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d110      	bne.n	8000d48 <main+0x74>
			if (sensorWindowFlag == 0){
 8000d26:	4b43      	ldr	r3, [pc, #268]	; (8000e34 <main+0x160>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d104      	bne.n	8000d3a <main+0x66>
				sensorWindowFlag = 1;
 8000d30:	4b40      	ldr	r3, [pc, #256]	; (8000e34 <main+0x160>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	701a      	strb	r2, [r3, #0]
				show_sensor_window();
 8000d36:	f000 fa41 	bl	80011bc <show_sensor_window>
			}
			show_sensor_data(sensor_data);
 8000d3a:	483a      	ldr	r0, [pc, #232]	; (8000e24 <main+0x150>)
 8000d3c:	f000 fa8e 	bl	800125c <show_sensor_data>
			HAL_Delay(500);
 8000d40:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d44:	f000 fec0 	bl	8001ac8 <HAL_Delay>
		}
		if (activeScreen == 1) {
 8000d48:	4b39      	ldr	r3, [pc, #228]	; (8000e30 <main+0x15c>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	b2db      	uxtb	r3, r3
 8000d4e:	2b01      	cmp	r3, #1
 8000d50:	d131      	bne.n	8000db6 <main+0xe2>
			menuMaxIndex = 5;
 8000d52:	4b39      	ldr	r3, [pc, #228]	; (8000e38 <main+0x164>)
 8000d54:	2205      	movs	r2, #5
 8000d56:	801a      	strh	r2, [r3, #0]
			if (menuWindowFlag == 0){
 8000d58:	4b38      	ldr	r3, [pc, #224]	; (8000e3c <main+0x168>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d109      	bne.n	8000d76 <main+0xa2>
				menuWindowFlag = 1;
 8000d62:	4b36      	ldr	r3, [pc, #216]	; (8000e3c <main+0x168>)
 8000d64:	2201      	movs	r2, #1
 8000d66:	701a      	strb	r2, [r3, #0]
				htim2.Instance->CNT = 1000;
 8000d68:	4b30      	ldr	r3, [pc, #192]	; (8000e2c <main+0x158>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d70:	625a      	str	r2, [r3, #36]	; 0x24
				show_menu_window();
 8000d72:	f000 f95b 	bl	800102c <show_menu_window>
			}
			currentMenuIndex = (htim2.Instance->CNT / 4) % menuMaxIndex;
 8000d76:	4b2d      	ldr	r3, [pc, #180]	; (8000e2c <main+0x158>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d7c:	089b      	lsrs	r3, r3, #2
 8000d7e:	4a2e      	ldr	r2, [pc, #184]	; (8000e38 <main+0x164>)
 8000d80:	8812      	ldrh	r2, [r2, #0]
 8000d82:	b212      	sxth	r2, r2
 8000d84:	fbb3 f1f2 	udiv	r1, r3, r2
 8000d88:	fb02 f201 	mul.w	r2, r2, r1
 8000d8c:	1a9b      	subs	r3, r3, r2
 8000d8e:	b21a      	sxth	r2, r3
 8000d90:	4b2b      	ldr	r3, [pc, #172]	; (8000e40 <main+0x16c>)
 8000d92:	801a      	strh	r2, [r3, #0]
			select_item(currentMenuIndex);
 8000d94:	4b2a      	ldr	r3, [pc, #168]	; (8000e40 <main+0x16c>)
 8000d96:	881b      	ldrh	r3, [r3, #0]
 8000d98:	b21b      	sxth	r3, r3
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f000 faa8 	bl	80012f0 <select_item>
			lcd_copy();
 8000da0:	f7ff ff66 	bl	8000c70 <lcd_copy>
			HAL_Delay(50);
 8000da4:	2032      	movs	r0, #50	; 0x32
 8000da6:	f000 fe8f 	bl	8001ac8 <HAL_Delay>
			deselect_item(currentMenuIndex);
 8000daa:	4b25      	ldr	r3, [pc, #148]	; (8000e40 <main+0x16c>)
 8000dac:	881b      	ldrh	r3, [r3, #0]
 8000dae:	b21b      	sxth	r3, r3
 8000db0:	4618      	mov	r0, r3
 8000db2:	f000 fac6 	bl	8001342 <deselect_item>
		}
		if (activeScreen == 11){
 8000db6:	4b1e      	ldr	r3, [pc, #120]	; (8000e30 <main+0x15c>)
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	2b0b      	cmp	r3, #11
 8000dbe:	d10d      	bne.n	8000ddc <main+0x108>
//			if (lastEncoderValue != htim2.Instance->CNT){
//				activeChannels += (lastEncoderValue - htim2.Instance->CNT)/2;
//			}
			update_channels_value(activeChannels, rgb565(120, 120, 120));
 8000dc0:	4b20      	ldr	r3, [pc, #128]	; (8000e44 <main+0x170>)
 8000dc2:	f993 3000 	ldrsb.w	r3, [r3]
 8000dc6:	b2dc      	uxtb	r4, r3
 8000dc8:	2278      	movs	r2, #120	; 0x78
 8000dca:	2178      	movs	r1, #120	; 0x78
 8000dcc:	2078      	movs	r0, #120	; 0x78
 8000dce:	f004 fe49 	bl	8005a64 <rgb565>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4620      	mov	r0, r4
 8000dd8:	f000 f9ce 	bl	8001178 <update_channels_value>
//			lastEncoderValue = htim2.Instance->CNT;
		}
		snprintf(debug_text, 25, "MENU:%u | active:%d", currentMenuIndex, activeScreen);
 8000ddc:	4b18      	ldr	r3, [pc, #96]	; (8000e40 <main+0x16c>)
 8000dde:	881b      	ldrh	r3, [r3, #0]
 8000de0:	b21b      	sxth	r3, r3
 8000de2:	461a      	mov	r2, r3
 8000de4:	4b12      	ldr	r3, [pc, #72]	; (8000e30 <main+0x15c>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	9300      	str	r3, [sp, #0]
 8000dec:	4613      	mov	r3, r2
 8000dee:	4a16      	ldr	r2, [pc, #88]	; (8000e48 <main+0x174>)
 8000df0:	2119      	movs	r1, #25
 8000df2:	4816      	ldr	r0, [pc, #88]	; (8000e4c <main+0x178>)
 8000df4:	f004 ff64 	bl	8005cc0 <sniprintf>
		hagl_put_text(debug_text, 10, 145, rgb565(245, 245, 255), font6x9);
 8000df8:	22ff      	movs	r2, #255	; 0xff
 8000dfa:	21f5      	movs	r1, #245	; 0xf5
 8000dfc:	20f5      	movs	r0, #245	; 0xf5
 8000dfe:	f004 fe31 	bl	8005a64 <rgb565>
 8000e02:	4603      	mov	r3, r0
 8000e04:	461a      	mov	r2, r3
 8000e06:	4b12      	ldr	r3, [pc, #72]	; (8000e50 <main+0x17c>)
 8000e08:	9300      	str	r3, [sp, #0]
 8000e0a:	4613      	mov	r3, r2
 8000e0c:	2291      	movs	r2, #145	; 0x91
 8000e0e:	210a      	movs	r1, #10
 8000e10:	480e      	ldr	r0, [pc, #56]	; (8000e4c <main+0x178>)
 8000e12:	f004 fbdd 	bl	80055d0 <hagl_put_text>
		lcd_copy();
 8000e16:	f7ff ff2b 	bl	8000c70 <lcd_copy>
		HAL_Delay(500);
 8000e1a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e1e:	f000 fe53 	bl	8001ac8 <HAL_Delay>
		if (activeScreen == 0) {
 8000e22:	e77b      	b.n	8000d1c <main+0x48>
 8000e24:	2000a1ac 	.word	0x2000a1ac
 8000e28:	2000a0b0 	.word	0x2000a0b0
 8000e2c:	2000a31c 	.word	0x2000a31c
 8000e30:	2000a09c 	.word	0x2000a09c
 8000e34:	2000a09d 	.word	0x2000a09d
 8000e38:	2000a09a 	.word	0x2000a09a
 8000e3c:	2000a09e 	.word	0x2000a09e
 8000e40:	2000a098 	.word	0x2000a098
 8000e44:	20000000 	.word	0x20000000
 8000e48:	080063c8 	.word	0x080063c8
 8000e4c:	2000a1c0 	.word	0x2000a1c0
 8000e50:	080064e4 	.word	0x080064e4

08000e54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b094      	sub	sp, #80	; 0x50
 8000e58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e5a:	f107 0320 	add.w	r3, r7, #32
 8000e5e:	2230      	movs	r2, #48	; 0x30
 8000e60:	2100      	movs	r1, #0
 8000e62:	4618      	mov	r0, r3
 8000e64:	f004 fe6a 	bl	8005b3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e68:	f107 030c 	add.w	r3, r7, #12
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]
 8000e70:	605a      	str	r2, [r3, #4]
 8000e72:	609a      	str	r2, [r3, #8]
 8000e74:	60da      	str	r2, [r3, #12]
 8000e76:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e78:	2300      	movs	r3, #0
 8000e7a:	60bb      	str	r3, [r7, #8]
 8000e7c:	4b29      	ldr	r3, [pc, #164]	; (8000f24 <SystemClock_Config+0xd0>)
 8000e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e80:	4a28      	ldr	r2, [pc, #160]	; (8000f24 <SystemClock_Config+0xd0>)
 8000e82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e86:	6413      	str	r3, [r2, #64]	; 0x40
 8000e88:	4b26      	ldr	r3, [pc, #152]	; (8000f24 <SystemClock_Config+0xd0>)
 8000e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e90:	60bb      	str	r3, [r7, #8]
 8000e92:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000e94:	2300      	movs	r3, #0
 8000e96:	607b      	str	r3, [r7, #4]
 8000e98:	4b23      	ldr	r3, [pc, #140]	; (8000f28 <SystemClock_Config+0xd4>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ea0:	4a21      	ldr	r2, [pc, #132]	; (8000f28 <SystemClock_Config+0xd4>)
 8000ea2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ea6:	6013      	str	r3, [r2, #0]
 8000ea8:	4b1f      	ldr	r3, [pc, #124]	; (8000f28 <SystemClock_Config+0xd4>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000eb0:	607b      	str	r3, [r7, #4]
 8000eb2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000eb4:	230a      	movs	r3, #10
 8000eb6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ebc:	2310      	movs	r3, #16
 8000ebe:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ecc:	2308      	movs	r3, #8
 8000ece:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000ed0:	2354      	movs	r3, #84	; 0x54
 8000ed2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ed8:	2304      	movs	r3, #4
 8000eda:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000edc:	f107 0320 	add.w	r3, r7, #32
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f002 f99b 	bl	800321c <HAL_RCC_OscConfig>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000eec:	f000 f898 	bl	8001020 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ef0:	230f      	movs	r3, #15
 8000ef2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000efc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f00:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f06:	f107 030c 	add.w	r3, r7, #12
 8000f0a:	2102      	movs	r1, #2
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f002 fbfd 	bl	800370c <HAL_RCC_ClockConfig>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000f18:	f000 f882 	bl	8001020 <Error_Handler>
  }
}
 8000f1c:	bf00      	nop
 8000f1e:	3750      	adds	r7, #80	; 0x50
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	40023800 	.word	0x40023800
 8000f28:	40007000 	.word	0x40007000

08000f2c <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi1) {
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	4a04      	ldr	r2, [pc, #16]	; (8000f48 <HAL_SPI_TxCpltCallback+0x1c>)
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d101      	bne.n	8000f40 <HAL_SPI_TxCpltCallback+0x14>
		lcd_transfer_done();
 8000f3c:	f7ff febe 	bl	8000cbc <lcd_transfer_done>
	}
}
 8000f40:	bf00      	nop
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	2000a264 	.word	0x2000a264

08000f4c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == ENC_BTN_Pin) {
 8000f56:	88fb      	ldrh	r3, [r7, #6]
 8000f58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f5c:	d146      	bne.n	8000fec <HAL_GPIO_EXTI_Callback+0xa0>
		while (HAL_GPIO_ReadPin(ENC_BTN_GPIO_Port, ENC_BTN_Pin)== GPIO_PIN_RESET){
 8000f5e:	bf00      	nop
 8000f60:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f64:	4826      	ldr	r0, [pc, #152]	; (8001000 <HAL_GPIO_EXTI_Callback+0xb4>)
 8000f66:	f001 ffcb 	bl	8002f00 <HAL_GPIO_ReadPin>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d0f7      	beq.n	8000f60 <HAL_GPIO_EXTI_Callback+0x14>

		}
		HAL_Delay(50); //basic debounce
 8000f70:	2032      	movs	r0, #50	; 0x32
 8000f72:	f000 fda9 	bl	8001ac8 <HAL_Delay>
		switch (activeScreen) {
 8000f76:	4b23      	ldr	r3, [pc, #140]	; (8001004 <HAL_GPIO_EXTI_Callback+0xb8>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	2b0b      	cmp	r3, #11
 8000f7e:	d026      	beq.n	8000fce <HAL_GPIO_EXTI_Callback+0x82>
 8000f80:	2b0b      	cmp	r3, #11
 8000f82:	dc35      	bgt.n	8000ff0 <HAL_GPIO_EXTI_Callback+0xa4>
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d002      	beq.n	8000f8e <HAL_GPIO_EXTI_Callback+0x42>
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d007      	beq.n	8000f9c <HAL_GPIO_EXTI_Callback+0x50>
			case 11:
				htim2.Instance->CNT = 1000;
				lastEncoderValue = htim2.Instance->CNT;
				activeScreen = 1;
			default:
				break;
 8000f8c:	e030      	b.n	8000ff0 <HAL_GPIO_EXTI_Callback+0xa4>
				menuWindowFlag = 0;
 8000f8e:	4b1e      	ldr	r3, [pc, #120]	; (8001008 <HAL_GPIO_EXTI_Callback+0xbc>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	701a      	strb	r2, [r3, #0]
				activeScreen = 1;
 8000f94:	4b1b      	ldr	r3, [pc, #108]	; (8001004 <HAL_GPIO_EXTI_Callback+0xb8>)
 8000f96:	2201      	movs	r2, #1
 8000f98:	701a      	strb	r2, [r3, #0]
				break;
 8000f9a:	e02c      	b.n	8000ff6 <HAL_GPIO_EXTI_Callback+0xaa>
				if (currentMenuIndex == menuMaxIndex - 1) {
 8000f9c:	4b1b      	ldr	r3, [pc, #108]	; (800100c <HAL_GPIO_EXTI_Callback+0xc0>)
 8000f9e:	881b      	ldrh	r3, [r3, #0]
 8000fa0:	b21b      	sxth	r3, r3
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	4b1a      	ldr	r3, [pc, #104]	; (8001010 <HAL_GPIO_EXTI_Callback+0xc4>)
 8000fa6:	881b      	ldrh	r3, [r3, #0]
 8000fa8:	b21b      	sxth	r3, r3
 8000faa:	3b01      	subs	r3, #1
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d105      	bne.n	8000fbc <HAL_GPIO_EXTI_Callback+0x70>
					sensorWindowFlag = 0;
 8000fb0:	4b18      	ldr	r3, [pc, #96]	; (8001014 <HAL_GPIO_EXTI_Callback+0xc8>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	701a      	strb	r2, [r3, #0]
					activeScreen = 0;
 8000fb6:	4b13      	ldr	r3, [pc, #76]	; (8001004 <HAL_GPIO_EXTI_Callback+0xb8>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	701a      	strb	r2, [r3, #0]
				if (currentMenuIndex == 0){
 8000fbc:	4b13      	ldr	r3, [pc, #76]	; (800100c <HAL_GPIO_EXTI_Callback+0xc0>)
 8000fbe:	881b      	ldrh	r3, [r3, #0]
 8000fc0:	b21b      	sxth	r3, r3
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d116      	bne.n	8000ff4 <HAL_GPIO_EXTI_Callback+0xa8>
					activeScreen = 11;
 8000fc6:	4b0f      	ldr	r3, [pc, #60]	; (8001004 <HAL_GPIO_EXTI_Callback+0xb8>)
 8000fc8:	220b      	movs	r2, #11
 8000fca:	701a      	strb	r2, [r3, #0]
				break;
 8000fcc:	e012      	b.n	8000ff4 <HAL_GPIO_EXTI_Callback+0xa8>
				htim2.Instance->CNT = 1000;
 8000fce:	4b12      	ldr	r3, [pc, #72]	; (8001018 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fd6:	625a      	str	r2, [r3, #36]	; 0x24
				lastEncoderValue = htim2.Instance->CNT;
 8000fd8:	4b0f      	ldr	r3, [pc, #60]	; (8001018 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fde:	b29a      	uxth	r2, r3
 8000fe0:	4b0e      	ldr	r3, [pc, #56]	; (800101c <HAL_GPIO_EXTI_Callback+0xd0>)
 8000fe2:	801a      	strh	r2, [r3, #0]
				activeScreen = 1;
 8000fe4:	4b07      	ldr	r3, [pc, #28]	; (8001004 <HAL_GPIO_EXTI_Callback+0xb8>)
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	701a      	strb	r2, [r3, #0]
				break;
 8000fea:	e001      	b.n	8000ff0 <HAL_GPIO_EXTI_Callback+0xa4>
//				activeScreen = 0;
//			}
//
//
//		}
	}
 8000fec:	bf00      	nop
 8000fee:	e002      	b.n	8000ff6 <HAL_GPIO_EXTI_Callback+0xaa>
				break;
 8000ff0:	bf00      	nop
 8000ff2:	e000      	b.n	8000ff6 <HAL_GPIO_EXTI_Callback+0xaa>
				break;
 8000ff4:	bf00      	nop
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40020400 	.word	0x40020400
 8001004:	2000a09c 	.word	0x2000a09c
 8001008:	2000a09e 	.word	0x2000a09e
 800100c:	2000a098 	.word	0x2000a098
 8001010:	2000a09a 	.word	0x2000a09a
 8001014:	2000a09d 	.word	0x2000a09d
 8001018:	2000a31c 	.word	0x2000a31c
 800101c:	2000a1bc 	.word	0x2000a1bc

08001020 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001024:	b672      	cpsid	i
}
 8001026:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001028:	e7fe      	b.n	8001028 <Error_Handler+0x8>
	...

0800102c <show_menu_window>:
char text_to_parse[16];
static uint16_t ch_buffer[2];
static uint16_t os_buffer[2];


void show_menu_window() {
 800102c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001030:	b085      	sub	sp, #20
 8001032:	af02      	add	r7, sp, #8
	hagl_clear_screen();
 8001034:	f004 fb52 	bl	80056dc <hagl_clear_screen>

	for (int i = 0; i < 5; ++i) {
 8001038:	2300      	movs	r3, #0
 800103a:	607b      	str	r3, [r7, #4]
 800103c:	e028      	b.n	8001090 <show_menu_window+0x64>
		hagl_draw_rounded_rectangle(i, i, LCD_WIDTH - i, LCD_HEIGHT - i,
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	b21d      	sxth	r5, r3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	b21e      	sxth	r6, r3
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	b29b      	uxth	r3, r3
 800104a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800104e:	b29b      	uxth	r3, r3
 8001050:	fa0f f883 	sxth.w	r8, r3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	b29b      	uxth	r3, r3
 8001058:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 800105c:	b29b      	uxth	r3, r3
 800105e:	fa0f f983 	sxth.w	r9, r3
				5 - i, rgb565(255, 0, 0));
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	b29b      	uxth	r3, r3
 8001066:	f1c3 0305 	rsb	r3, r3, #5
 800106a:	b29b      	uxth	r3, r3
		hagl_draw_rounded_rectangle(i, i, LCD_WIDTH - i, LCD_HEIGHT - i,
 800106c:	b21c      	sxth	r4, r3
 800106e:	2200      	movs	r2, #0
 8001070:	2100      	movs	r1, #0
 8001072:	20ff      	movs	r0, #255	; 0xff
 8001074:	f004 fcf6 	bl	8005a64 <rgb565>
 8001078:	4603      	mov	r3, r0
 800107a:	9301      	str	r3, [sp, #4]
 800107c:	9400      	str	r4, [sp, #0]
 800107e:	464b      	mov	r3, r9
 8001080:	4642      	mov	r2, r8
 8001082:	4631      	mov	r1, r6
 8001084:	4628      	mov	r0, r5
 8001086:	f004 fb53 	bl	8005730 <hagl_draw_rounded_rectangle>
	for (int i = 0; i < 5; ++i) {
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	3301      	adds	r3, #1
 800108e:	607b      	str	r3, [r7, #4]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2b04      	cmp	r3, #4
 8001094:	ddd3      	ble.n	800103e <show_menu_window+0x12>
	}
	hagl_put_text("USTAWIENIA", 10, 10, rgb565(255, 0, 0), font6x9);
 8001096:	2200      	movs	r2, #0
 8001098:	2100      	movs	r1, #0
 800109a:	20ff      	movs	r0, #255	; 0xff
 800109c:	f004 fce2 	bl	8005a64 <rgb565>
 80010a0:	4603      	mov	r3, r0
 80010a2:	461a      	mov	r2, r3
 80010a4:	4b2c      	ldr	r3, [pc, #176]	; (8001158 <show_menu_window+0x12c>)
 80010a6:	9300      	str	r3, [sp, #0]
 80010a8:	4613      	mov	r3, r2
 80010aa:	220a      	movs	r2, #10
 80010ac:	210a      	movs	r1, #10
 80010ae:	482b      	ldr	r0, [pc, #172]	; (800115c <show_menu_window+0x130>)
 80010b0:	f004 fa8e 	bl	80055d0 <hagl_put_text>
	hagl_put_text("Ilosc kanalow:", 10, 30, rgb565(0, 102, 204), font5x7);
 80010b4:	22cc      	movs	r2, #204	; 0xcc
 80010b6:	2166      	movs	r1, #102	; 0x66
 80010b8:	2000      	movs	r0, #0
 80010ba:	f004 fcd3 	bl	8005a64 <rgb565>
 80010be:	4603      	mov	r3, r0
 80010c0:	461a      	mov	r2, r3
 80010c2:	4b27      	ldr	r3, [pc, #156]	; (8001160 <show_menu_window+0x134>)
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	4613      	mov	r3, r2
 80010c8:	221e      	movs	r2, #30
 80010ca:	210a      	movs	r1, #10
 80010cc:	4825      	ldr	r0, [pc, #148]	; (8001164 <show_menu_window+0x138>)
 80010ce:	f004 fa7f 	bl	80055d0 <hagl_put_text>
	hagl_put_text("Oversampling:", 10, 50, rgb565(0, 102, 204), font5x7);
 80010d2:	22cc      	movs	r2, #204	; 0xcc
 80010d4:	2166      	movs	r1, #102	; 0x66
 80010d6:	2000      	movs	r0, #0
 80010d8:	f004 fcc4 	bl	8005a64 <rgb565>
 80010dc:	4603      	mov	r3, r0
 80010de:	461a      	mov	r2, r3
 80010e0:	4b1f      	ldr	r3, [pc, #124]	; (8001160 <show_menu_window+0x134>)
 80010e2:	9300      	str	r3, [sp, #0]
 80010e4:	4613      	mov	r3, r2
 80010e6:	2232      	movs	r2, #50	; 0x32
 80010e8:	210a      	movs	r1, #10
 80010ea:	481f      	ldr	r0, [pc, #124]	; (8001168 <show_menu_window+0x13c>)
 80010ec:	f004 fa70 	bl	80055d0 <hagl_put_text>
	hagl_put_text("Kalibracja", 10, 70, rgb565(0, 102, 204), font5x7);
 80010f0:	22cc      	movs	r2, #204	; 0xcc
 80010f2:	2166      	movs	r1, #102	; 0x66
 80010f4:	2000      	movs	r0, #0
 80010f6:	f004 fcb5 	bl	8005a64 <rgb565>
 80010fa:	4603      	mov	r3, r0
 80010fc:	461a      	mov	r2, r3
 80010fe:	4b18      	ldr	r3, [pc, #96]	; (8001160 <show_menu_window+0x134>)
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	4613      	mov	r3, r2
 8001104:	2246      	movs	r2, #70	; 0x46
 8001106:	210a      	movs	r1, #10
 8001108:	4818      	ldr	r0, [pc, #96]	; (800116c <show_menu_window+0x140>)
 800110a:	f004 fa61 	bl	80055d0 <hagl_put_text>
	hagl_put_text("Inne", 10, 90, rgb565(0, 102, 204), font5x7);
 800110e:	22cc      	movs	r2, #204	; 0xcc
 8001110:	2166      	movs	r1, #102	; 0x66
 8001112:	2000      	movs	r0, #0
 8001114:	f004 fca6 	bl	8005a64 <rgb565>
 8001118:	4603      	mov	r3, r0
 800111a:	461a      	mov	r2, r3
 800111c:	4b10      	ldr	r3, [pc, #64]	; (8001160 <show_menu_window+0x134>)
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	4613      	mov	r3, r2
 8001122:	225a      	movs	r2, #90	; 0x5a
 8001124:	210a      	movs	r1, #10
 8001126:	4812      	ldr	r0, [pc, #72]	; (8001170 <show_menu_window+0x144>)
 8001128:	f004 fa52 	bl	80055d0 <hagl_put_text>
	hagl_put_text("Powrot", 10, 110, rgb565(102, 255, 102), font5x7);
 800112c:	2266      	movs	r2, #102	; 0x66
 800112e:	21ff      	movs	r1, #255	; 0xff
 8001130:	2066      	movs	r0, #102	; 0x66
 8001132:	f004 fc97 	bl	8005a64 <rgb565>
 8001136:	4603      	mov	r3, r0
 8001138:	461a      	mov	r2, r3
 800113a:	4b09      	ldr	r3, [pc, #36]	; (8001160 <show_menu_window+0x134>)
 800113c:	9300      	str	r3, [sp, #0]
 800113e:	4613      	mov	r3, r2
 8001140:	226e      	movs	r2, #110	; 0x6e
 8001142:	210a      	movs	r1, #10
 8001144:	480b      	ldr	r0, [pc, #44]	; (8001174 <show_menu_window+0x148>)
 8001146:	f004 fa43 	bl	80055d0 <hagl_put_text>
	lcd_copy();
 800114a:	f7ff fd91 	bl	8000c70 <lcd_copy>
}
 800114e:	bf00      	nop
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001158:	0800949c 	.word	0x0800949c
 800115c:	080063dc 	.word	0x080063dc
 8001160:	0800c454 	.word	0x0800c454
 8001164:	080063e8 	.word	0x080063e8
 8001168:	080063f8 	.word	0x080063f8
 800116c:	08006408 	.word	0x08006408
 8001170:	08006414 	.word	0x08006414
 8001174:	0800641c 	.word	0x0800641c

08001178 <update_channels_value>:

void update_channels_value(uint8_t activeChannels, uint16_t color){
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af02      	add	r7, sp, #8
 800117e:	4603      	mov	r3, r0
 8001180:	460a      	mov	r2, r1
 8001182:	71fb      	strb	r3, [r7, #7]
 8001184:	4613      	mov	r3, r2
 8001186:	80bb      	strh	r3, [r7, #4]
	snprintf(ch_buffer, 2, "%u", activeChannels);
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	4a09      	ldr	r2, [pc, #36]	; (80011b0 <update_channels_value+0x38>)
 800118c:	2102      	movs	r1, #2
 800118e:	4809      	ldr	r0, [pc, #36]	; (80011b4 <update_channels_value+0x3c>)
 8001190:	f004 fd96 	bl	8005cc0 <sniprintf>
	hagl_put_text(ch_buffer, 90, 30, color, font5x7);
 8001194:	88bb      	ldrh	r3, [r7, #4]
 8001196:	4a08      	ldr	r2, [pc, #32]	; (80011b8 <update_channels_value+0x40>)
 8001198:	9200      	str	r2, [sp, #0]
 800119a:	221e      	movs	r2, #30
 800119c:	215a      	movs	r1, #90	; 0x5a
 800119e:	4805      	ldr	r0, [pc, #20]	; (80011b4 <update_channels_value+0x3c>)
 80011a0:	f004 fa16 	bl	80055d0 <hagl_put_text>
	lcd_copy();
 80011a4:	f7ff fd64 	bl	8000c70 <lcd_copy>
}
 80011a8:	bf00      	nop
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	08006424 	.word	0x08006424
 80011b4:	2000a0a0 	.word	0x2000a0a0
 80011b8:	0800c454 	.word	0x0800c454

080011bc <show_sensor_window>:


void show_sensor_window() {
 80011bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80011c0:	b085      	sub	sp, #20
 80011c2:	af02      	add	r7, sp, #8
	hagl_clear_screen();
 80011c4:	f004 fa8a 	bl	80056dc <hagl_clear_screen>
	for (int i = 0; i < 5; ++i) {
 80011c8:	2300      	movs	r3, #0
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	e028      	b.n	8001220 <show_sensor_window+0x64>
		hagl_draw_rounded_rectangle(i, i, LCD_WIDTH - i, LCD_HEIGHT - i,
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	b21d      	sxth	r5, r3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	b21e      	sxth	r6, r3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	b29b      	uxth	r3, r3
 80011da:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80011de:	b29b      	uxth	r3, r3
 80011e0:	fa0f f883 	sxth.w	r8, r3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	fa0f f983 	sxth.w	r9, r3
				5 - i, rgb565(0, 51, 102));
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	b29b      	uxth	r3, r3
 80011f6:	f1c3 0305 	rsb	r3, r3, #5
 80011fa:	b29b      	uxth	r3, r3
		hagl_draw_rounded_rectangle(i, i, LCD_WIDTH - i, LCD_HEIGHT - i,
 80011fc:	b21c      	sxth	r4, r3
 80011fe:	2266      	movs	r2, #102	; 0x66
 8001200:	2133      	movs	r1, #51	; 0x33
 8001202:	2000      	movs	r0, #0
 8001204:	f004 fc2e 	bl	8005a64 <rgb565>
 8001208:	4603      	mov	r3, r0
 800120a:	9301      	str	r3, [sp, #4]
 800120c:	9400      	str	r4, [sp, #0]
 800120e:	464b      	mov	r3, r9
 8001210:	4642      	mov	r2, r8
 8001212:	4631      	mov	r1, r6
 8001214:	4628      	mov	r0, r5
 8001216:	f004 fa8b 	bl	8005730 <hagl_draw_rounded_rectangle>
	for (int i = 0; i < 5; ++i) {
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	3301      	adds	r3, #1
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b04      	cmp	r3, #4
 8001224:	ddd3      	ble.n	80011ce <show_sensor_window+0x12>
	}
	hagl_put_text("DANE Z CZUJNIKOW", 10, 10, rgb565(15, 127, 225), font6x9);
 8001226:	22e1      	movs	r2, #225	; 0xe1
 8001228:	217f      	movs	r1, #127	; 0x7f
 800122a:	200f      	movs	r0, #15
 800122c:	f004 fc1a 	bl	8005a64 <rgb565>
 8001230:	4603      	mov	r3, r0
 8001232:	461a      	mov	r2, r3
 8001234:	4b07      	ldr	r3, [pc, #28]	; (8001254 <show_sensor_window+0x98>)
 8001236:	9300      	str	r3, [sp, #0]
 8001238:	4613      	mov	r3, r2
 800123a:	220a      	movs	r2, #10
 800123c:	210a      	movs	r1, #10
 800123e:	4806      	ldr	r0, [pc, #24]	; (8001258 <show_sensor_window+0x9c>)
 8001240:	f004 f9c6 	bl	80055d0 <hagl_put_text>
	lcd_copy();
 8001244:	f7ff fd14 	bl	8000c70 <lcd_copy>
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001252:	bf00      	nop
 8001254:	0800949c 	.word	0x0800949c
 8001258:	08006428 	.word	0x08006428

0800125c <show_sensor_data>:


void show_sensor_data(uint16_t sensor_data[]) {
 800125c:	b590      	push	{r4, r7, lr}
 800125e:	b087      	sub	sp, #28
 8001260:	af02      	add	r7, sp, #8
 8001262:	6078      	str	r0, [r7, #4]
//	show_sensor_window();
	hagl_fill_rectangle(7, 27, LCD_WIDTH-7, LCD_HEIGHT-7, rgb565(0, 0, 0));
 8001264:	2200      	movs	r2, #0
 8001266:	2100      	movs	r1, #0
 8001268:	2000      	movs	r0, #0
 800126a:	f004 fbfb 	bl	8005a64 <rgb565>
 800126e:	4603      	mov	r3, r0
 8001270:	9300      	str	r3, [sp, #0]
 8001272:	2399      	movs	r3, #153	; 0x99
 8001274:	2279      	movs	r2, #121	; 0x79
 8001276:	211b      	movs	r1, #27
 8001278:	2007      	movs	r0, #7
 800127a:	f004 f80f 	bl	800529c <hagl_fill_rectangle>
	for (int var = 0; var < 8; ++var) {
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	e026      	b.n	80012d2 <show_sensor_data+0x76>
		snprintf(text_to_parse, 16, "Kanal %u: \t\t%u", var,	sensor_data[var]);
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	4413      	add	r3, r2
 800128c:	881b      	ldrh	r3, [r3, #0]
 800128e:	9300      	str	r3, [sp, #0]
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	4a14      	ldr	r2, [pc, #80]	; (80012e4 <show_sensor_data+0x88>)
 8001294:	2110      	movs	r1, #16
 8001296:	4814      	ldr	r0, [pc, #80]	; (80012e8 <show_sensor_data+0x8c>)
 8001298:	f004 fd12 	bl	8005cc0 <sniprintf>
		hagl_put_text(text_to_parse, 10, 30 + var * 15, rgb565(15, 127, 225), font5x7);
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	b29b      	uxth	r3, r3
 80012a0:	461a      	mov	r2, r3
 80012a2:	0112      	lsls	r2, r2, #4
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	b29b      	uxth	r3, r3
 80012a8:	331e      	adds	r3, #30
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	b21c      	sxth	r4, r3
 80012ae:	22e1      	movs	r2, #225	; 0xe1
 80012b0:	217f      	movs	r1, #127	; 0x7f
 80012b2:	200f      	movs	r0, #15
 80012b4:	f004 fbd6 	bl	8005a64 <rgb565>
 80012b8:	4603      	mov	r3, r0
 80012ba:	461a      	mov	r2, r3
 80012bc:	4b0b      	ldr	r3, [pc, #44]	; (80012ec <show_sensor_data+0x90>)
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	4613      	mov	r3, r2
 80012c2:	4622      	mov	r2, r4
 80012c4:	210a      	movs	r1, #10
 80012c6:	4808      	ldr	r0, [pc, #32]	; (80012e8 <show_sensor_data+0x8c>)
 80012c8:	f004 f982 	bl	80055d0 <hagl_put_text>
	for (int var = 0; var < 8; ++var) {
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	3301      	adds	r3, #1
 80012d0:	60fb      	str	r3, [r7, #12]
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	2b07      	cmp	r3, #7
 80012d6:	ddd5      	ble.n	8001284 <show_sensor_data+0x28>
	}
	lcd_copy();
 80012d8:	f7ff fcca 	bl	8000c70 <lcd_copy>
}
 80012dc:	bf00      	nop
 80012de:	3714      	adds	r7, #20
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd90      	pop	{r4, r7, pc}
 80012e4:	0800643c 	.word	0x0800643c
 80012e8:	2000a1dc 	.word	0x2000a1dc
 80012ec:	0800c454 	.word	0x0800c454

080012f0 <select_item>:


void select_item(int index) {
 80012f0:	b5b0      	push	{r4, r5, r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af02      	add	r7, sp, #8
 80012f6:	6078      	str	r0, [r7, #4]
	hagl_draw_rectangle(8, 40 + 20 * index, 120, 25 + 20 * index,
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	461a      	mov	r2, r3
 80012fe:	0092      	lsls	r2, r2, #2
 8001300:	4413      	add	r3, r2
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	b29b      	uxth	r3, r3
 8001306:	3328      	adds	r3, #40	; 0x28
 8001308:	b29b      	uxth	r3, r3
 800130a:	b21c      	sxth	r4, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	b29b      	uxth	r3, r3
 8001310:	461a      	mov	r2, r3
 8001312:	0092      	lsls	r2, r2, #2
 8001314:	4413      	add	r3, r2
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	b29b      	uxth	r3, r3
 800131a:	3319      	adds	r3, #25
 800131c:	b29b      	uxth	r3, r3
 800131e:	b21d      	sxth	r5, r3
 8001320:	2200      	movs	r2, #0
 8001322:	21ff      	movs	r1, #255	; 0xff
 8001324:	20ff      	movs	r0, #255	; 0xff
 8001326:	f004 fb9d 	bl	8005a64 <rgb565>
 800132a:	4603      	mov	r3, r0
 800132c:	9300      	str	r3, [sp, #0]
 800132e:	462b      	mov	r3, r5
 8001330:	2278      	movs	r2, #120	; 0x78
 8001332:	4621      	mov	r1, r4
 8001334:	2008      	movs	r0, #8
 8001336:	f003 ff2b 	bl	8005190 <hagl_draw_rectangle>
			rgb565(255, 255, 0));
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bdb0      	pop	{r4, r5, r7, pc}

08001342 <deselect_item>:


void deselect_item(int index) {
 8001342:	b5b0      	push	{r4, r5, r7, lr}
 8001344:	b084      	sub	sp, #16
 8001346:	af02      	add	r7, sp, #8
 8001348:	6078      	str	r0, [r7, #4]
	hagl_draw_rectangle(8, 40 + 20 * index, 120, 25 + 20 * index,
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	b29b      	uxth	r3, r3
 800134e:	461a      	mov	r2, r3
 8001350:	0092      	lsls	r2, r2, #2
 8001352:	4413      	add	r3, r2
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	b29b      	uxth	r3, r3
 8001358:	3328      	adds	r3, #40	; 0x28
 800135a:	b29b      	uxth	r3, r3
 800135c:	b21c      	sxth	r4, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	b29b      	uxth	r3, r3
 8001362:	461a      	mov	r2, r3
 8001364:	0092      	lsls	r2, r2, #2
 8001366:	4413      	add	r3, r2
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	b29b      	uxth	r3, r3
 800136c:	3319      	adds	r3, #25
 800136e:	b29b      	uxth	r3, r3
 8001370:	b21d      	sxth	r5, r3
 8001372:	2200      	movs	r2, #0
 8001374:	2100      	movs	r1, #0
 8001376:	2000      	movs	r0, #0
 8001378:	f004 fb74 	bl	8005a64 <rgb565>
 800137c:	4603      	mov	r3, r0
 800137e:	9300      	str	r3, [sp, #0]
 8001380:	462b      	mov	r3, r5
 8001382:	2278      	movs	r2, #120	; 0x78
 8001384:	4621      	mov	r1, r4
 8001386:	2008      	movs	r0, #8
 8001388:	f003 ff02 	bl	8005190 <hagl_draw_rectangle>
			rgb565(0, 0, 0));
}
 800138c:	bf00      	nop
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bdb0      	pop	{r4, r5, r7, pc}

08001394 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001398:	4b0f      	ldr	r3, [pc, #60]	; (80013d8 <MX_RTC_Init+0x44>)
 800139a:	4a10      	ldr	r2, [pc, #64]	; (80013dc <MX_RTC_Init+0x48>)
 800139c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800139e:	4b0e      	ldr	r3, [pc, #56]	; (80013d8 <MX_RTC_Init+0x44>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80013a4:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <MX_RTC_Init+0x44>)
 80013a6:	227f      	movs	r2, #127	; 0x7f
 80013a8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80013aa:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <MX_RTC_Init+0x44>)
 80013ac:	22ff      	movs	r2, #255	; 0xff
 80013ae:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80013b0:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <MX_RTC_Init+0x44>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80013b6:	4b08      	ldr	r3, [pc, #32]	; (80013d8 <MX_RTC_Init+0x44>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80013bc:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <MX_RTC_Init+0x44>)
 80013be:	2200      	movs	r2, #0
 80013c0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80013c2:	4805      	ldr	r0, [pc, #20]	; (80013d8 <MX_RTC_Init+0x44>)
 80013c4:	f002 fc4c 	bl	8003c60 <HAL_RTC_Init>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80013ce:	f7ff fe27 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	2000a1ec 	.word	0x2000a1ec
 80013dc:	40002800 	.word	0x40002800

080013e0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b088      	sub	sp, #32
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013e8:	f107 030c 	add.w	r3, r7, #12
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]
  if(rtcHandle->Instance==RTC)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a0c      	ldr	r2, [pc, #48]	; (8001430 <HAL_RTC_MspInit+0x50>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d111      	bne.n	8001426 <HAL_RTC_MspInit+0x46>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001402:	2302      	movs	r3, #2
 8001404:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001406:	f44f 7300 	mov.w	r3, #512	; 0x200
 800140a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800140c:	f107 030c 	add.w	r3, r7, #12
 8001410:	4618      	mov	r0, r3
 8001412:	f002 fb37 	bl	8003a84 <HAL_RCCEx_PeriphCLKConfig>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800141c:	f7ff fe00 	bl	8001020 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001420:	4b04      	ldr	r3, [pc, #16]	; (8001434 <HAL_RTC_MspInit+0x54>)
 8001422:	2201      	movs	r2, #1
 8001424:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001426:	bf00      	nop
 8001428:	3720      	adds	r7, #32
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40002800 	.word	0x40002800
 8001434:	42470e3c 	.word	0x42470e3c

08001438 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800143c:	4b17      	ldr	r3, [pc, #92]	; (800149c <MX_SPI1_Init+0x64>)
 800143e:	4a18      	ldr	r2, [pc, #96]	; (80014a0 <MX_SPI1_Init+0x68>)
 8001440:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001442:	4b16      	ldr	r3, [pc, #88]	; (800149c <MX_SPI1_Init+0x64>)
 8001444:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001448:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800144a:	4b14      	ldr	r3, [pc, #80]	; (800149c <MX_SPI1_Init+0x64>)
 800144c:	2200      	movs	r2, #0
 800144e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001450:	4b12      	ldr	r3, [pc, #72]	; (800149c <MX_SPI1_Init+0x64>)
 8001452:	2200      	movs	r2, #0
 8001454:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001456:	4b11      	ldr	r3, [pc, #68]	; (800149c <MX_SPI1_Init+0x64>)
 8001458:	2200      	movs	r2, #0
 800145a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800145c:	4b0f      	ldr	r3, [pc, #60]	; (800149c <MX_SPI1_Init+0x64>)
 800145e:	2200      	movs	r2, #0
 8001460:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001462:	4b0e      	ldr	r3, [pc, #56]	; (800149c <MX_SPI1_Init+0x64>)
 8001464:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001468:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800146a:	4b0c      	ldr	r3, [pc, #48]	; (800149c <MX_SPI1_Init+0x64>)
 800146c:	2210      	movs	r2, #16
 800146e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001470:	4b0a      	ldr	r3, [pc, #40]	; (800149c <MX_SPI1_Init+0x64>)
 8001472:	2200      	movs	r2, #0
 8001474:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001476:	4b09      	ldr	r3, [pc, #36]	; (800149c <MX_SPI1_Init+0x64>)
 8001478:	2200      	movs	r2, #0
 800147a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800147c:	4b07      	ldr	r3, [pc, #28]	; (800149c <MX_SPI1_Init+0x64>)
 800147e:	2200      	movs	r2, #0
 8001480:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001482:	4b06      	ldr	r3, [pc, #24]	; (800149c <MX_SPI1_Init+0x64>)
 8001484:	220a      	movs	r2, #10
 8001486:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001488:	4804      	ldr	r0, [pc, #16]	; (800149c <MX_SPI1_Init+0x64>)
 800148a:	f002 fcce 	bl	8003e2a <HAL_SPI_Init>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001494:	f7ff fdc4 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001498:	bf00      	nop
 800149a:	bd80      	pop	{r7, pc}
 800149c:	2000a264 	.word	0x2000a264
 80014a0:	40013000 	.word	0x40013000

080014a4 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80014a8:	4b17      	ldr	r3, [pc, #92]	; (8001508 <MX_SPI2_Init+0x64>)
 80014aa:	4a18      	ldr	r2, [pc, #96]	; (800150c <MX_SPI2_Init+0x68>)
 80014ac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80014ae:	4b16      	ldr	r3, [pc, #88]	; (8001508 <MX_SPI2_Init+0x64>)
 80014b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014b4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80014b6:	4b14      	ldr	r3, [pc, #80]	; (8001508 <MX_SPI2_Init+0x64>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80014bc:	4b12      	ldr	r3, [pc, #72]	; (8001508 <MX_SPI2_Init+0x64>)
 80014be:	2200      	movs	r2, #0
 80014c0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014c2:	4b11      	ldr	r3, [pc, #68]	; (8001508 <MX_SPI2_Init+0x64>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <MX_SPI2_Init+0x64>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80014ce:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <MX_SPI2_Init+0x64>)
 80014d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014d4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80014d6:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <MX_SPI2_Init+0x64>)
 80014d8:	2200      	movs	r2, #0
 80014da:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014dc:	4b0a      	ldr	r3, [pc, #40]	; (8001508 <MX_SPI2_Init+0x64>)
 80014de:	2200      	movs	r2, #0
 80014e0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80014e2:	4b09      	ldr	r3, [pc, #36]	; (8001508 <MX_SPI2_Init+0x64>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014e8:	4b07      	ldr	r3, [pc, #28]	; (8001508 <MX_SPI2_Init+0x64>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80014ee:	4b06      	ldr	r3, [pc, #24]	; (8001508 <MX_SPI2_Init+0x64>)
 80014f0:	220a      	movs	r2, #10
 80014f2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80014f4:	4804      	ldr	r0, [pc, #16]	; (8001508 <MX_SPI2_Init+0x64>)
 80014f6:	f002 fc98 	bl	8003e2a <HAL_SPI_Init>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001500:	f7ff fd8e 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001504:	bf00      	nop
 8001506:	bd80      	pop	{r7, pc}
 8001508:	2000a20c 	.word	0x2000a20c
 800150c:	40003800 	.word	0x40003800

08001510 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08c      	sub	sp, #48	; 0x30
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001518:	f107 031c 	add.w	r3, r7, #28
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]
 8001522:	609a      	str	r2, [r3, #8]
 8001524:	60da      	str	r2, [r3, #12]
 8001526:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a58      	ldr	r2, [pc, #352]	; (8001690 <HAL_SPI_MspInit+0x180>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d178      	bne.n	8001624 <HAL_SPI_MspInit+0x114>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	61bb      	str	r3, [r7, #24]
 8001536:	4b57      	ldr	r3, [pc, #348]	; (8001694 <HAL_SPI_MspInit+0x184>)
 8001538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800153a:	4a56      	ldr	r2, [pc, #344]	; (8001694 <HAL_SPI_MspInit+0x184>)
 800153c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001540:	6453      	str	r3, [r2, #68]	; 0x44
 8001542:	4b54      	ldr	r3, [pc, #336]	; (8001694 <HAL_SPI_MspInit+0x184>)
 8001544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001546:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800154a:	61bb      	str	r3, [r7, #24]
 800154c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]
 8001552:	4b50      	ldr	r3, [pc, #320]	; (8001694 <HAL_SPI_MspInit+0x184>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001556:	4a4f      	ldr	r2, [pc, #316]	; (8001694 <HAL_SPI_MspInit+0x184>)
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	6313      	str	r3, [r2, #48]	; 0x30
 800155e:	4b4d      	ldr	r3, [pc, #308]	; (8001694 <HAL_SPI_MspInit+0x184>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	617b      	str	r3, [r7, #20]
 8001568:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800156a:	2300      	movs	r3, #0
 800156c:	613b      	str	r3, [r7, #16]
 800156e:	4b49      	ldr	r3, [pc, #292]	; (8001694 <HAL_SPI_MspInit+0x184>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001572:	4a48      	ldr	r2, [pc, #288]	; (8001694 <HAL_SPI_MspInit+0x184>)
 8001574:	f043 0302 	orr.w	r3, r3, #2
 8001578:	6313      	str	r3, [r2, #48]	; 0x30
 800157a:	4b46      	ldr	r3, [pc, #280]	; (8001694 <HAL_SPI_MspInit+0x184>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157e:	f003 0302 	and.w	r3, r3, #2
 8001582:	613b      	str	r3, [r7, #16]
 8001584:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001586:	2320      	movs	r3, #32
 8001588:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158a:	2302      	movs	r3, #2
 800158c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158e:	2300      	movs	r3, #0
 8001590:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001592:	2303      	movs	r3, #3
 8001594:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001596:	2305      	movs	r3, #5
 8001598:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159a:	f107 031c 	add.w	r3, r7, #28
 800159e:	4619      	mov	r1, r3
 80015a0:	483d      	ldr	r0, [pc, #244]	; (8001698 <HAL_SPI_MspInit+0x188>)
 80015a2:	f001 fb29 	bl	8002bf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80015a6:	2320      	movs	r3, #32
 80015a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015aa:	2302      	movs	r3, #2
 80015ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015b2:	2303      	movs	r3, #3
 80015b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80015b6:	2305      	movs	r3, #5
 80015b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ba:	f107 031c 	add.w	r3, r7, #28
 80015be:	4619      	mov	r1, r3
 80015c0:	4836      	ldr	r0, [pc, #216]	; (800169c <HAL_SPI_MspInit+0x18c>)
 80015c2:	f001 fb19 	bl	8002bf8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80015c6:	4b36      	ldr	r3, [pc, #216]	; (80016a0 <HAL_SPI_MspInit+0x190>)
 80015c8:	4a36      	ldr	r2, [pc, #216]	; (80016a4 <HAL_SPI_MspInit+0x194>)
 80015ca:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80015cc:	4b34      	ldr	r3, [pc, #208]	; (80016a0 <HAL_SPI_MspInit+0x190>)
 80015ce:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80015d2:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015d4:	4b32      	ldr	r3, [pc, #200]	; (80016a0 <HAL_SPI_MspInit+0x190>)
 80015d6:	2240      	movs	r2, #64	; 0x40
 80015d8:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015da:	4b31      	ldr	r3, [pc, #196]	; (80016a0 <HAL_SPI_MspInit+0x190>)
 80015dc:	2200      	movs	r2, #0
 80015de:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015e0:	4b2f      	ldr	r3, [pc, #188]	; (80016a0 <HAL_SPI_MspInit+0x190>)
 80015e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015e6:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015e8:	4b2d      	ldr	r3, [pc, #180]	; (80016a0 <HAL_SPI_MspInit+0x190>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015ee:	4b2c      	ldr	r3, [pc, #176]	; (80016a0 <HAL_SPI_MspInit+0x190>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80015f4:	4b2a      	ldr	r3, [pc, #168]	; (80016a0 <HAL_SPI_MspInit+0x190>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80015fa:	4b29      	ldr	r3, [pc, #164]	; (80016a0 <HAL_SPI_MspInit+0x190>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001600:	4b27      	ldr	r3, [pc, #156]	; (80016a0 <HAL_SPI_MspInit+0x190>)
 8001602:	2200      	movs	r2, #0
 8001604:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001606:	4826      	ldr	r0, [pc, #152]	; (80016a0 <HAL_SPI_MspInit+0x190>)
 8001608:	f000 ff86 	bl	8002518 <HAL_DMA_Init>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 8001612:	f7ff fd05 	bl	8001020 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4a21      	ldr	r2, [pc, #132]	; (80016a0 <HAL_SPI_MspInit+0x190>)
 800161a:	649a      	str	r2, [r3, #72]	; 0x48
 800161c:	4a20      	ldr	r2, [pc, #128]	; (80016a0 <HAL_SPI_MspInit+0x190>)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001622:	e031      	b.n	8001688 <HAL_SPI_MspInit+0x178>
  else if(spiHandle->Instance==SPI2)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a1f      	ldr	r2, [pc, #124]	; (80016a8 <HAL_SPI_MspInit+0x198>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d12c      	bne.n	8001688 <HAL_SPI_MspInit+0x178>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	60fb      	str	r3, [r7, #12]
 8001632:	4b18      	ldr	r3, [pc, #96]	; (8001694 <HAL_SPI_MspInit+0x184>)
 8001634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001636:	4a17      	ldr	r2, [pc, #92]	; (8001694 <HAL_SPI_MspInit+0x184>)
 8001638:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800163c:	6413      	str	r3, [r2, #64]	; 0x40
 800163e:	4b15      	ldr	r3, [pc, #84]	; (8001694 <HAL_SPI_MspInit+0x184>)
 8001640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001642:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	60bb      	str	r3, [r7, #8]
 800164e:	4b11      	ldr	r3, [pc, #68]	; (8001694 <HAL_SPI_MspInit+0x184>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	4a10      	ldr	r2, [pc, #64]	; (8001694 <HAL_SPI_MspInit+0x184>)
 8001654:	f043 0302 	orr.w	r3, r3, #2
 8001658:	6313      	str	r3, [r2, #48]	; 0x30
 800165a:	4b0e      	ldr	r3, [pc, #56]	; (8001694 <HAL_SPI_MspInit+0x184>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	f003 0302 	and.w	r3, r3, #2
 8001662:	60bb      	str	r3, [r7, #8]
 8001664:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 8001666:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 800166a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166c:	2302      	movs	r3, #2
 800166e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001670:	2300      	movs	r3, #0
 8001672:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001674:	2303      	movs	r3, #3
 8001676:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001678:	2305      	movs	r3, #5
 800167a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800167c:	f107 031c 	add.w	r3, r7, #28
 8001680:	4619      	mov	r1, r3
 8001682:	4806      	ldr	r0, [pc, #24]	; (800169c <HAL_SPI_MspInit+0x18c>)
 8001684:	f001 fab8 	bl	8002bf8 <HAL_GPIO_Init>
}
 8001688:	bf00      	nop
 800168a:	3730      	adds	r7, #48	; 0x30
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	40013000 	.word	0x40013000
 8001694:	40023800 	.word	0x40023800
 8001698:	40020000 	.word	0x40020000
 800169c:	40020400 	.word	0x40020400
 80016a0:	2000a2bc 	.word	0x2000a2bc
 80016a4:	40026458 	.word	0x40026458
 80016a8:	40003800 	.word	0x40003800

080016ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016b2:	2300      	movs	r3, #0
 80016b4:	607b      	str	r3, [r7, #4]
 80016b6:	4b10      	ldr	r3, [pc, #64]	; (80016f8 <HAL_MspInit+0x4c>)
 80016b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ba:	4a0f      	ldr	r2, [pc, #60]	; (80016f8 <HAL_MspInit+0x4c>)
 80016bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016c0:	6453      	str	r3, [r2, #68]	; 0x44
 80016c2:	4b0d      	ldr	r3, [pc, #52]	; (80016f8 <HAL_MspInit+0x4c>)
 80016c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016ca:	607b      	str	r3, [r7, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	603b      	str	r3, [r7, #0]
 80016d2:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <HAL_MspInit+0x4c>)
 80016d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d6:	4a08      	ldr	r2, [pc, #32]	; (80016f8 <HAL_MspInit+0x4c>)
 80016d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016dc:	6413      	str	r3, [r2, #64]	; 0x40
 80016de:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <HAL_MspInit+0x4c>)
 80016e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016e6:	603b      	str	r3, [r7, #0]
 80016e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ea:	bf00      	nop
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	40023800 	.word	0x40023800

080016fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001700:	e7fe      	b.n	8001700 <NMI_Handler+0x4>

08001702 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001702:	b480      	push	{r7}
 8001704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001706:	e7fe      	b.n	8001706 <HardFault_Handler+0x4>

08001708 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800170c:	e7fe      	b.n	800170c <MemManage_Handler+0x4>

0800170e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800170e:	b480      	push	{r7}
 8001710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001712:	e7fe      	b.n	8001712 <BusFault_Handler+0x4>

08001714 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001718:	e7fe      	b.n	8001718 <UsageFault_Handler+0x4>

0800171a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800171a:	b480      	push	{r7}
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800171e:	bf00      	nop
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800172c:	bf00      	nop
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001736:	b480      	push	{r7}
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001748:	f000 f99e 	bl	8001a88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800174c:	bf00      	nop
 800174e:	bd80      	pop	{r7, pc}

08001750 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001754:	2001      	movs	r0, #1
 8001756:	f001 fc05 	bl	8002f64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}

0800175e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001762:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001766:	f001 fbfd 	bl	8002f64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
	...

08001770 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001774:	4802      	ldr	r0, [pc, #8]	; (8001780 <DMA2_Stream3_IRQHandler+0x10>)
 8001776:	f000 ffd5 	bl	8002724 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	2000a2bc 	.word	0x2000a2bc

08001784 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800178c:	4a14      	ldr	r2, [pc, #80]	; (80017e0 <_sbrk+0x5c>)
 800178e:	4b15      	ldr	r3, [pc, #84]	; (80017e4 <_sbrk+0x60>)
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001798:	4b13      	ldr	r3, [pc, #76]	; (80017e8 <_sbrk+0x64>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d102      	bne.n	80017a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017a0:	4b11      	ldr	r3, [pc, #68]	; (80017e8 <_sbrk+0x64>)
 80017a2:	4a12      	ldr	r2, [pc, #72]	; (80017ec <_sbrk+0x68>)
 80017a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017a6:	4b10      	ldr	r3, [pc, #64]	; (80017e8 <_sbrk+0x64>)
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4413      	add	r3, r2
 80017ae:	693a      	ldr	r2, [r7, #16]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d207      	bcs.n	80017c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017b4:	f004 f988 	bl	8005ac8 <__errno>
 80017b8:	4603      	mov	r3, r0
 80017ba:	220c      	movs	r2, #12
 80017bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017be:	f04f 33ff 	mov.w	r3, #4294967295
 80017c2:	e009      	b.n	80017d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017c4:	4b08      	ldr	r3, [pc, #32]	; (80017e8 <_sbrk+0x64>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ca:	4b07      	ldr	r3, [pc, #28]	; (80017e8 <_sbrk+0x64>)
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4413      	add	r3, r2
 80017d2:	4a05      	ldr	r2, [pc, #20]	; (80017e8 <_sbrk+0x64>)
 80017d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017d6:	68fb      	ldr	r3, [r7, #12]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3718      	adds	r7, #24
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	20010000 	.word	0x20010000
 80017e4:	00002000 	.word	0x00002000
 80017e8:	2000a0a4 	.word	0x2000a0a4
 80017ec:	2000a378 	.word	0x2000a378

080017f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017f4:	4b08      	ldr	r3, [pc, #32]	; (8001818 <SystemInit+0x28>)
 80017f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017fa:	4a07      	ldr	r2, [pc, #28]	; (8001818 <SystemInit+0x28>)
 80017fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001800:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001804:	4b04      	ldr	r3, [pc, #16]	; (8001818 <SystemInit+0x28>)
 8001806:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800180a:	609a      	str	r2, [r3, #8]
#endif
}
 800180c:	bf00      	nop
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b08c      	sub	sp, #48	; 0x30
 8001820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001822:	f107 030c 	add.w	r3, r7, #12
 8001826:	2224      	movs	r2, #36	; 0x24
 8001828:	2100      	movs	r1, #0
 800182a:	4618      	mov	r0, r3
 800182c:	f004 f986 	bl	8005b3c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001830:	1d3b      	adds	r3, r7, #4
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]
 8001836:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001838:	4b21      	ldr	r3, [pc, #132]	; (80018c0 <MX_TIM2_Init+0xa4>)
 800183a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800183e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001840:	4b1f      	ldr	r3, [pc, #124]	; (80018c0 <MX_TIM2_Init+0xa4>)
 8001842:	2200      	movs	r2, #0
 8001844:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001846:	4b1e      	ldr	r3, [pc, #120]	; (80018c0 <MX_TIM2_Init+0xa4>)
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800184c:	4b1c      	ldr	r3, [pc, #112]	; (80018c0 <MX_TIM2_Init+0xa4>)
 800184e:	f04f 32ff 	mov.w	r2, #4294967295
 8001852:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001854:	4b1a      	ldr	r3, [pc, #104]	; (80018c0 <MX_TIM2_Init+0xa4>)
 8001856:	2200      	movs	r2, #0
 8001858:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800185a:	4b19      	ldr	r3, [pc, #100]	; (80018c0 <MX_TIM2_Init+0xa4>)
 800185c:	2200      	movs	r2, #0
 800185e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001860:	2303      	movs	r3, #3
 8001862:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001864:	2300      	movs	r3, #0
 8001866:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001868:	2301      	movs	r3, #1
 800186a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800186c:	2300      	movs	r3, #0
 800186e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001870:	230f      	movs	r3, #15
 8001872:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001874:	2300      	movs	r3, #0
 8001876:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001878:	2301      	movs	r3, #1
 800187a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800187c:	2300      	movs	r3, #0
 800187e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8001880:	230f      	movs	r3, #15
 8001882:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001884:	f107 030c 	add.w	r3, r7, #12
 8001888:	4619      	mov	r1, r3
 800188a:	480d      	ldr	r0, [pc, #52]	; (80018c0 <MX_TIM2_Init+0xa4>)
 800188c:	f002 fea8 	bl	80045e0 <HAL_TIM_Encoder_Init>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001896:	f7ff fbc3 	bl	8001020 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800189a:	2300      	movs	r3, #0
 800189c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800189e:	2300      	movs	r3, #0
 80018a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018a2:	1d3b      	adds	r3, r7, #4
 80018a4:	4619      	mov	r1, r3
 80018a6:	4806      	ldr	r0, [pc, #24]	; (80018c0 <MX_TIM2_Init+0xa4>)
 80018a8:	f003 f874 	bl	8004994 <HAL_TIMEx_MasterConfigSynchronization>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80018b2:	f7ff fbb5 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018b6:	bf00      	nop
 80018b8:	3730      	adds	r7, #48	; 0x30
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	2000a31c 	.word	0x2000a31c

080018c4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b08a      	sub	sp, #40	; 0x28
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	2200      	movs	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	605a      	str	r2, [r3, #4]
 80018d6:	609a      	str	r2, [r3, #8]
 80018d8:	60da      	str	r2, [r3, #12]
 80018da:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018e4:	d14a      	bne.n	800197c <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	613b      	str	r3, [r7, #16]
 80018ea:	4b26      	ldr	r3, [pc, #152]	; (8001984 <HAL_TIM_Encoder_MspInit+0xc0>)
 80018ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ee:	4a25      	ldr	r2, [pc, #148]	; (8001984 <HAL_TIM_Encoder_MspInit+0xc0>)
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	6413      	str	r3, [r2, #64]	; 0x40
 80018f6:	4b23      	ldr	r3, [pc, #140]	; (8001984 <HAL_TIM_Encoder_MspInit+0xc0>)
 80018f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	4b1f      	ldr	r3, [pc, #124]	; (8001984 <HAL_TIM_Encoder_MspInit+0xc0>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	4a1e      	ldr	r2, [pc, #120]	; (8001984 <HAL_TIM_Encoder_MspInit+0xc0>)
 800190c:	f043 0301 	orr.w	r3, r3, #1
 8001910:	6313      	str	r3, [r2, #48]	; 0x30
 8001912:	4b1c      	ldr	r3, [pc, #112]	; (8001984 <HAL_TIM_Encoder_MspInit+0xc0>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	60bb      	str	r3, [r7, #8]
 8001922:	4b18      	ldr	r3, [pc, #96]	; (8001984 <HAL_TIM_Encoder_MspInit+0xc0>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	4a17      	ldr	r2, [pc, #92]	; (8001984 <HAL_TIM_Encoder_MspInit+0xc0>)
 8001928:	f043 0302 	orr.w	r3, r3, #2
 800192c:	6313      	str	r3, [r2, #48]	; 0x30
 800192e:	4b15      	ldr	r3, [pc, #84]	; (8001984 <HAL_TIM_Encoder_MspInit+0xc0>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	f003 0302 	and.w	r3, r3, #2
 8001936:	60bb      	str	r3, [r7, #8]
 8001938:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800193a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800193e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001940:	2302      	movs	r3, #2
 8001942:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001944:	2300      	movs	r3, #0
 8001946:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001948:	2300      	movs	r3, #0
 800194a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800194c:	2301      	movs	r3, #1
 800194e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001950:	f107 0314 	add.w	r3, r7, #20
 8001954:	4619      	mov	r1, r3
 8001956:	480c      	ldr	r0, [pc, #48]	; (8001988 <HAL_TIM_Encoder_MspInit+0xc4>)
 8001958:	f001 f94e 	bl	8002bf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800195c:	2308      	movs	r3, #8
 800195e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001960:	2302      	movs	r3, #2
 8001962:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001968:	2300      	movs	r3, #0
 800196a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800196c:	2301      	movs	r3, #1
 800196e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001970:	f107 0314 	add.w	r3, r7, #20
 8001974:	4619      	mov	r1, r3
 8001976:	4805      	ldr	r0, [pc, #20]	; (800198c <HAL_TIM_Encoder_MspInit+0xc8>)
 8001978:	f001 f93e 	bl	8002bf8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800197c:	bf00      	nop
 800197e:	3728      	adds	r7, #40	; 0x28
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	40023800 	.word	0x40023800
 8001988:	40020000 	.word	0x40020000
 800198c:	40020400 	.word	0x40020400

08001990 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001990:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019c8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001994:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001996:	e003      	b.n	80019a0 <LoopCopyDataInit>

08001998 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001998:	4b0c      	ldr	r3, [pc, #48]	; (80019cc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800199a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800199c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800199e:	3104      	adds	r1, #4

080019a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80019a0:	480b      	ldr	r0, [pc, #44]	; (80019d0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80019a2:	4b0c      	ldr	r3, [pc, #48]	; (80019d4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80019a4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80019a6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80019a8:	d3f6      	bcc.n	8001998 <CopyDataInit>
  ldr  r2, =_sbss
 80019aa:	4a0b      	ldr	r2, [pc, #44]	; (80019d8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80019ac:	e002      	b.n	80019b4 <LoopFillZerobss>

080019ae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80019ae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80019b0:	f842 3b04 	str.w	r3, [r2], #4

080019b4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80019b4:	4b09      	ldr	r3, [pc, #36]	; (80019dc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80019b6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80019b8:	d3f9      	bcc.n	80019ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80019ba:	f7ff ff19 	bl	80017f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019be:	f004 f889 	bl	8005ad4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019c2:	f7ff f987 	bl	8000cd4 <main>
  bx  lr    
 80019c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019c8:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 80019cc:	0800fa20 	.word	0x0800fa20
  ldr  r0, =_sdata
 80019d0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80019d4:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 80019d8:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 80019dc:	2000a378 	.word	0x2000a378

080019e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019e0:	e7fe      	b.n	80019e0 <ADC_IRQHandler>
	...

080019e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019e8:	4b0e      	ldr	r3, [pc, #56]	; (8001a24 <HAL_Init+0x40>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a0d      	ldr	r2, [pc, #52]	; (8001a24 <HAL_Init+0x40>)
 80019ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019f4:	4b0b      	ldr	r3, [pc, #44]	; (8001a24 <HAL_Init+0x40>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a0a      	ldr	r2, [pc, #40]	; (8001a24 <HAL_Init+0x40>)
 80019fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a00:	4b08      	ldr	r3, [pc, #32]	; (8001a24 <HAL_Init+0x40>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a07      	ldr	r2, [pc, #28]	; (8001a24 <HAL_Init+0x40>)
 8001a06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a0c:	2003      	movs	r0, #3
 8001a0e:	f000 fd41 	bl	8002494 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a12:	2000      	movs	r0, #0
 8001a14:	f000 f808 	bl	8001a28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a18:	f7ff fe48 	bl	80016ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	40023c00 	.word	0x40023c00

08001a28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a30:	4b12      	ldr	r3, [pc, #72]	; (8001a7c <HAL_InitTick+0x54>)
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	4b12      	ldr	r3, [pc, #72]	; (8001a80 <HAL_InitTick+0x58>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	4619      	mov	r1, r3
 8001a3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a46:	4618      	mov	r0, r3
 8001a48:	f000 fd59 	bl	80024fe <HAL_SYSTICK_Config>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e00e      	b.n	8001a74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2b0f      	cmp	r3, #15
 8001a5a:	d80a      	bhi.n	8001a72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	6879      	ldr	r1, [r7, #4]
 8001a60:	f04f 30ff 	mov.w	r0, #4294967295
 8001a64:	f000 fd21 	bl	80024aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a68:	4a06      	ldr	r2, [pc, #24]	; (8001a84 <HAL_InitTick+0x5c>)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	e000      	b.n	8001a74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	20000004 	.word	0x20000004
 8001a80:	2000000c 	.word	0x2000000c
 8001a84:	20000008 	.word	0x20000008

08001a88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a8c:	4b06      	ldr	r3, [pc, #24]	; (8001aa8 <HAL_IncTick+0x20>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	461a      	mov	r2, r3
 8001a92:	4b06      	ldr	r3, [pc, #24]	; (8001aac <HAL_IncTick+0x24>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4413      	add	r3, r2
 8001a98:	4a04      	ldr	r2, [pc, #16]	; (8001aac <HAL_IncTick+0x24>)
 8001a9a:	6013      	str	r3, [r2, #0]
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	2000000c 	.word	0x2000000c
 8001aac:	2000a364 	.word	0x2000a364

08001ab0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ab4:	4b03      	ldr	r3, [pc, #12]	; (8001ac4 <HAL_GetTick+0x14>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	2000a364 	.word	0x2000a364

08001ac8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ad0:	f7ff ffee 	bl	8001ab0 <HAL_GetTick>
 8001ad4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ae0:	d005      	beq.n	8001aee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ae2:	4b0a      	ldr	r3, [pc, #40]	; (8001b0c <HAL_Delay+0x44>)
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	4413      	add	r3, r2
 8001aec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001aee:	bf00      	nop
 8001af0:	f7ff ffde 	bl	8001ab0 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	68fa      	ldr	r2, [r7, #12]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d8f7      	bhi.n	8001af0 <HAL_Delay+0x28>
  {
  }
}
 8001b00:	bf00      	nop
 8001b02:	bf00      	nop
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	2000000c 	.word	0x2000000c

08001b10 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d101      	bne.n	8001b26 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e033      	b.n	8001b8e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d109      	bne.n	8001b42 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f7fe fdd6 	bl	80006e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2200      	movs	r2, #0
 8001b38:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b46:	f003 0310 	and.w	r3, r3, #16
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d118      	bne.n	8001b80 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b52:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001b56:	f023 0302 	bic.w	r3, r3, #2
 8001b5a:	f043 0202 	orr.w	r2, r3, #2
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f000 fa48 	bl	8001ff8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b72:	f023 0303 	bic.w	r3, r3, #3
 8001b76:	f043 0201 	orr.w	r2, r3, #1
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	641a      	str	r2, [r3, #64]	; 0x40
 8001b7e:	e001      	b.n	8001b84 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2200      	movs	r2, #0
 8001b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3710      	adds	r7, #16
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
	...

08001b98 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b086      	sub	sp, #24
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d101      	bne.n	8001bb6 <HAL_ADC_Start_DMA+0x1e>
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	e0ce      	b.n	8001d54 <HAL_ADC_Start_DMA+0x1bc>
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	2201      	movs	r2, #1
 8001bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f003 0301 	and.w	r3, r3, #1
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d018      	beq.n	8001bfe <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	689a      	ldr	r2, [r3, #8]
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f042 0201 	orr.w	r2, r2, #1
 8001bda:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001bdc:	4b5f      	ldr	r3, [pc, #380]	; (8001d5c <HAL_ADC_Start_DMA+0x1c4>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a5f      	ldr	r2, [pc, #380]	; (8001d60 <HAL_ADC_Start_DMA+0x1c8>)
 8001be2:	fba2 2303 	umull	r2, r3, r2, r3
 8001be6:	0c9a      	lsrs	r2, r3, #18
 8001be8:	4613      	mov	r3, r2
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	4413      	add	r3, r2
 8001bee:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001bf0:	e002      	b.n	8001bf8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	3b01      	subs	r3, #1
 8001bf6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1f9      	bne.n	8001bf2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c0c:	d107      	bne.n	8001c1e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	689a      	ldr	r2, [r3, #8]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c1c:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	f003 0301 	and.w	r3, r3, #1
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	f040 8086 	bne.w	8001d3a <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001c36:	f023 0301 	bic.w	r3, r3, #1
 8001c3a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d007      	beq.n	8001c60 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c54:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c58:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c6c:	d106      	bne.n	8001c7c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c72:	f023 0206 	bic.w	r2, r3, #6
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	645a      	str	r2, [r3, #68]	; 0x44
 8001c7a:	e002      	b.n	8001c82 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	2200      	movs	r2, #0
 8001c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c8a:	4b36      	ldr	r3, [pc, #216]	; (8001d64 <HAL_ADC_Start_DMA+0x1cc>)
 8001c8c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c92:	4a35      	ldr	r2, [pc, #212]	; (8001d68 <HAL_ADC_Start_DMA+0x1d0>)
 8001c94:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c9a:	4a34      	ldr	r2, [pc, #208]	; (8001d6c <HAL_ADC_Start_DMA+0x1d4>)
 8001c9c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ca2:	4a33      	ldr	r2, [pc, #204]	; (8001d70 <HAL_ADC_Start_DMA+0x1d8>)
 8001ca4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001cae:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	685a      	ldr	r2, [r3, #4]
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001cbe:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	689a      	ldr	r2, [r3, #8]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001cce:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	334c      	adds	r3, #76	; 0x4c
 8001cda:	4619      	mov	r1, r3
 8001cdc:	68ba      	ldr	r2, [r7, #8]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f000 fcc8 	bl	8002674 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f003 031f 	and.w	r3, r3, #31
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d10f      	bne.n	8001d10 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d129      	bne.n	8001d52 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	689a      	ldr	r2, [r3, #8]
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001d0c:	609a      	str	r2, [r3, #8]
 8001d0e:	e020      	b.n	8001d52 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a17      	ldr	r2, [pc, #92]	; (8001d74 <HAL_ADC_Start_DMA+0x1dc>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d11b      	bne.n	8001d52 <HAL_ADC_Start_DMA+0x1ba>
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d114      	bne.n	8001d52 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	689a      	ldr	r2, [r3, #8]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001d36:	609a      	str	r2, [r3, #8]
 8001d38:	e00b      	b.n	8001d52 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3e:	f043 0210 	orr.w	r2, r3, #16
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d4a:	f043 0201 	orr.w	r2, r3, #1
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001d52:	2300      	movs	r3, #0
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3718      	adds	r7, #24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20000004 	.word	0x20000004
 8001d60:	431bde83 	.word	0x431bde83
 8001d64:	40012300 	.word	0x40012300
 8001d68:	080021f1 	.word	0x080021f1
 8001d6c:	080022ab 	.word	0x080022ab
 8001d70:	080022c7 	.word	0x080022c7
 8001d74:	40012000 	.word	0x40012000

08001d78 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001d80:	bf00      	nop
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d101      	bne.n	8001dd0 <HAL_ADC_ConfigChannel+0x1c>
 8001dcc:	2302      	movs	r3, #2
 8001dce:	e105      	b.n	8001fdc <HAL_ADC_ConfigChannel+0x228>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2b09      	cmp	r3, #9
 8001dde:	d925      	bls.n	8001e2c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	68d9      	ldr	r1, [r3, #12]
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	b29b      	uxth	r3, r3
 8001dec:	461a      	mov	r2, r3
 8001dee:	4613      	mov	r3, r2
 8001df0:	005b      	lsls	r3, r3, #1
 8001df2:	4413      	add	r3, r2
 8001df4:	3b1e      	subs	r3, #30
 8001df6:	2207      	movs	r2, #7
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	43da      	mvns	r2, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	400a      	ands	r2, r1
 8001e04:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	68d9      	ldr	r1, [r3, #12]
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	689a      	ldr	r2, [r3, #8]
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	4618      	mov	r0, r3
 8001e18:	4603      	mov	r3, r0
 8001e1a:	005b      	lsls	r3, r3, #1
 8001e1c:	4403      	add	r3, r0
 8001e1e:	3b1e      	subs	r3, #30
 8001e20:	409a      	lsls	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	430a      	orrs	r2, r1
 8001e28:	60da      	str	r2, [r3, #12]
 8001e2a:	e022      	b.n	8001e72 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6919      	ldr	r1, [r3, #16]
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	b29b      	uxth	r3, r3
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	4413      	add	r3, r2
 8001e40:	2207      	movs	r2, #7
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	43da      	mvns	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	400a      	ands	r2, r1
 8001e4e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6919      	ldr	r1, [r3, #16]
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	689a      	ldr	r2, [r3, #8]
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	4618      	mov	r0, r3
 8001e62:	4603      	mov	r3, r0
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	4403      	add	r3, r0
 8001e68:	409a      	lsls	r2, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	2b06      	cmp	r3, #6
 8001e78:	d824      	bhi.n	8001ec4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685a      	ldr	r2, [r3, #4]
 8001e84:	4613      	mov	r3, r2
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	4413      	add	r3, r2
 8001e8a:	3b05      	subs	r3, #5
 8001e8c:	221f      	movs	r2, #31
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	43da      	mvns	r2, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	400a      	ands	r2, r1
 8001e9a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	685a      	ldr	r2, [r3, #4]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	4413      	add	r3, r2
 8001eb4:	3b05      	subs	r3, #5
 8001eb6:	fa00 f203 	lsl.w	r2, r0, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	635a      	str	r2, [r3, #52]	; 0x34
 8001ec2:	e04c      	b.n	8001f5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	2b0c      	cmp	r3, #12
 8001eca:	d824      	bhi.n	8001f16 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	685a      	ldr	r2, [r3, #4]
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	4413      	add	r3, r2
 8001edc:	3b23      	subs	r3, #35	; 0x23
 8001ede:	221f      	movs	r2, #31
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	43da      	mvns	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	400a      	ands	r2, r1
 8001eec:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	4618      	mov	r0, r3
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	4613      	mov	r3, r2
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	4413      	add	r3, r2
 8001f06:	3b23      	subs	r3, #35	; 0x23
 8001f08:	fa00 f203 	lsl.w	r2, r0, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	430a      	orrs	r2, r1
 8001f12:	631a      	str	r2, [r3, #48]	; 0x30
 8001f14:	e023      	b.n	8001f5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685a      	ldr	r2, [r3, #4]
 8001f20:	4613      	mov	r3, r2
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	4413      	add	r3, r2
 8001f26:	3b41      	subs	r3, #65	; 0x41
 8001f28:	221f      	movs	r2, #31
 8001f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2e:	43da      	mvns	r2, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	400a      	ands	r2, r1
 8001f36:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	4618      	mov	r0, r3
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685a      	ldr	r2, [r3, #4]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	4413      	add	r3, r2
 8001f50:	3b41      	subs	r3, #65	; 0x41
 8001f52:	fa00 f203 	lsl.w	r2, r0, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f5e:	4b22      	ldr	r3, [pc, #136]	; (8001fe8 <HAL_ADC_ConfigChannel+0x234>)
 8001f60:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a21      	ldr	r2, [pc, #132]	; (8001fec <HAL_ADC_ConfigChannel+0x238>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d109      	bne.n	8001f80 <HAL_ADC_ConfigChannel+0x1cc>
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b12      	cmp	r3, #18
 8001f72:	d105      	bne.n	8001f80 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a19      	ldr	r2, [pc, #100]	; (8001fec <HAL_ADC_ConfigChannel+0x238>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d123      	bne.n	8001fd2 <HAL_ADC_ConfigChannel+0x21e>
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2b10      	cmp	r3, #16
 8001f90:	d003      	beq.n	8001f9a <HAL_ADC_ConfigChannel+0x1e6>
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2b11      	cmp	r3, #17
 8001f98:	d11b      	bne.n	8001fd2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2b10      	cmp	r3, #16
 8001fac:	d111      	bne.n	8001fd2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001fae:	4b10      	ldr	r3, [pc, #64]	; (8001ff0 <HAL_ADC_ConfigChannel+0x23c>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a10      	ldr	r2, [pc, #64]	; (8001ff4 <HAL_ADC_ConfigChannel+0x240>)
 8001fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb8:	0c9a      	lsrs	r2, r3, #18
 8001fba:	4613      	mov	r3, r2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	4413      	add	r3, r2
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001fc4:	e002      	b.n	8001fcc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	3b01      	subs	r3, #1
 8001fca:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d1f9      	bne.n	8001fc6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3714      	adds	r7, #20
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr
 8001fe8:	40012300 	.word	0x40012300
 8001fec:	40012000 	.word	0x40012000
 8001ff0:	20000004 	.word	0x20000004
 8001ff4:	431bde83 	.word	0x431bde83

08001ff8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002000:	4b79      	ldr	r3, [pc, #484]	; (80021e8 <ADC_Init+0x1f0>)
 8002002:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	685a      	ldr	r2, [r3, #4]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	431a      	orrs	r2, r3
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	685a      	ldr	r2, [r3, #4]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800202c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	6859      	ldr	r1, [r3, #4]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	691b      	ldr	r3, [r3, #16]
 8002038:	021a      	lsls	r2, r3, #8
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	430a      	orrs	r2, r1
 8002040:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	685a      	ldr	r2, [r3, #4]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002050:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	6859      	ldr	r1, [r3, #4]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689a      	ldr	r2, [r3, #8]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	430a      	orrs	r2, r1
 8002062:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	689a      	ldr	r2, [r3, #8]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002072:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	6899      	ldr	r1, [r3, #8]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	68da      	ldr	r2, [r3, #12]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	430a      	orrs	r2, r1
 8002084:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800208a:	4a58      	ldr	r2, [pc, #352]	; (80021ec <ADC_Init+0x1f4>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d022      	beq.n	80020d6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	689a      	ldr	r2, [r3, #8]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800209e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	6899      	ldr	r1, [r3, #8]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	430a      	orrs	r2, r1
 80020b0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	689a      	ldr	r2, [r3, #8]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80020c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	6899      	ldr	r1, [r3, #8]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	430a      	orrs	r2, r1
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	e00f      	b.n	80020f6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80020e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	689a      	ldr	r2, [r3, #8]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80020f4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f022 0202 	bic.w	r2, r2, #2
 8002104:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	6899      	ldr	r1, [r3, #8]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	7e1b      	ldrb	r3, [r3, #24]
 8002110:	005a      	lsls	r2, r3, #1
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	430a      	orrs	r2, r1
 8002118:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d01b      	beq.n	800215c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	685a      	ldr	r2, [r3, #4]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002132:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	685a      	ldr	r2, [r3, #4]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002142:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	6859      	ldr	r1, [r3, #4]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800214e:	3b01      	subs	r3, #1
 8002150:	035a      	lsls	r2, r3, #13
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	430a      	orrs	r2, r1
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	e007      	b.n	800216c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	685a      	ldr	r2, [r3, #4]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800216a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800217a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	69db      	ldr	r3, [r3, #28]
 8002186:	3b01      	subs	r3, #1
 8002188:	051a      	lsls	r2, r3, #20
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	689a      	ldr	r2, [r3, #8]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80021a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6899      	ldr	r1, [r3, #8]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80021ae:	025a      	lsls	r2, r3, #9
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	430a      	orrs	r2, r1
 80021b6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	689a      	ldr	r2, [r3, #8]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	6899      	ldr	r1, [r3, #8]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	695b      	ldr	r3, [r3, #20]
 80021d2:	029a      	lsls	r2, r3, #10
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	430a      	orrs	r2, r1
 80021da:	609a      	str	r2, [r3, #8]
}
 80021dc:	bf00      	nop
 80021de:	3714      	adds	r7, #20
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr
 80021e8:	40012300 	.word	0x40012300
 80021ec:	0f000001 	.word	0x0f000001

080021f0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021fc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002202:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002206:	2b00      	cmp	r3, #0
 8002208:	d13c      	bne.n	8002284 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d12b      	bne.n	800227c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002228:	2b00      	cmp	r3, #0
 800222a:	d127      	bne.n	800227c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002232:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002236:	2b00      	cmp	r3, #0
 8002238:	d006      	beq.n	8002248 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002244:	2b00      	cmp	r3, #0
 8002246:	d119      	bne.n	800227c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	685a      	ldr	r2, [r3, #4]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f022 0220 	bic.w	r2, r2, #32
 8002256:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002268:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800226c:	2b00      	cmp	r3, #0
 800226e:	d105      	bne.n	800227c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002274:	f043 0201 	orr.w	r2, r3, #1
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800227c:	68f8      	ldr	r0, [r7, #12]
 800227e:	f7ff fd7b 	bl	8001d78 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002282:	e00e      	b.n	80022a2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002288:	f003 0310 	and.w	r3, r3, #16
 800228c:	2b00      	cmp	r3, #0
 800228e:	d003      	beq.n	8002298 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002290:	68f8      	ldr	r0, [r7, #12]
 8002292:	f7ff fd85 	bl	8001da0 <HAL_ADC_ErrorCallback>
}
 8002296:	e004      	b.n	80022a2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800229c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800229e:	6878      	ldr	r0, [r7, #4]
 80022a0:	4798      	blx	r3
}
 80022a2:	bf00      	nop
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b084      	sub	sp, #16
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022b6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80022b8:	68f8      	ldr	r0, [r7, #12]
 80022ba:	f7ff fd67 	bl	8001d8c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80022be:	bf00      	nop
 80022c0:	3710      	adds	r7, #16
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	b084      	sub	sp, #16
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022d2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2240      	movs	r2, #64	; 0x40
 80022d8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022de:	f043 0204 	orr.w	r2, r3, #4
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80022e6:	68f8      	ldr	r0, [r7, #12]
 80022e8:	f7ff fd5a 	bl	8001da0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80022ec:	bf00      	nop
 80022ee:	3710      	adds	r7, #16
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f003 0307 	and.w	r3, r3, #7
 8002302:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002304:	4b0c      	ldr	r3, [pc, #48]	; (8002338 <__NVIC_SetPriorityGrouping+0x44>)
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800230a:	68ba      	ldr	r2, [r7, #8]
 800230c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002310:	4013      	ands	r3, r2
 8002312:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800231c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002320:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002324:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002326:	4a04      	ldr	r2, [pc, #16]	; (8002338 <__NVIC_SetPriorityGrouping+0x44>)
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	60d3      	str	r3, [r2, #12]
}
 800232c:	bf00      	nop
 800232e:	3714      	adds	r7, #20
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr
 8002338:	e000ed00 	.word	0xe000ed00

0800233c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002340:	4b04      	ldr	r3, [pc, #16]	; (8002354 <__NVIC_GetPriorityGrouping+0x18>)
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	0a1b      	lsrs	r3, r3, #8
 8002346:	f003 0307 	and.w	r3, r3, #7
}
 800234a:	4618      	mov	r0, r3
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr
 8002354:	e000ed00 	.word	0xe000ed00

08002358 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	4603      	mov	r3, r0
 8002360:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002366:	2b00      	cmp	r3, #0
 8002368:	db0b      	blt.n	8002382 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800236a:	79fb      	ldrb	r3, [r7, #7]
 800236c:	f003 021f 	and.w	r2, r3, #31
 8002370:	4907      	ldr	r1, [pc, #28]	; (8002390 <__NVIC_EnableIRQ+0x38>)
 8002372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002376:	095b      	lsrs	r3, r3, #5
 8002378:	2001      	movs	r0, #1
 800237a:	fa00 f202 	lsl.w	r2, r0, r2
 800237e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002382:	bf00      	nop
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	e000e100 	.word	0xe000e100

08002394 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	6039      	str	r1, [r7, #0]
 800239e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	db0a      	blt.n	80023be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	b2da      	uxtb	r2, r3
 80023ac:	490c      	ldr	r1, [pc, #48]	; (80023e0 <__NVIC_SetPriority+0x4c>)
 80023ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b2:	0112      	lsls	r2, r2, #4
 80023b4:	b2d2      	uxtb	r2, r2
 80023b6:	440b      	add	r3, r1
 80023b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023bc:	e00a      	b.n	80023d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	b2da      	uxtb	r2, r3
 80023c2:	4908      	ldr	r1, [pc, #32]	; (80023e4 <__NVIC_SetPriority+0x50>)
 80023c4:	79fb      	ldrb	r3, [r7, #7]
 80023c6:	f003 030f 	and.w	r3, r3, #15
 80023ca:	3b04      	subs	r3, #4
 80023cc:	0112      	lsls	r2, r2, #4
 80023ce:	b2d2      	uxtb	r2, r2
 80023d0:	440b      	add	r3, r1
 80023d2:	761a      	strb	r2, [r3, #24]
}
 80023d4:	bf00      	nop
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr
 80023e0:	e000e100 	.word	0xe000e100
 80023e4:	e000ed00 	.word	0xe000ed00

080023e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b089      	sub	sp, #36	; 0x24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	60f8      	str	r0, [r7, #12]
 80023f0:	60b9      	str	r1, [r7, #8]
 80023f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f003 0307 	and.w	r3, r3, #7
 80023fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	f1c3 0307 	rsb	r3, r3, #7
 8002402:	2b04      	cmp	r3, #4
 8002404:	bf28      	it	cs
 8002406:	2304      	movcs	r3, #4
 8002408:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	3304      	adds	r3, #4
 800240e:	2b06      	cmp	r3, #6
 8002410:	d902      	bls.n	8002418 <NVIC_EncodePriority+0x30>
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	3b03      	subs	r3, #3
 8002416:	e000      	b.n	800241a <NVIC_EncodePriority+0x32>
 8002418:	2300      	movs	r3, #0
 800241a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800241c:	f04f 32ff 	mov.w	r2, #4294967295
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	fa02 f303 	lsl.w	r3, r2, r3
 8002426:	43da      	mvns	r2, r3
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	401a      	ands	r2, r3
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002430:	f04f 31ff 	mov.w	r1, #4294967295
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	fa01 f303 	lsl.w	r3, r1, r3
 800243a:	43d9      	mvns	r1, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002440:	4313      	orrs	r3, r2
         );
}
 8002442:	4618      	mov	r0, r3
 8002444:	3724      	adds	r7, #36	; 0x24
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
	...

08002450 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	3b01      	subs	r3, #1
 800245c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002460:	d301      	bcc.n	8002466 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002462:	2301      	movs	r3, #1
 8002464:	e00f      	b.n	8002486 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002466:	4a0a      	ldr	r2, [pc, #40]	; (8002490 <SysTick_Config+0x40>)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	3b01      	subs	r3, #1
 800246c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800246e:	210f      	movs	r1, #15
 8002470:	f04f 30ff 	mov.w	r0, #4294967295
 8002474:	f7ff ff8e 	bl	8002394 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002478:	4b05      	ldr	r3, [pc, #20]	; (8002490 <SysTick_Config+0x40>)
 800247a:	2200      	movs	r2, #0
 800247c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800247e:	4b04      	ldr	r3, [pc, #16]	; (8002490 <SysTick_Config+0x40>)
 8002480:	2207      	movs	r2, #7
 8002482:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002484:	2300      	movs	r3, #0
}
 8002486:	4618      	mov	r0, r3
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	e000e010 	.word	0xe000e010

08002494 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f7ff ff29 	bl	80022f4 <__NVIC_SetPriorityGrouping>
}
 80024a2:	bf00      	nop
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b086      	sub	sp, #24
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	4603      	mov	r3, r0
 80024b2:	60b9      	str	r1, [r7, #8]
 80024b4:	607a      	str	r2, [r7, #4]
 80024b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024b8:	2300      	movs	r3, #0
 80024ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024bc:	f7ff ff3e 	bl	800233c <__NVIC_GetPriorityGrouping>
 80024c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	68b9      	ldr	r1, [r7, #8]
 80024c6:	6978      	ldr	r0, [r7, #20]
 80024c8:	f7ff ff8e 	bl	80023e8 <NVIC_EncodePriority>
 80024cc:	4602      	mov	r2, r0
 80024ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024d2:	4611      	mov	r1, r2
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff ff5d 	bl	8002394 <__NVIC_SetPriority>
}
 80024da:	bf00      	nop
 80024dc:	3718      	adds	r7, #24
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b082      	sub	sp, #8
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	4603      	mov	r3, r0
 80024ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff ff31 	bl	8002358 <__NVIC_EnableIRQ>
}
 80024f6:	bf00      	nop
 80024f8:	3708      	adds	r7, #8
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}

080024fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b082      	sub	sp, #8
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f7ff ffa2 	bl	8002450 <SysTick_Config>
 800250c:	4603      	mov	r3, r0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
	...

08002518 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b086      	sub	sp, #24
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002520:	2300      	movs	r3, #0
 8002522:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002524:	f7ff fac4 	bl	8001ab0 <HAL_GetTick>
 8002528:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d101      	bne.n	8002534 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e099      	b.n	8002668 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2202      	movs	r2, #2
 8002538:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f022 0201 	bic.w	r2, r2, #1
 8002552:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002554:	e00f      	b.n	8002576 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002556:	f7ff faab 	bl	8001ab0 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b05      	cmp	r3, #5
 8002562:	d908      	bls.n	8002576 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2220      	movs	r2, #32
 8002568:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2203      	movs	r2, #3
 800256e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e078      	b.n	8002668 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0301 	and.w	r3, r3, #1
 8002580:	2b00      	cmp	r3, #0
 8002582:	d1e8      	bne.n	8002556 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800258c:	697a      	ldr	r2, [r7, #20]
 800258e:	4b38      	ldr	r3, [pc, #224]	; (8002670 <HAL_DMA_Init+0x158>)
 8002590:	4013      	ands	r3, r2
 8002592:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685a      	ldr	r2, [r3, #4]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	691b      	ldr	r3, [r3, #16]
 80025a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a1b      	ldr	r3, [r3, #32]
 80025c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025cc:	2b04      	cmp	r3, #4
 80025ce:	d107      	bne.n	80025e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d8:	4313      	orrs	r3, r2
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	4313      	orrs	r3, r2
 80025de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	697a      	ldr	r2, [r7, #20]
 80025e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	695b      	ldr	r3, [r3, #20]
 80025ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	f023 0307 	bic.w	r3, r3, #7
 80025f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025fc:	697a      	ldr	r2, [r7, #20]
 80025fe:	4313      	orrs	r3, r2
 8002600:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002606:	2b04      	cmp	r3, #4
 8002608:	d117      	bne.n	800263a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	4313      	orrs	r3, r2
 8002612:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002618:	2b00      	cmp	r3, #0
 800261a:	d00e      	beq.n	800263a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f000 fa6f 	bl	8002b00 <DMA_CheckFifoParam>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d008      	beq.n	800263a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2240      	movs	r2, #64	; 0x40
 800262c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2201      	movs	r2, #1
 8002632:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002636:	2301      	movs	r3, #1
 8002638:	e016      	b.n	8002668 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	697a      	ldr	r2, [r7, #20]
 8002640:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f000 fa26 	bl	8002a94 <DMA_CalcBaseAndBitshift>
 8002648:	4603      	mov	r3, r0
 800264a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002650:	223f      	movs	r2, #63	; 0x3f
 8002652:	409a      	lsls	r2, r3
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2201      	movs	r2, #1
 8002662:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002666:	2300      	movs	r3, #0
}
 8002668:	4618      	mov	r0, r3
 800266a:	3718      	adds	r7, #24
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	f010803f 	.word	0xf010803f

08002674 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	af00      	add	r7, sp, #0
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	60b9      	str	r1, [r7, #8]
 800267e:	607a      	str	r2, [r7, #4]
 8002680:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002682:	2300      	movs	r3, #0
 8002684:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800268a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002692:	2b01      	cmp	r3, #1
 8002694:	d101      	bne.n	800269a <HAL_DMA_Start_IT+0x26>
 8002696:	2302      	movs	r3, #2
 8002698:	e040      	b.n	800271c <HAL_DMA_Start_IT+0xa8>
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2201      	movs	r2, #1
 800269e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d12f      	bne.n	800270e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2202      	movs	r2, #2
 80026b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	68b9      	ldr	r1, [r7, #8]
 80026c2:	68f8      	ldr	r0, [r7, #12]
 80026c4:	f000 f9b8 	bl	8002a38 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026cc:	223f      	movs	r2, #63	; 0x3f
 80026ce:	409a      	lsls	r2, r3
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f042 0216 	orr.w	r2, r2, #22
 80026e2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d007      	beq.n	80026fc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f042 0208 	orr.w	r2, r2, #8
 80026fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f042 0201 	orr.w	r2, r2, #1
 800270a:	601a      	str	r2, [r3, #0]
 800270c:	e005      	b.n	800271a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002716:	2302      	movs	r3, #2
 8002718:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800271a:	7dfb      	ldrb	r3, [r7, #23]
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}

08002724 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b086      	sub	sp, #24
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800272c:	2300      	movs	r3, #0
 800272e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002730:	4b92      	ldr	r3, [pc, #584]	; (800297c <HAL_DMA_IRQHandler+0x258>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a92      	ldr	r2, [pc, #584]	; (8002980 <HAL_DMA_IRQHandler+0x25c>)
 8002736:	fba2 2303 	umull	r2, r3, r2, r3
 800273a:	0a9b      	lsrs	r3, r3, #10
 800273c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002742:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800274e:	2208      	movs	r2, #8
 8002750:	409a      	lsls	r2, r3
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	4013      	ands	r3, r2
 8002756:	2b00      	cmp	r3, #0
 8002758:	d01a      	beq.n	8002790 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0304 	and.w	r3, r3, #4
 8002764:	2b00      	cmp	r3, #0
 8002766:	d013      	beq.n	8002790 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f022 0204 	bic.w	r2, r2, #4
 8002776:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800277c:	2208      	movs	r2, #8
 800277e:	409a      	lsls	r2, r3
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002788:	f043 0201 	orr.w	r2, r3, #1
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002794:	2201      	movs	r2, #1
 8002796:	409a      	lsls	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	4013      	ands	r3, r2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d012      	beq.n	80027c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	695b      	ldr	r3, [r3, #20]
 80027a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00b      	beq.n	80027c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027b2:	2201      	movs	r2, #1
 80027b4:	409a      	lsls	r2, r3
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027be:	f043 0202 	orr.w	r2, r3, #2
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ca:	2204      	movs	r2, #4
 80027cc:	409a      	lsls	r2, r3
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	4013      	ands	r3, r2
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d012      	beq.n	80027fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0302 	and.w	r3, r3, #2
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d00b      	beq.n	80027fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e8:	2204      	movs	r2, #4
 80027ea:	409a      	lsls	r2, r3
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027f4:	f043 0204 	orr.w	r2, r3, #4
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002800:	2210      	movs	r2, #16
 8002802:	409a      	lsls	r2, r3
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	4013      	ands	r3, r2
 8002808:	2b00      	cmp	r3, #0
 800280a:	d043      	beq.n	8002894 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 0308 	and.w	r3, r3, #8
 8002816:	2b00      	cmp	r3, #0
 8002818:	d03c      	beq.n	8002894 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800281e:	2210      	movs	r2, #16
 8002820:	409a      	lsls	r2, r3
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d018      	beq.n	8002866 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d108      	bne.n	8002854 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	2b00      	cmp	r3, #0
 8002848:	d024      	beq.n	8002894 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	4798      	blx	r3
 8002852:	e01f      	b.n	8002894 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002858:	2b00      	cmp	r3, #0
 800285a:	d01b      	beq.n	8002894 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	4798      	blx	r3
 8002864:	e016      	b.n	8002894 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002870:	2b00      	cmp	r3, #0
 8002872:	d107      	bne.n	8002884 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f022 0208 	bic.w	r2, r2, #8
 8002882:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002888:	2b00      	cmp	r3, #0
 800288a:	d003      	beq.n	8002894 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002898:	2220      	movs	r2, #32
 800289a:	409a      	lsls	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	4013      	ands	r3, r2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	f000 808e 	beq.w	80029c2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0310 	and.w	r3, r3, #16
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f000 8086 	beq.w	80029c2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ba:	2220      	movs	r2, #32
 80028bc:	409a      	lsls	r2, r3
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b05      	cmp	r3, #5
 80028cc:	d136      	bne.n	800293c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 0216 	bic.w	r2, r2, #22
 80028dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	695a      	ldr	r2, [r3, #20]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d103      	bne.n	80028fe <HAL_DMA_IRQHandler+0x1da>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d007      	beq.n	800290e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 0208 	bic.w	r2, r2, #8
 800290c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002912:	223f      	movs	r2, #63	; 0x3f
 8002914:	409a      	lsls	r2, r3
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2201      	movs	r2, #1
 800291e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800292e:	2b00      	cmp	r3, #0
 8002930:	d07d      	beq.n	8002a2e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	4798      	blx	r3
        }
        return;
 800293a:	e078      	b.n	8002a2e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d01c      	beq.n	8002984 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d108      	bne.n	800296a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800295c:	2b00      	cmp	r3, #0
 800295e:	d030      	beq.n	80029c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	4798      	blx	r3
 8002968:	e02b      	b.n	80029c2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800296e:	2b00      	cmp	r3, #0
 8002970:	d027      	beq.n	80029c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	4798      	blx	r3
 800297a:	e022      	b.n	80029c2 <HAL_DMA_IRQHandler+0x29e>
 800297c:	20000004 	.word	0x20000004
 8002980:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800298e:	2b00      	cmp	r3, #0
 8002990:	d10f      	bne.n	80029b2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f022 0210 	bic.w	r2, r2, #16
 80029a0:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2201      	movs	r2, #1
 80029a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d003      	beq.n	80029c2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d032      	beq.n	8002a30 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d022      	beq.n	8002a1c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2205      	movs	r2, #5
 80029da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f022 0201 	bic.w	r2, r2, #1
 80029ec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	3301      	adds	r3, #1
 80029f2:	60bb      	str	r3, [r7, #8]
 80029f4:	697a      	ldr	r2, [r7, #20]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d307      	bcc.n	8002a0a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0301 	and.w	r3, r3, #1
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d1f2      	bne.n	80029ee <HAL_DMA_IRQHandler+0x2ca>
 8002a08:	e000      	b.n	8002a0c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002a0a:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d005      	beq.n	8002a30 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	4798      	blx	r3
 8002a2c:	e000      	b.n	8002a30 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002a2e:	bf00      	nop
    }
  }
}
 8002a30:	3718      	adds	r7, #24
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop

08002a38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
 8002a44:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002a54:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	683a      	ldr	r2, [r7, #0]
 8002a5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	2b40      	cmp	r3, #64	; 0x40
 8002a64:	d108      	bne.n	8002a78 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68ba      	ldr	r2, [r7, #8]
 8002a74:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002a76:	e007      	b.n	8002a88 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	68ba      	ldr	r2, [r7, #8]
 8002a7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	60da      	str	r2, [r3, #12]
}
 8002a88:	bf00      	nop
 8002a8a:	3714      	adds	r7, #20
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	3b10      	subs	r3, #16
 8002aa4:	4a14      	ldr	r2, [pc, #80]	; (8002af8 <DMA_CalcBaseAndBitshift+0x64>)
 8002aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aaa:	091b      	lsrs	r3, r3, #4
 8002aac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002aae:	4a13      	ldr	r2, [pc, #76]	; (8002afc <DMA_CalcBaseAndBitshift+0x68>)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	4413      	add	r3, r2
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2b03      	cmp	r3, #3
 8002ac0:	d909      	bls.n	8002ad6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002aca:	f023 0303 	bic.w	r3, r3, #3
 8002ace:	1d1a      	adds	r2, r3, #4
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	659a      	str	r2, [r3, #88]	; 0x58
 8002ad4:	e007      	b.n	8002ae6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ade:	f023 0303 	bic.w	r3, r3, #3
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3714      	adds	r7, #20
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	aaaaaaab 	.word	0xaaaaaaab
 8002afc:	0800f974 	.word	0x0800f974

08002b00 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b085      	sub	sp, #20
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b10:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	699b      	ldr	r3, [r3, #24]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d11f      	bne.n	8002b5a <DMA_CheckFifoParam+0x5a>
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	2b03      	cmp	r3, #3
 8002b1e:	d856      	bhi.n	8002bce <DMA_CheckFifoParam+0xce>
 8002b20:	a201      	add	r2, pc, #4	; (adr r2, 8002b28 <DMA_CheckFifoParam+0x28>)
 8002b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b26:	bf00      	nop
 8002b28:	08002b39 	.word	0x08002b39
 8002b2c:	08002b4b 	.word	0x08002b4b
 8002b30:	08002b39 	.word	0x08002b39
 8002b34:	08002bcf 	.word	0x08002bcf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d046      	beq.n	8002bd2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b48:	e043      	b.n	8002bd2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b4e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002b52:	d140      	bne.n	8002bd6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b58:	e03d      	b.n	8002bd6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	699b      	ldr	r3, [r3, #24]
 8002b5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b62:	d121      	bne.n	8002ba8 <DMA_CheckFifoParam+0xa8>
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	2b03      	cmp	r3, #3
 8002b68:	d837      	bhi.n	8002bda <DMA_CheckFifoParam+0xda>
 8002b6a:	a201      	add	r2, pc, #4	; (adr r2, 8002b70 <DMA_CheckFifoParam+0x70>)
 8002b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b70:	08002b81 	.word	0x08002b81
 8002b74:	08002b87 	.word	0x08002b87
 8002b78:	08002b81 	.word	0x08002b81
 8002b7c:	08002b99 	.word	0x08002b99
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	73fb      	strb	r3, [r7, #15]
      break;
 8002b84:	e030      	b.n	8002be8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d025      	beq.n	8002bde <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b96:	e022      	b.n	8002bde <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ba0:	d11f      	bne.n	8002be2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002ba6:	e01c      	b.n	8002be2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d903      	bls.n	8002bb6 <DMA_CheckFifoParam+0xb6>
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	2b03      	cmp	r3, #3
 8002bb2:	d003      	beq.n	8002bbc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002bb4:	e018      	b.n	8002be8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	73fb      	strb	r3, [r7, #15]
      break;
 8002bba:	e015      	b.n	8002be8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d00e      	beq.n	8002be6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	73fb      	strb	r3, [r7, #15]
      break;
 8002bcc:	e00b      	b.n	8002be6 <DMA_CheckFifoParam+0xe6>
      break;
 8002bce:	bf00      	nop
 8002bd0:	e00a      	b.n	8002be8 <DMA_CheckFifoParam+0xe8>
      break;
 8002bd2:	bf00      	nop
 8002bd4:	e008      	b.n	8002be8 <DMA_CheckFifoParam+0xe8>
      break;
 8002bd6:	bf00      	nop
 8002bd8:	e006      	b.n	8002be8 <DMA_CheckFifoParam+0xe8>
      break;
 8002bda:	bf00      	nop
 8002bdc:	e004      	b.n	8002be8 <DMA_CheckFifoParam+0xe8>
      break;
 8002bde:	bf00      	nop
 8002be0:	e002      	b.n	8002be8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002be2:	bf00      	nop
 8002be4:	e000      	b.n	8002be8 <DMA_CheckFifoParam+0xe8>
      break;
 8002be6:	bf00      	nop
    }
  } 
  
  return status; 
 8002be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3714      	adds	r7, #20
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop

08002bf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b089      	sub	sp, #36	; 0x24
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c02:	2300      	movs	r3, #0
 8002c04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c06:	2300      	movs	r3, #0
 8002c08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c0e:	2300      	movs	r3, #0
 8002c10:	61fb      	str	r3, [r7, #28]
 8002c12:	e159      	b.n	8002ec8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c14:	2201      	movs	r2, #1
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	697a      	ldr	r2, [r7, #20]
 8002c24:	4013      	ands	r3, r2
 8002c26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c28:	693a      	ldr	r2, [r7, #16]
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	f040 8148 	bne.w	8002ec2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f003 0303 	and.w	r3, r3, #3
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d005      	beq.n	8002c4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d130      	bne.n	8002cac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	2203      	movs	r2, #3
 8002c56:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	68da      	ldr	r2, [r3, #12]
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c80:	2201      	movs	r2, #1
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	69ba      	ldr	r2, [r7, #24]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	091b      	lsrs	r3, r3, #4
 8002c96:	f003 0201 	and.w	r2, r3, #1
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	69ba      	ldr	r2, [r7, #24]
 8002caa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f003 0303 	and.w	r3, r3, #3
 8002cb4:	2b03      	cmp	r3, #3
 8002cb6:	d017      	beq.n	8002ce8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	2203      	movs	r2, #3
 8002cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	69ba      	ldr	r2, [r7, #24]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	689a      	ldr	r2, [r3, #8]
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	005b      	lsls	r3, r3, #1
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f003 0303 	and.w	r3, r3, #3
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d123      	bne.n	8002d3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	08da      	lsrs	r2, r3, #3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	3208      	adds	r2, #8
 8002cfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	f003 0307 	and.w	r3, r3, #7
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	220f      	movs	r2, #15
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	43db      	mvns	r3, r3
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	4013      	ands	r3, r2
 8002d16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	691a      	ldr	r2, [r3, #16]
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	f003 0307 	and.w	r3, r3, #7
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	69ba      	ldr	r2, [r7, #24]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	08da      	lsrs	r2, r3, #3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	3208      	adds	r2, #8
 8002d36:	69b9      	ldr	r1, [r7, #24]
 8002d38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	005b      	lsls	r3, r3, #1
 8002d46:	2203      	movs	r2, #3
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	43db      	mvns	r3, r3
 8002d4e:	69ba      	ldr	r2, [r7, #24]
 8002d50:	4013      	ands	r3, r2
 8002d52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f003 0203 	and.w	r2, r3, #3
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	f000 80a2 	beq.w	8002ec2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60fb      	str	r3, [r7, #12]
 8002d82:	4b57      	ldr	r3, [pc, #348]	; (8002ee0 <HAL_GPIO_Init+0x2e8>)
 8002d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d86:	4a56      	ldr	r2, [pc, #344]	; (8002ee0 <HAL_GPIO_Init+0x2e8>)
 8002d88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d8c:	6453      	str	r3, [r2, #68]	; 0x44
 8002d8e:	4b54      	ldr	r3, [pc, #336]	; (8002ee0 <HAL_GPIO_Init+0x2e8>)
 8002d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d96:	60fb      	str	r3, [r7, #12]
 8002d98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d9a:	4a52      	ldr	r2, [pc, #328]	; (8002ee4 <HAL_GPIO_Init+0x2ec>)
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	089b      	lsrs	r3, r3, #2
 8002da0:	3302      	adds	r3, #2
 8002da2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002da6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	f003 0303 	and.w	r3, r3, #3
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	220f      	movs	r2, #15
 8002db2:	fa02 f303 	lsl.w	r3, r2, r3
 8002db6:	43db      	mvns	r3, r3
 8002db8:	69ba      	ldr	r2, [r7, #24]
 8002dba:	4013      	ands	r3, r2
 8002dbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a49      	ldr	r2, [pc, #292]	; (8002ee8 <HAL_GPIO_Init+0x2f0>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d019      	beq.n	8002dfa <HAL_GPIO_Init+0x202>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a48      	ldr	r2, [pc, #288]	; (8002eec <HAL_GPIO_Init+0x2f4>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d013      	beq.n	8002df6 <HAL_GPIO_Init+0x1fe>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a47      	ldr	r2, [pc, #284]	; (8002ef0 <HAL_GPIO_Init+0x2f8>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d00d      	beq.n	8002df2 <HAL_GPIO_Init+0x1fa>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a46      	ldr	r2, [pc, #280]	; (8002ef4 <HAL_GPIO_Init+0x2fc>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d007      	beq.n	8002dee <HAL_GPIO_Init+0x1f6>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a45      	ldr	r2, [pc, #276]	; (8002ef8 <HAL_GPIO_Init+0x300>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d101      	bne.n	8002dea <HAL_GPIO_Init+0x1f2>
 8002de6:	2304      	movs	r3, #4
 8002de8:	e008      	b.n	8002dfc <HAL_GPIO_Init+0x204>
 8002dea:	2307      	movs	r3, #7
 8002dec:	e006      	b.n	8002dfc <HAL_GPIO_Init+0x204>
 8002dee:	2303      	movs	r3, #3
 8002df0:	e004      	b.n	8002dfc <HAL_GPIO_Init+0x204>
 8002df2:	2302      	movs	r3, #2
 8002df4:	e002      	b.n	8002dfc <HAL_GPIO_Init+0x204>
 8002df6:	2301      	movs	r3, #1
 8002df8:	e000      	b.n	8002dfc <HAL_GPIO_Init+0x204>
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	69fa      	ldr	r2, [r7, #28]
 8002dfe:	f002 0203 	and.w	r2, r2, #3
 8002e02:	0092      	lsls	r2, r2, #2
 8002e04:	4093      	lsls	r3, r2
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e0c:	4935      	ldr	r1, [pc, #212]	; (8002ee4 <HAL_GPIO_Init+0x2ec>)
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	089b      	lsrs	r3, r3, #2
 8002e12:	3302      	adds	r3, #2
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e1a:	4b38      	ldr	r3, [pc, #224]	; (8002efc <HAL_GPIO_Init+0x304>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	43db      	mvns	r3, r3
 8002e24:	69ba      	ldr	r2, [r7, #24]
 8002e26:	4013      	ands	r3, r2
 8002e28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d003      	beq.n	8002e3e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002e36:	69ba      	ldr	r2, [r7, #24]
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e3e:	4a2f      	ldr	r2, [pc, #188]	; (8002efc <HAL_GPIO_Init+0x304>)
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002e44:	4b2d      	ldr	r3, [pc, #180]	; (8002efc <HAL_GPIO_Init+0x304>)
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	43db      	mvns	r3, r3
 8002e4e:	69ba      	ldr	r2, [r7, #24]
 8002e50:	4013      	ands	r3, r2
 8002e52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d003      	beq.n	8002e68 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e68:	4a24      	ldr	r2, [pc, #144]	; (8002efc <HAL_GPIO_Init+0x304>)
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e6e:	4b23      	ldr	r3, [pc, #140]	; (8002efc <HAL_GPIO_Init+0x304>)
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	43db      	mvns	r3, r3
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d003      	beq.n	8002e92 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002e8a:	69ba      	ldr	r2, [r7, #24]
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e92:	4a1a      	ldr	r2, [pc, #104]	; (8002efc <HAL_GPIO_Init+0x304>)
 8002e94:	69bb      	ldr	r3, [r7, #24]
 8002e96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e98:	4b18      	ldr	r3, [pc, #96]	; (8002efc <HAL_GPIO_Init+0x304>)
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	43db      	mvns	r3, r3
 8002ea2:	69ba      	ldr	r2, [r7, #24]
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ebc:	4a0f      	ldr	r2, [pc, #60]	; (8002efc <HAL_GPIO_Init+0x304>)
 8002ebe:	69bb      	ldr	r3, [r7, #24]
 8002ec0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	61fb      	str	r3, [r7, #28]
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	2b0f      	cmp	r3, #15
 8002ecc:	f67f aea2 	bls.w	8002c14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ed0:	bf00      	nop
 8002ed2:	bf00      	nop
 8002ed4:	3724      	adds	r7, #36	; 0x24
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	40023800 	.word	0x40023800
 8002ee4:	40013800 	.word	0x40013800
 8002ee8:	40020000 	.word	0x40020000
 8002eec:	40020400 	.word	0x40020400
 8002ef0:	40020800 	.word	0x40020800
 8002ef4:	40020c00 	.word	0x40020c00
 8002ef8:	40021000 	.word	0x40021000
 8002efc:	40013c00 	.word	0x40013c00

08002f00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	460b      	mov	r3, r1
 8002f0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	691a      	ldr	r2, [r3, #16]
 8002f10:	887b      	ldrh	r3, [r7, #2]
 8002f12:	4013      	ands	r3, r2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d002      	beq.n	8002f1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	73fb      	strb	r3, [r7, #15]
 8002f1c:	e001      	b.n	8002f22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f22:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3714      	adds	r7, #20
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr

08002f30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	460b      	mov	r3, r1
 8002f3a:	807b      	strh	r3, [r7, #2]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f40:	787b      	ldrb	r3, [r7, #1]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d003      	beq.n	8002f4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f46:	887a      	ldrh	r2, [r7, #2]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f4c:	e003      	b.n	8002f56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f4e:	887b      	ldrh	r3, [r7, #2]
 8002f50:	041a      	lsls	r2, r3, #16
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	619a      	str	r2, [r3, #24]
}
 8002f56:	bf00      	nop
 8002f58:	370c      	adds	r7, #12
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
	...

08002f64 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002f6e:	4b08      	ldr	r3, [pc, #32]	; (8002f90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f70:	695a      	ldr	r2, [r3, #20]
 8002f72:	88fb      	ldrh	r3, [r7, #6]
 8002f74:	4013      	ands	r3, r2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d006      	beq.n	8002f88 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f7a:	4a05      	ldr	r2, [pc, #20]	; (8002f90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f7c:	88fb      	ldrh	r3, [r7, #6]
 8002f7e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f80:	88fb      	ldrh	r3, [r7, #6]
 8002f82:	4618      	mov	r0, r3
 8002f84:	f7fd ffe2 	bl	8000f4c <HAL_GPIO_EXTI_Callback>
  }
}
 8002f88:	bf00      	nop
 8002f8a:	3708      	adds	r7, #8
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	40013c00 	.word	0x40013c00

08002f94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d101      	bne.n	8002fa6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e12b      	b.n	80031fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d106      	bne.n	8002fc0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f7fd fd12 	bl	80009e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2224      	movs	r2, #36	; 0x24
 8002fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f022 0201 	bic.w	r2, r2, #1
 8002fd6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002fe6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ff6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ff8:	f000 fd30 	bl	8003a5c <HAL_RCC_GetPCLK1Freq>
 8002ffc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	4a81      	ldr	r2, [pc, #516]	; (8003208 <HAL_I2C_Init+0x274>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d807      	bhi.n	8003018 <HAL_I2C_Init+0x84>
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	4a80      	ldr	r2, [pc, #512]	; (800320c <HAL_I2C_Init+0x278>)
 800300c:	4293      	cmp	r3, r2
 800300e:	bf94      	ite	ls
 8003010:	2301      	movls	r3, #1
 8003012:	2300      	movhi	r3, #0
 8003014:	b2db      	uxtb	r3, r3
 8003016:	e006      	b.n	8003026 <HAL_I2C_Init+0x92>
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4a7d      	ldr	r2, [pc, #500]	; (8003210 <HAL_I2C_Init+0x27c>)
 800301c:	4293      	cmp	r3, r2
 800301e:	bf94      	ite	ls
 8003020:	2301      	movls	r3, #1
 8003022:	2300      	movhi	r3, #0
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e0e7      	b.n	80031fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	4a78      	ldr	r2, [pc, #480]	; (8003214 <HAL_I2C_Init+0x280>)
 8003032:	fba2 2303 	umull	r2, r3, r2, r3
 8003036:	0c9b      	lsrs	r3, r3, #18
 8003038:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	68ba      	ldr	r2, [r7, #8]
 800304a:	430a      	orrs	r2, r1
 800304c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	6a1b      	ldr	r3, [r3, #32]
 8003054:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	4a6a      	ldr	r2, [pc, #424]	; (8003208 <HAL_I2C_Init+0x274>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d802      	bhi.n	8003068 <HAL_I2C_Init+0xd4>
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	3301      	adds	r3, #1
 8003066:	e009      	b.n	800307c <HAL_I2C_Init+0xe8>
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800306e:	fb02 f303 	mul.w	r3, r2, r3
 8003072:	4a69      	ldr	r2, [pc, #420]	; (8003218 <HAL_I2C_Init+0x284>)
 8003074:	fba2 2303 	umull	r2, r3, r2, r3
 8003078:	099b      	lsrs	r3, r3, #6
 800307a:	3301      	adds	r3, #1
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	6812      	ldr	r2, [r2, #0]
 8003080:	430b      	orrs	r3, r1
 8003082:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	69db      	ldr	r3, [r3, #28]
 800308a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800308e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	495c      	ldr	r1, [pc, #368]	; (8003208 <HAL_I2C_Init+0x274>)
 8003098:	428b      	cmp	r3, r1
 800309a:	d819      	bhi.n	80030d0 <HAL_I2C_Init+0x13c>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	1e59      	subs	r1, r3, #1
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80030aa:	1c59      	adds	r1, r3, #1
 80030ac:	f640 73fc 	movw	r3, #4092	; 0xffc
 80030b0:	400b      	ands	r3, r1
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d00a      	beq.n	80030cc <HAL_I2C_Init+0x138>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	1e59      	subs	r1, r3, #1
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80030c4:	3301      	adds	r3, #1
 80030c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030ca:	e051      	b.n	8003170 <HAL_I2C_Init+0x1dc>
 80030cc:	2304      	movs	r3, #4
 80030ce:	e04f      	b.n	8003170 <HAL_I2C_Init+0x1dc>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d111      	bne.n	80030fc <HAL_I2C_Init+0x168>
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	1e58      	subs	r0, r3, #1
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6859      	ldr	r1, [r3, #4]
 80030e0:	460b      	mov	r3, r1
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	440b      	add	r3, r1
 80030e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80030ea:	3301      	adds	r3, #1
 80030ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	bf0c      	ite	eq
 80030f4:	2301      	moveq	r3, #1
 80030f6:	2300      	movne	r3, #0
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	e012      	b.n	8003122 <HAL_I2C_Init+0x18e>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	1e58      	subs	r0, r3, #1
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6859      	ldr	r1, [r3, #4]
 8003104:	460b      	mov	r3, r1
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	440b      	add	r3, r1
 800310a:	0099      	lsls	r1, r3, #2
 800310c:	440b      	add	r3, r1
 800310e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003112:	3301      	adds	r3, #1
 8003114:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003118:	2b00      	cmp	r3, #0
 800311a:	bf0c      	ite	eq
 800311c:	2301      	moveq	r3, #1
 800311e:	2300      	movne	r3, #0
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d001      	beq.n	800312a <HAL_I2C_Init+0x196>
 8003126:	2301      	movs	r3, #1
 8003128:	e022      	b.n	8003170 <HAL_I2C_Init+0x1dc>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d10e      	bne.n	8003150 <HAL_I2C_Init+0x1bc>
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	1e58      	subs	r0, r3, #1
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6859      	ldr	r1, [r3, #4]
 800313a:	460b      	mov	r3, r1
 800313c:	005b      	lsls	r3, r3, #1
 800313e:	440b      	add	r3, r1
 8003140:	fbb0 f3f3 	udiv	r3, r0, r3
 8003144:	3301      	adds	r3, #1
 8003146:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800314a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800314e:	e00f      	b.n	8003170 <HAL_I2C_Init+0x1dc>
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	1e58      	subs	r0, r3, #1
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6859      	ldr	r1, [r3, #4]
 8003158:	460b      	mov	r3, r1
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	440b      	add	r3, r1
 800315e:	0099      	lsls	r1, r3, #2
 8003160:	440b      	add	r3, r1
 8003162:	fbb0 f3f3 	udiv	r3, r0, r3
 8003166:	3301      	adds	r3, #1
 8003168:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800316c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003170:	6879      	ldr	r1, [r7, #4]
 8003172:	6809      	ldr	r1, [r1, #0]
 8003174:	4313      	orrs	r3, r2
 8003176:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	69da      	ldr	r2, [r3, #28]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a1b      	ldr	r3, [r3, #32]
 800318a:	431a      	orrs	r2, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	430a      	orrs	r2, r1
 8003192:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800319e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	6911      	ldr	r1, [r2, #16]
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	68d2      	ldr	r2, [r2, #12]
 80031aa:	4311      	orrs	r1, r2
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	6812      	ldr	r2, [r2, #0]
 80031b0:	430b      	orrs	r3, r1
 80031b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	695a      	ldr	r2, [r3, #20]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	431a      	orrs	r2, r3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	430a      	orrs	r2, r1
 80031ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f042 0201 	orr.w	r2, r2, #1
 80031de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2220      	movs	r2, #32
 80031ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	000186a0 	.word	0x000186a0
 800320c:	001e847f 	.word	0x001e847f
 8003210:	003d08ff 	.word	0x003d08ff
 8003214:	431bde83 	.word	0x431bde83
 8003218:	10624dd3 	.word	0x10624dd3

0800321c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b086      	sub	sp, #24
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d101      	bne.n	800322e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e264      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0301 	and.w	r3, r3, #1
 8003236:	2b00      	cmp	r3, #0
 8003238:	d075      	beq.n	8003326 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800323a:	4ba3      	ldr	r3, [pc, #652]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f003 030c 	and.w	r3, r3, #12
 8003242:	2b04      	cmp	r3, #4
 8003244:	d00c      	beq.n	8003260 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003246:	4ba0      	ldr	r3, [pc, #640]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800324e:	2b08      	cmp	r3, #8
 8003250:	d112      	bne.n	8003278 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003252:	4b9d      	ldr	r3, [pc, #628]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800325a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800325e:	d10b      	bne.n	8003278 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003260:	4b99      	ldr	r3, [pc, #612]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d05b      	beq.n	8003324 <HAL_RCC_OscConfig+0x108>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d157      	bne.n	8003324 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e23f      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003280:	d106      	bne.n	8003290 <HAL_RCC_OscConfig+0x74>
 8003282:	4b91      	ldr	r3, [pc, #580]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a90      	ldr	r2, [pc, #576]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 8003288:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800328c:	6013      	str	r3, [r2, #0]
 800328e:	e01d      	b.n	80032cc <HAL_RCC_OscConfig+0xb0>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003298:	d10c      	bne.n	80032b4 <HAL_RCC_OscConfig+0x98>
 800329a:	4b8b      	ldr	r3, [pc, #556]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a8a      	ldr	r2, [pc, #552]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 80032a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032a4:	6013      	str	r3, [r2, #0]
 80032a6:	4b88      	ldr	r3, [pc, #544]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a87      	ldr	r2, [pc, #540]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 80032ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032b0:	6013      	str	r3, [r2, #0]
 80032b2:	e00b      	b.n	80032cc <HAL_RCC_OscConfig+0xb0>
 80032b4:	4b84      	ldr	r3, [pc, #528]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a83      	ldr	r2, [pc, #524]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 80032ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032be:	6013      	str	r3, [r2, #0]
 80032c0:	4b81      	ldr	r3, [pc, #516]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a80      	ldr	r2, [pc, #512]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 80032c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d013      	beq.n	80032fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d4:	f7fe fbec 	bl	8001ab0 <HAL_GetTick>
 80032d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032da:	e008      	b.n	80032ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032dc:	f7fe fbe8 	bl	8001ab0 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	2b64      	cmp	r3, #100	; 0x64
 80032e8:	d901      	bls.n	80032ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e204      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ee:	4b76      	ldr	r3, [pc, #472]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d0f0      	beq.n	80032dc <HAL_RCC_OscConfig+0xc0>
 80032fa:	e014      	b.n	8003326 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032fc:	f7fe fbd8 	bl	8001ab0 <HAL_GetTick>
 8003300:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003302:	e008      	b.n	8003316 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003304:	f7fe fbd4 	bl	8001ab0 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b64      	cmp	r3, #100	; 0x64
 8003310:	d901      	bls.n	8003316 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e1f0      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003316:	4b6c      	ldr	r3, [pc, #432]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d1f0      	bne.n	8003304 <HAL_RCC_OscConfig+0xe8>
 8003322:	e000      	b.n	8003326 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003324:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d063      	beq.n	80033fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003332:	4b65      	ldr	r3, [pc, #404]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	f003 030c 	and.w	r3, r3, #12
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00b      	beq.n	8003356 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800333e:	4b62      	ldr	r3, [pc, #392]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003346:	2b08      	cmp	r3, #8
 8003348:	d11c      	bne.n	8003384 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800334a:	4b5f      	ldr	r3, [pc, #380]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d116      	bne.n	8003384 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003356:	4b5c      	ldr	r3, [pc, #368]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	2b00      	cmp	r3, #0
 8003360:	d005      	beq.n	800336e <HAL_RCC_OscConfig+0x152>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	2b01      	cmp	r3, #1
 8003368:	d001      	beq.n	800336e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e1c4      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800336e:	4b56      	ldr	r3, [pc, #344]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	691b      	ldr	r3, [r3, #16]
 800337a:	00db      	lsls	r3, r3, #3
 800337c:	4952      	ldr	r1, [pc, #328]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 800337e:	4313      	orrs	r3, r2
 8003380:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003382:	e03a      	b.n	80033fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d020      	beq.n	80033ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800338c:	4b4f      	ldr	r3, [pc, #316]	; (80034cc <HAL_RCC_OscConfig+0x2b0>)
 800338e:	2201      	movs	r2, #1
 8003390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003392:	f7fe fb8d 	bl	8001ab0 <HAL_GetTick>
 8003396:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003398:	e008      	b.n	80033ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800339a:	f7fe fb89 	bl	8001ab0 <HAL_GetTick>
 800339e:	4602      	mov	r2, r0
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	d901      	bls.n	80033ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e1a5      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033ac:	4b46      	ldr	r3, [pc, #280]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0302 	and.w	r3, r3, #2
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d0f0      	beq.n	800339a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033b8:	4b43      	ldr	r3, [pc, #268]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	691b      	ldr	r3, [r3, #16]
 80033c4:	00db      	lsls	r3, r3, #3
 80033c6:	4940      	ldr	r1, [pc, #256]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	600b      	str	r3, [r1, #0]
 80033cc:	e015      	b.n	80033fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033ce:	4b3f      	ldr	r3, [pc, #252]	; (80034cc <HAL_RCC_OscConfig+0x2b0>)
 80033d0:	2200      	movs	r2, #0
 80033d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d4:	f7fe fb6c 	bl	8001ab0 <HAL_GetTick>
 80033d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033da:	e008      	b.n	80033ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033dc:	f7fe fb68 	bl	8001ab0 <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d901      	bls.n	80033ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e184      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ee:	4b36      	ldr	r3, [pc, #216]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0302 	and.w	r3, r3, #2
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d1f0      	bne.n	80033dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0308 	and.w	r3, r3, #8
 8003402:	2b00      	cmp	r3, #0
 8003404:	d030      	beq.n	8003468 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	695b      	ldr	r3, [r3, #20]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d016      	beq.n	800343c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800340e:	4b30      	ldr	r3, [pc, #192]	; (80034d0 <HAL_RCC_OscConfig+0x2b4>)
 8003410:	2201      	movs	r2, #1
 8003412:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003414:	f7fe fb4c 	bl	8001ab0 <HAL_GetTick>
 8003418:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800341a:	e008      	b.n	800342e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800341c:	f7fe fb48 	bl	8001ab0 <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	2b02      	cmp	r3, #2
 8003428:	d901      	bls.n	800342e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e164      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800342e:	4b26      	ldr	r3, [pc, #152]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 8003430:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b00      	cmp	r3, #0
 8003438:	d0f0      	beq.n	800341c <HAL_RCC_OscConfig+0x200>
 800343a:	e015      	b.n	8003468 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800343c:	4b24      	ldr	r3, [pc, #144]	; (80034d0 <HAL_RCC_OscConfig+0x2b4>)
 800343e:	2200      	movs	r2, #0
 8003440:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003442:	f7fe fb35 	bl	8001ab0 <HAL_GetTick>
 8003446:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003448:	e008      	b.n	800345c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800344a:	f7fe fb31 	bl	8001ab0 <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	2b02      	cmp	r3, #2
 8003456:	d901      	bls.n	800345c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	e14d      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800345c:	4b1a      	ldr	r3, [pc, #104]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 800345e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003460:	f003 0302 	and.w	r3, r3, #2
 8003464:	2b00      	cmp	r3, #0
 8003466:	d1f0      	bne.n	800344a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0304 	and.w	r3, r3, #4
 8003470:	2b00      	cmp	r3, #0
 8003472:	f000 80a0 	beq.w	80035b6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003476:	2300      	movs	r3, #0
 8003478:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800347a:	4b13      	ldr	r3, [pc, #76]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 800347c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d10f      	bne.n	80034a6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003486:	2300      	movs	r3, #0
 8003488:	60bb      	str	r3, [r7, #8]
 800348a:	4b0f      	ldr	r3, [pc, #60]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 800348c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348e:	4a0e      	ldr	r2, [pc, #56]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 8003490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003494:	6413      	str	r3, [r2, #64]	; 0x40
 8003496:	4b0c      	ldr	r3, [pc, #48]	; (80034c8 <HAL_RCC_OscConfig+0x2ac>)
 8003498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800349e:	60bb      	str	r3, [r7, #8]
 80034a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034a2:	2301      	movs	r3, #1
 80034a4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034a6:	4b0b      	ldr	r3, [pc, #44]	; (80034d4 <HAL_RCC_OscConfig+0x2b8>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d121      	bne.n	80034f6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034b2:	4b08      	ldr	r3, [pc, #32]	; (80034d4 <HAL_RCC_OscConfig+0x2b8>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a07      	ldr	r2, [pc, #28]	; (80034d4 <HAL_RCC_OscConfig+0x2b8>)
 80034b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034be:	f7fe faf7 	bl	8001ab0 <HAL_GetTick>
 80034c2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034c4:	e011      	b.n	80034ea <HAL_RCC_OscConfig+0x2ce>
 80034c6:	bf00      	nop
 80034c8:	40023800 	.word	0x40023800
 80034cc:	42470000 	.word	0x42470000
 80034d0:	42470e80 	.word	0x42470e80
 80034d4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034d8:	f7fe faea 	bl	8001ab0 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d901      	bls.n	80034ea <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80034e6:	2303      	movs	r3, #3
 80034e8:	e106      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ea:	4b85      	ldr	r3, [pc, #532]	; (8003700 <HAL_RCC_OscConfig+0x4e4>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d0f0      	beq.n	80034d8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d106      	bne.n	800350c <HAL_RCC_OscConfig+0x2f0>
 80034fe:	4b81      	ldr	r3, [pc, #516]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 8003500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003502:	4a80      	ldr	r2, [pc, #512]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 8003504:	f043 0301 	orr.w	r3, r3, #1
 8003508:	6713      	str	r3, [r2, #112]	; 0x70
 800350a:	e01c      	b.n	8003546 <HAL_RCC_OscConfig+0x32a>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	2b05      	cmp	r3, #5
 8003512:	d10c      	bne.n	800352e <HAL_RCC_OscConfig+0x312>
 8003514:	4b7b      	ldr	r3, [pc, #492]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 8003516:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003518:	4a7a      	ldr	r2, [pc, #488]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 800351a:	f043 0304 	orr.w	r3, r3, #4
 800351e:	6713      	str	r3, [r2, #112]	; 0x70
 8003520:	4b78      	ldr	r3, [pc, #480]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 8003522:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003524:	4a77      	ldr	r2, [pc, #476]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 8003526:	f043 0301 	orr.w	r3, r3, #1
 800352a:	6713      	str	r3, [r2, #112]	; 0x70
 800352c:	e00b      	b.n	8003546 <HAL_RCC_OscConfig+0x32a>
 800352e:	4b75      	ldr	r3, [pc, #468]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 8003530:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003532:	4a74      	ldr	r2, [pc, #464]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 8003534:	f023 0301 	bic.w	r3, r3, #1
 8003538:	6713      	str	r3, [r2, #112]	; 0x70
 800353a:	4b72      	ldr	r3, [pc, #456]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 800353c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800353e:	4a71      	ldr	r2, [pc, #452]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 8003540:	f023 0304 	bic.w	r3, r3, #4
 8003544:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d015      	beq.n	800357a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800354e:	f7fe faaf 	bl	8001ab0 <HAL_GetTick>
 8003552:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003554:	e00a      	b.n	800356c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003556:	f7fe faab 	bl	8001ab0 <HAL_GetTick>
 800355a:	4602      	mov	r2, r0
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	1ad3      	subs	r3, r2, r3
 8003560:	f241 3288 	movw	r2, #5000	; 0x1388
 8003564:	4293      	cmp	r3, r2
 8003566:	d901      	bls.n	800356c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e0c5      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800356c:	4b65      	ldr	r3, [pc, #404]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 800356e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003570:	f003 0302 	and.w	r3, r3, #2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d0ee      	beq.n	8003556 <HAL_RCC_OscConfig+0x33a>
 8003578:	e014      	b.n	80035a4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800357a:	f7fe fa99 	bl	8001ab0 <HAL_GetTick>
 800357e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003580:	e00a      	b.n	8003598 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003582:	f7fe fa95 	bl	8001ab0 <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003590:	4293      	cmp	r3, r2
 8003592:	d901      	bls.n	8003598 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e0af      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003598:	4b5a      	ldr	r3, [pc, #360]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 800359a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800359c:	f003 0302 	and.w	r3, r3, #2
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d1ee      	bne.n	8003582 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035a4:	7dfb      	ldrb	r3, [r7, #23]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d105      	bne.n	80035b6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035aa:	4b56      	ldr	r3, [pc, #344]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 80035ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ae:	4a55      	ldr	r2, [pc, #340]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 80035b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035b4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	699b      	ldr	r3, [r3, #24]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f000 809b 	beq.w	80036f6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80035c0:	4b50      	ldr	r3, [pc, #320]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	f003 030c 	and.w	r3, r3, #12
 80035c8:	2b08      	cmp	r3, #8
 80035ca:	d05c      	beq.n	8003686 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	699b      	ldr	r3, [r3, #24]
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d141      	bne.n	8003658 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035d4:	4b4c      	ldr	r3, [pc, #304]	; (8003708 <HAL_RCC_OscConfig+0x4ec>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035da:	f7fe fa69 	bl	8001ab0 <HAL_GetTick>
 80035de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035e0:	e008      	b.n	80035f4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035e2:	f7fe fa65 	bl	8001ab0 <HAL_GetTick>
 80035e6:	4602      	mov	r2, r0
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d901      	bls.n	80035f4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80035f0:	2303      	movs	r3, #3
 80035f2:	e081      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035f4:	4b43      	ldr	r3, [pc, #268]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d1f0      	bne.n	80035e2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	69da      	ldr	r2, [r3, #28]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6a1b      	ldr	r3, [r3, #32]
 8003608:	431a      	orrs	r2, r3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360e:	019b      	lsls	r3, r3, #6
 8003610:	431a      	orrs	r2, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003616:	085b      	lsrs	r3, r3, #1
 8003618:	3b01      	subs	r3, #1
 800361a:	041b      	lsls	r3, r3, #16
 800361c:	431a      	orrs	r2, r3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003622:	061b      	lsls	r3, r3, #24
 8003624:	4937      	ldr	r1, [pc, #220]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 8003626:	4313      	orrs	r3, r2
 8003628:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800362a:	4b37      	ldr	r3, [pc, #220]	; (8003708 <HAL_RCC_OscConfig+0x4ec>)
 800362c:	2201      	movs	r2, #1
 800362e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003630:	f7fe fa3e 	bl	8001ab0 <HAL_GetTick>
 8003634:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003636:	e008      	b.n	800364a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003638:	f7fe fa3a 	bl	8001ab0 <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	2b02      	cmp	r3, #2
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e056      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800364a:	4b2e      	ldr	r3, [pc, #184]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d0f0      	beq.n	8003638 <HAL_RCC_OscConfig+0x41c>
 8003656:	e04e      	b.n	80036f6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003658:	4b2b      	ldr	r3, [pc, #172]	; (8003708 <HAL_RCC_OscConfig+0x4ec>)
 800365a:	2200      	movs	r2, #0
 800365c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800365e:	f7fe fa27 	bl	8001ab0 <HAL_GetTick>
 8003662:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003664:	e008      	b.n	8003678 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003666:	f7fe fa23 	bl	8001ab0 <HAL_GetTick>
 800366a:	4602      	mov	r2, r0
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	1ad3      	subs	r3, r2, r3
 8003670:	2b02      	cmp	r3, #2
 8003672:	d901      	bls.n	8003678 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003674:	2303      	movs	r3, #3
 8003676:	e03f      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003678:	4b22      	ldr	r3, [pc, #136]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d1f0      	bne.n	8003666 <HAL_RCC_OscConfig+0x44a>
 8003684:	e037      	b.n	80036f6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	699b      	ldr	r3, [r3, #24]
 800368a:	2b01      	cmp	r3, #1
 800368c:	d101      	bne.n	8003692 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e032      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003692:	4b1c      	ldr	r3, [pc, #112]	; (8003704 <HAL_RCC_OscConfig+0x4e8>)
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	699b      	ldr	r3, [r3, #24]
 800369c:	2b01      	cmp	r3, #1
 800369e:	d028      	beq.n	80036f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d121      	bne.n	80036f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d11a      	bne.n	80036f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036bc:	68fa      	ldr	r2, [r7, #12]
 80036be:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80036c2:	4013      	ands	r3, r2
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80036c8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d111      	bne.n	80036f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d8:	085b      	lsrs	r3, r3, #1
 80036da:	3b01      	subs	r3, #1
 80036dc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036de:	429a      	cmp	r2, r3
 80036e0:	d107      	bne.n	80036f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ec:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d001      	beq.n	80036f6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e000      	b.n	80036f8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3718      	adds	r7, #24
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	40007000 	.word	0x40007000
 8003704:	40023800 	.word	0x40023800
 8003708:	42470060 	.word	0x42470060

0800370c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d101      	bne.n	8003720 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e0cc      	b.n	80038ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003720:	4b68      	ldr	r3, [pc, #416]	; (80038c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0307 	and.w	r3, r3, #7
 8003728:	683a      	ldr	r2, [r7, #0]
 800372a:	429a      	cmp	r2, r3
 800372c:	d90c      	bls.n	8003748 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800372e:	4b65      	ldr	r3, [pc, #404]	; (80038c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	b2d2      	uxtb	r2, r2
 8003734:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003736:	4b63      	ldr	r3, [pc, #396]	; (80038c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0307 	and.w	r3, r3, #7
 800373e:	683a      	ldr	r2, [r7, #0]
 8003740:	429a      	cmp	r2, r3
 8003742:	d001      	beq.n	8003748 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e0b8      	b.n	80038ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0302 	and.w	r3, r3, #2
 8003750:	2b00      	cmp	r3, #0
 8003752:	d020      	beq.n	8003796 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0304 	and.w	r3, r3, #4
 800375c:	2b00      	cmp	r3, #0
 800375e:	d005      	beq.n	800376c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003760:	4b59      	ldr	r3, [pc, #356]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	4a58      	ldr	r2, [pc, #352]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003766:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800376a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0308 	and.w	r3, r3, #8
 8003774:	2b00      	cmp	r3, #0
 8003776:	d005      	beq.n	8003784 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003778:	4b53      	ldr	r3, [pc, #332]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	4a52      	ldr	r2, [pc, #328]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 800377e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003782:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003784:	4b50      	ldr	r3, [pc, #320]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	494d      	ldr	r1, [pc, #308]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003792:	4313      	orrs	r3, r2
 8003794:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d044      	beq.n	800382c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d107      	bne.n	80037ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037aa:	4b47      	ldr	r3, [pc, #284]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d119      	bne.n	80037ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e07f      	b.n	80038ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	2b02      	cmp	r3, #2
 80037c0:	d003      	beq.n	80037ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037c6:	2b03      	cmp	r3, #3
 80037c8:	d107      	bne.n	80037da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037ca:	4b3f      	ldr	r3, [pc, #252]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d109      	bne.n	80037ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e06f      	b.n	80038ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037da:	4b3b      	ldr	r3, [pc, #236]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0302 	and.w	r3, r3, #2
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d101      	bne.n	80037ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e067      	b.n	80038ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037ea:	4b37      	ldr	r3, [pc, #220]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f023 0203 	bic.w	r2, r3, #3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	4934      	ldr	r1, [pc, #208]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037fc:	f7fe f958 	bl	8001ab0 <HAL_GetTick>
 8003800:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003802:	e00a      	b.n	800381a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003804:	f7fe f954 	bl	8001ab0 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003812:	4293      	cmp	r3, r2
 8003814:	d901      	bls.n	800381a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e04f      	b.n	80038ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800381a:	4b2b      	ldr	r3, [pc, #172]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f003 020c 	and.w	r2, r3, #12
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	429a      	cmp	r2, r3
 800382a:	d1eb      	bne.n	8003804 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800382c:	4b25      	ldr	r3, [pc, #148]	; (80038c4 <HAL_RCC_ClockConfig+0x1b8>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0307 	and.w	r3, r3, #7
 8003834:	683a      	ldr	r2, [r7, #0]
 8003836:	429a      	cmp	r2, r3
 8003838:	d20c      	bcs.n	8003854 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800383a:	4b22      	ldr	r3, [pc, #136]	; (80038c4 <HAL_RCC_ClockConfig+0x1b8>)
 800383c:	683a      	ldr	r2, [r7, #0]
 800383e:	b2d2      	uxtb	r2, r2
 8003840:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003842:	4b20      	ldr	r3, [pc, #128]	; (80038c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0307 	and.w	r3, r3, #7
 800384a:	683a      	ldr	r2, [r7, #0]
 800384c:	429a      	cmp	r2, r3
 800384e:	d001      	beq.n	8003854 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e032      	b.n	80038ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0304 	and.w	r3, r3, #4
 800385c:	2b00      	cmp	r3, #0
 800385e:	d008      	beq.n	8003872 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003860:	4b19      	ldr	r3, [pc, #100]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	4916      	ldr	r1, [pc, #88]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 800386e:	4313      	orrs	r3, r2
 8003870:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0308 	and.w	r3, r3, #8
 800387a:	2b00      	cmp	r3, #0
 800387c:	d009      	beq.n	8003892 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800387e:	4b12      	ldr	r3, [pc, #72]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	00db      	lsls	r3, r3, #3
 800388c:	490e      	ldr	r1, [pc, #56]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 800388e:	4313      	orrs	r3, r2
 8003890:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003892:	f000 f821 	bl	80038d8 <HAL_RCC_GetSysClockFreq>
 8003896:	4602      	mov	r2, r0
 8003898:	4b0b      	ldr	r3, [pc, #44]	; (80038c8 <HAL_RCC_ClockConfig+0x1bc>)
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	091b      	lsrs	r3, r3, #4
 800389e:	f003 030f 	and.w	r3, r3, #15
 80038a2:	490a      	ldr	r1, [pc, #40]	; (80038cc <HAL_RCC_ClockConfig+0x1c0>)
 80038a4:	5ccb      	ldrb	r3, [r1, r3]
 80038a6:	fa22 f303 	lsr.w	r3, r2, r3
 80038aa:	4a09      	ldr	r2, [pc, #36]	; (80038d0 <HAL_RCC_ClockConfig+0x1c4>)
 80038ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80038ae:	4b09      	ldr	r3, [pc, #36]	; (80038d4 <HAL_RCC_ClockConfig+0x1c8>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4618      	mov	r0, r3
 80038b4:	f7fe f8b8 	bl	8001a28 <HAL_InitTick>

  return HAL_OK;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3710      	adds	r7, #16
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	40023c00 	.word	0x40023c00
 80038c8:	40023800 	.word	0x40023800
 80038cc:	0800f95c 	.word	0x0800f95c
 80038d0:	20000004 	.word	0x20000004
 80038d4:	20000008 	.word	0x20000008

080038d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038d8:	b5b0      	push	{r4, r5, r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80038de:	2100      	movs	r1, #0
 80038e0:	6079      	str	r1, [r7, #4]
 80038e2:	2100      	movs	r1, #0
 80038e4:	60f9      	str	r1, [r7, #12]
 80038e6:	2100      	movs	r1, #0
 80038e8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80038ea:	2100      	movs	r1, #0
 80038ec:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038ee:	4952      	ldr	r1, [pc, #328]	; (8003a38 <HAL_RCC_GetSysClockFreq+0x160>)
 80038f0:	6889      	ldr	r1, [r1, #8]
 80038f2:	f001 010c 	and.w	r1, r1, #12
 80038f6:	2908      	cmp	r1, #8
 80038f8:	d00d      	beq.n	8003916 <HAL_RCC_GetSysClockFreq+0x3e>
 80038fa:	2908      	cmp	r1, #8
 80038fc:	f200 8094 	bhi.w	8003a28 <HAL_RCC_GetSysClockFreq+0x150>
 8003900:	2900      	cmp	r1, #0
 8003902:	d002      	beq.n	800390a <HAL_RCC_GetSysClockFreq+0x32>
 8003904:	2904      	cmp	r1, #4
 8003906:	d003      	beq.n	8003910 <HAL_RCC_GetSysClockFreq+0x38>
 8003908:	e08e      	b.n	8003a28 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800390a:	4b4c      	ldr	r3, [pc, #304]	; (8003a3c <HAL_RCC_GetSysClockFreq+0x164>)
 800390c:	60bb      	str	r3, [r7, #8]
       break;
 800390e:	e08e      	b.n	8003a2e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003910:	4b4b      	ldr	r3, [pc, #300]	; (8003a40 <HAL_RCC_GetSysClockFreq+0x168>)
 8003912:	60bb      	str	r3, [r7, #8]
      break;
 8003914:	e08b      	b.n	8003a2e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003916:	4948      	ldr	r1, [pc, #288]	; (8003a38 <HAL_RCC_GetSysClockFreq+0x160>)
 8003918:	6849      	ldr	r1, [r1, #4]
 800391a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800391e:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003920:	4945      	ldr	r1, [pc, #276]	; (8003a38 <HAL_RCC_GetSysClockFreq+0x160>)
 8003922:	6849      	ldr	r1, [r1, #4]
 8003924:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8003928:	2900      	cmp	r1, #0
 800392a:	d024      	beq.n	8003976 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800392c:	4942      	ldr	r1, [pc, #264]	; (8003a38 <HAL_RCC_GetSysClockFreq+0x160>)
 800392e:	6849      	ldr	r1, [r1, #4]
 8003930:	0989      	lsrs	r1, r1, #6
 8003932:	4608      	mov	r0, r1
 8003934:	f04f 0100 	mov.w	r1, #0
 8003938:	f240 14ff 	movw	r4, #511	; 0x1ff
 800393c:	f04f 0500 	mov.w	r5, #0
 8003940:	ea00 0204 	and.w	r2, r0, r4
 8003944:	ea01 0305 	and.w	r3, r1, r5
 8003948:	493d      	ldr	r1, [pc, #244]	; (8003a40 <HAL_RCC_GetSysClockFreq+0x168>)
 800394a:	fb01 f003 	mul.w	r0, r1, r3
 800394e:	2100      	movs	r1, #0
 8003950:	fb01 f102 	mul.w	r1, r1, r2
 8003954:	1844      	adds	r4, r0, r1
 8003956:	493a      	ldr	r1, [pc, #232]	; (8003a40 <HAL_RCC_GetSysClockFreq+0x168>)
 8003958:	fba2 0101 	umull	r0, r1, r2, r1
 800395c:	1863      	adds	r3, r4, r1
 800395e:	4619      	mov	r1, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	461a      	mov	r2, r3
 8003964:	f04f 0300 	mov.w	r3, #0
 8003968:	f7fc fc8a 	bl	8000280 <__aeabi_uldivmod>
 800396c:	4602      	mov	r2, r0
 800396e:	460b      	mov	r3, r1
 8003970:	4613      	mov	r3, r2
 8003972:	60fb      	str	r3, [r7, #12]
 8003974:	e04a      	b.n	8003a0c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003976:	4b30      	ldr	r3, [pc, #192]	; (8003a38 <HAL_RCC_GetSysClockFreq+0x160>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	099b      	lsrs	r3, r3, #6
 800397c:	461a      	mov	r2, r3
 800397e:	f04f 0300 	mov.w	r3, #0
 8003982:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003986:	f04f 0100 	mov.w	r1, #0
 800398a:	ea02 0400 	and.w	r4, r2, r0
 800398e:	ea03 0501 	and.w	r5, r3, r1
 8003992:	4620      	mov	r0, r4
 8003994:	4629      	mov	r1, r5
 8003996:	f04f 0200 	mov.w	r2, #0
 800399a:	f04f 0300 	mov.w	r3, #0
 800399e:	014b      	lsls	r3, r1, #5
 80039a0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80039a4:	0142      	lsls	r2, r0, #5
 80039a6:	4610      	mov	r0, r2
 80039a8:	4619      	mov	r1, r3
 80039aa:	1b00      	subs	r0, r0, r4
 80039ac:	eb61 0105 	sbc.w	r1, r1, r5
 80039b0:	f04f 0200 	mov.w	r2, #0
 80039b4:	f04f 0300 	mov.w	r3, #0
 80039b8:	018b      	lsls	r3, r1, #6
 80039ba:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80039be:	0182      	lsls	r2, r0, #6
 80039c0:	1a12      	subs	r2, r2, r0
 80039c2:	eb63 0301 	sbc.w	r3, r3, r1
 80039c6:	f04f 0000 	mov.w	r0, #0
 80039ca:	f04f 0100 	mov.w	r1, #0
 80039ce:	00d9      	lsls	r1, r3, #3
 80039d0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80039d4:	00d0      	lsls	r0, r2, #3
 80039d6:	4602      	mov	r2, r0
 80039d8:	460b      	mov	r3, r1
 80039da:	1912      	adds	r2, r2, r4
 80039dc:	eb45 0303 	adc.w	r3, r5, r3
 80039e0:	f04f 0000 	mov.w	r0, #0
 80039e4:	f04f 0100 	mov.w	r1, #0
 80039e8:	0299      	lsls	r1, r3, #10
 80039ea:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80039ee:	0290      	lsls	r0, r2, #10
 80039f0:	4602      	mov	r2, r0
 80039f2:	460b      	mov	r3, r1
 80039f4:	4610      	mov	r0, r2
 80039f6:	4619      	mov	r1, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	461a      	mov	r2, r3
 80039fc:	f04f 0300 	mov.w	r3, #0
 8003a00:	f7fc fc3e 	bl	8000280 <__aeabi_uldivmod>
 8003a04:	4602      	mov	r2, r0
 8003a06:	460b      	mov	r3, r1
 8003a08:	4613      	mov	r3, r2
 8003a0a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a0c:	4b0a      	ldr	r3, [pc, #40]	; (8003a38 <HAL_RCC_GetSysClockFreq+0x160>)
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	0c1b      	lsrs	r3, r3, #16
 8003a12:	f003 0303 	and.w	r3, r3, #3
 8003a16:	3301      	adds	r3, #1
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003a1c:	68fa      	ldr	r2, [r7, #12]
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a24:	60bb      	str	r3, [r7, #8]
      break;
 8003a26:	e002      	b.n	8003a2e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a28:	4b04      	ldr	r3, [pc, #16]	; (8003a3c <HAL_RCC_GetSysClockFreq+0x164>)
 8003a2a:	60bb      	str	r3, [r7, #8]
      break;
 8003a2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a2e:	68bb      	ldr	r3, [r7, #8]
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bdb0      	pop	{r4, r5, r7, pc}
 8003a38:	40023800 	.word	0x40023800
 8003a3c:	00f42400 	.word	0x00f42400
 8003a40:	017d7840 	.word	0x017d7840

08003a44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a48:	4b03      	ldr	r3, [pc, #12]	; (8003a58 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	20000004 	.word	0x20000004

08003a5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a60:	f7ff fff0 	bl	8003a44 <HAL_RCC_GetHCLKFreq>
 8003a64:	4602      	mov	r2, r0
 8003a66:	4b05      	ldr	r3, [pc, #20]	; (8003a7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	0a9b      	lsrs	r3, r3, #10
 8003a6c:	f003 0307 	and.w	r3, r3, #7
 8003a70:	4903      	ldr	r1, [pc, #12]	; (8003a80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a72:	5ccb      	ldrb	r3, [r1, r3]
 8003a74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	40023800 	.word	0x40023800
 8003a80:	0800f96c 	.word	0x0800f96c

08003a84 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b086      	sub	sp, #24
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003a90:	2300      	movs	r3, #0
 8003a92:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d105      	bne.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d035      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003aac:	4b67      	ldr	r3, [pc, #412]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003ab2:	f7fd fffd 	bl	8001ab0 <HAL_GetTick>
 8003ab6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003ab8:	e008      	b.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003aba:	f7fd fff9 	bl	8001ab0 <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d901      	bls.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ac8:	2303      	movs	r3, #3
 8003aca:	e0ba      	b.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003acc:	4b60      	ldr	r3, [pc, #384]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d1f0      	bne.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	019a      	lsls	r2, r3, #6
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	071b      	lsls	r3, r3, #28
 8003ae4:	495a      	ldr	r1, [pc, #360]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003aec:	4b57      	ldr	r3, [pc, #348]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003aee:	2201      	movs	r2, #1
 8003af0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003af2:	f7fd ffdd 	bl	8001ab0 <HAL_GetTick>
 8003af6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003af8:	e008      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003afa:	f7fd ffd9 	bl	8001ab0 <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	d901      	bls.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	e09a      	b.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b0c:	4b50      	ldr	r3, [pc, #320]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d0f0      	beq.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0302 	and.w	r3, r3, #2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f000 8083 	beq.w	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b26:	2300      	movs	r3, #0
 8003b28:	60fb      	str	r3, [r7, #12]
 8003b2a:	4b49      	ldr	r3, [pc, #292]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2e:	4a48      	ldr	r2, [pc, #288]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b34:	6413      	str	r3, [r2, #64]	; 0x40
 8003b36:	4b46      	ldr	r3, [pc, #280]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b3e:	60fb      	str	r3, [r7, #12]
 8003b40:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003b42:	4b44      	ldr	r3, [pc, #272]	; (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a43      	ldr	r2, [pc, #268]	; (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b4c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b4e:	f7fd ffaf 	bl	8001ab0 <HAL_GetTick>
 8003b52:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003b54:	e008      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003b56:	f7fd ffab 	bl	8001ab0 <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d901      	bls.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e06c      	b.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003b68:	4b3a      	ldr	r3, [pc, #232]	; (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0f0      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b74:	4b36      	ldr	r3, [pc, #216]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b7c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d02f      	beq.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b8c:	693a      	ldr	r2, [r7, #16]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d028      	beq.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b92:	4b2f      	ldr	r3, [pc, #188]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b9a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b9c:	4b2e      	ldr	r3, [pc, #184]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003ba2:	4b2d      	ldr	r3, [pc, #180]	; (8003c58 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003ba8:	4a29      	ldr	r2, [pc, #164]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003bae:	4b28      	ldr	r3, [pc, #160]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003bb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d114      	bne.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003bba:	f7fd ff79 	bl	8001ab0 <HAL_GetTick>
 8003bbe:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bc0:	e00a      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bc2:	f7fd ff75 	bl	8001ab0 <HAL_GetTick>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	1ad3      	subs	r3, r2, r3
 8003bcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d901      	bls.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e034      	b.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bd8:	4b1d      	ldr	r3, [pc, #116]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003bda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bdc:	f003 0302 	and.w	r3, r3, #2
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d0ee      	beq.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bf0:	d10d      	bne.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003bf2:	4b17      	ldr	r3, [pc, #92]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	68db      	ldr	r3, [r3, #12]
 8003bfe:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003c02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c06:	4912      	ldr	r1, [pc, #72]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	608b      	str	r3, [r1, #8]
 8003c0c:	e005      	b.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003c0e:	4b10      	ldr	r3, [pc, #64]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	4a0f      	ldr	r2, [pc, #60]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003c14:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003c18:	6093      	str	r3, [r2, #8]
 8003c1a:	4b0d      	ldr	r3, [pc, #52]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003c1c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c26:	490a      	ldr	r1, [pc, #40]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0308 	and.w	r3, r3, #8
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d003      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	7c1a      	ldrb	r2, [r3, #16]
 8003c3c:	4b07      	ldr	r3, [pc, #28]	; (8003c5c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003c3e:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003c40:	2300      	movs	r3, #0
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3718      	adds	r7, #24
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	42470068 	.word	0x42470068
 8003c50:	40023800 	.word	0x40023800
 8003c54:	40007000 	.word	0x40007000
 8003c58:	42470e40 	.word	0x42470e40
 8003c5c:	424711e0 	.word	0x424711e0

08003c60 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d101      	bne.n	8003c72 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e083      	b.n	8003d7a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	7f5b      	ldrb	r3, [r3, #29]
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d105      	bne.n	8003c88 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f7fd fbac 	bl	80013e0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2202      	movs	r2, #2
 8003c8c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	22ca      	movs	r2, #202	; 0xca
 8003c94:	625a      	str	r2, [r3, #36]	; 0x24
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2253      	movs	r2, #83	; 0x53
 8003c9c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 f897 	bl	8003dd2 <RTC_EnterInitMode>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d008      	beq.n	8003cbc <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	22ff      	movs	r2, #255	; 0xff
 8003cb0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2204      	movs	r2, #4
 8003cb6:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e05e      	b.n	8003d7a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	6812      	ldr	r2, [r2, #0]
 8003cc6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003cca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cce:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	6899      	ldr	r1, [r3, #8]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685a      	ldr	r2, [r3, #4]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	691b      	ldr	r3, [r3, #16]
 8003cde:	431a      	orrs	r2, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	695b      	ldr	r3, [r3, #20]
 8003ce4:	431a      	orrs	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	430a      	orrs	r2, r1
 8003cec:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	687a      	ldr	r2, [r7, #4]
 8003cf4:	68d2      	ldr	r2, [r2, #12]
 8003cf6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	6919      	ldr	r1, [r3, #16]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	041a      	lsls	r2, r3, #16
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	68da      	ldr	r2, [r3, #12]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d1a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	f003 0320 	and.w	r3, r3, #32
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d10e      	bne.n	8003d48 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 f829 	bl	8003d82 <HAL_RTC_WaitForSynchro>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d008      	beq.n	8003d48 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	22ff      	movs	r2, #255	; 0xff
 8003d3c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2204      	movs	r2, #4
 8003d42:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e018      	b.n	8003d7a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d56:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	699a      	ldr	r2, [r3, #24]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	430a      	orrs	r2, r1
 8003d68:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	22ff      	movs	r2, #255	; 0xff
 8003d70:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2201      	movs	r2, #1
 8003d76:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8003d78:	2300      	movs	r3, #0
  }
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3708      	adds	r7, #8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b084      	sub	sp, #16
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	68da      	ldr	r2, [r3, #12]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003d9c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003d9e:	f7fd fe87 	bl	8001ab0 <HAL_GetTick>
 8003da2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003da4:	e009      	b.n	8003dba <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003da6:	f7fd fe83 	bl	8001ab0 <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003db4:	d901      	bls.n	8003dba <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e007      	b.n	8003dca <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	f003 0320 	and.w	r3, r3, #32
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d0ee      	beq.n	8003da6 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003dc8:	2300      	movs	r3, #0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3710      	adds	r7, #16
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}

08003dd2 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003dd2:	b580      	push	{r7, lr}
 8003dd4:	b084      	sub	sp, #16
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d119      	bne.n	8003e20 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f04f 32ff 	mov.w	r2, #4294967295
 8003df4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003df6:	f7fd fe5b 	bl	8001ab0 <HAL_GetTick>
 8003dfa:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003dfc:	e009      	b.n	8003e12 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003dfe:	f7fd fe57 	bl	8001ab0 <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e0c:	d901      	bls.n	8003e12 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e007      	b.n	8003e22 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d0ee      	beq.n	8003dfe <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3710      	adds	r7, #16
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}

08003e2a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e2a:	b580      	push	{r7, lr}
 8003e2c:	b082      	sub	sp, #8
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d101      	bne.n	8003e3c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e07b      	b.n	8003f34 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d108      	bne.n	8003e56 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e4c:	d009      	beq.n	8003e62 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	61da      	str	r2, [r3, #28]
 8003e54:	e005      	b.n	8003e62 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d106      	bne.n	8003e82 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f7fd fb47 	bl	8001510 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2202      	movs	r2, #2
 8003e86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e98:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003eaa:	431a      	orrs	r2, r3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003eb4:	431a      	orrs	r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	f003 0302 	and.w	r3, r3, #2
 8003ebe:	431a      	orrs	r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	695b      	ldr	r3, [r3, #20]
 8003ec4:	f003 0301 	and.w	r3, r3, #1
 8003ec8:	431a      	orrs	r2, r3
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	699b      	ldr	r3, [r3, #24]
 8003ece:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ed2:	431a      	orrs	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	69db      	ldr	r3, [r3, #28]
 8003ed8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003edc:	431a      	orrs	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a1b      	ldr	r3, [r3, #32]
 8003ee2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ee6:	ea42 0103 	orr.w	r1, r2, r3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eee:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	430a      	orrs	r2, r1
 8003ef8:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	699b      	ldr	r3, [r3, #24]
 8003efe:	0c1b      	lsrs	r3, r3, #16
 8003f00:	f003 0104 	and.w	r1, r3, #4
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f08:	f003 0210 	and.w	r2, r3, #16
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	430a      	orrs	r2, r1
 8003f12:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	69da      	ldr	r2, [r3, #28]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f22:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3708      	adds	r7, #8
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b088      	sub	sp, #32
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	603b      	str	r3, [r7, #0]
 8003f48:	4613      	mov	r3, r2
 8003f4a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d101      	bne.n	8003f5e <HAL_SPI_Transmit+0x22>
 8003f5a:	2302      	movs	r3, #2
 8003f5c:	e126      	b.n	80041ac <HAL_SPI_Transmit+0x270>
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f66:	f7fd fda3 	bl	8001ab0 <HAL_GetTick>
 8003f6a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003f6c:	88fb      	ldrh	r3, [r7, #6]
 8003f6e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d002      	beq.n	8003f82 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f80:	e10b      	b.n	800419a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d002      	beq.n	8003f8e <HAL_SPI_Transmit+0x52>
 8003f88:	88fb      	ldrh	r3, [r7, #6]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d102      	bne.n	8003f94 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f92:	e102      	b.n	800419a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2203      	movs	r2, #3
 8003f98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	68ba      	ldr	r2, [r7, #8]
 8003fa6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	88fa      	ldrh	r2, [r7, #6]
 8003fac:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	88fa      	ldrh	r2, [r7, #6]
 8003fb2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fda:	d10f      	bne.n	8003ffc <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fea:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ffa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004006:	2b40      	cmp	r3, #64	; 0x40
 8004008:	d007      	beq.n	800401a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004018:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004022:	d14b      	bne.n	80040bc <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d002      	beq.n	8004032 <HAL_SPI_Transmit+0xf6>
 800402c:	8afb      	ldrh	r3, [r7, #22]
 800402e:	2b01      	cmp	r3, #1
 8004030:	d13e      	bne.n	80040b0 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004036:	881a      	ldrh	r2, [r3, #0]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004042:	1c9a      	adds	r2, r3, #2
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800404c:	b29b      	uxth	r3, r3
 800404e:	3b01      	subs	r3, #1
 8004050:	b29a      	uxth	r2, r3
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004056:	e02b      	b.n	80040b0 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f003 0302 	and.w	r3, r3, #2
 8004062:	2b02      	cmp	r3, #2
 8004064:	d112      	bne.n	800408c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800406a:	881a      	ldrh	r2, [r3, #0]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004076:	1c9a      	adds	r2, r3, #2
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004080:	b29b      	uxth	r3, r3
 8004082:	3b01      	subs	r3, #1
 8004084:	b29a      	uxth	r2, r3
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	86da      	strh	r2, [r3, #54]	; 0x36
 800408a:	e011      	b.n	80040b0 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800408c:	f7fd fd10 	bl	8001ab0 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	683a      	ldr	r2, [r7, #0]
 8004098:	429a      	cmp	r2, r3
 800409a:	d803      	bhi.n	80040a4 <HAL_SPI_Transmit+0x168>
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040a2:	d102      	bne.n	80040aa <HAL_SPI_Transmit+0x16e>
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d102      	bne.n	80040b0 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80040aa:	2303      	movs	r3, #3
 80040ac:	77fb      	strb	r3, [r7, #31]
          goto error;
 80040ae:	e074      	b.n	800419a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d1ce      	bne.n	8004058 <HAL_SPI_Transmit+0x11c>
 80040ba:	e04c      	b.n	8004156 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d002      	beq.n	80040ca <HAL_SPI_Transmit+0x18e>
 80040c4:	8afb      	ldrh	r3, [r7, #22]
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d140      	bne.n	800414c <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	330c      	adds	r3, #12
 80040d4:	7812      	ldrb	r2, [r2, #0]
 80040d6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040dc:	1c5a      	adds	r2, r3, #1
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	3b01      	subs	r3, #1
 80040ea:	b29a      	uxth	r2, r3
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80040f0:	e02c      	b.n	800414c <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	f003 0302 	and.w	r3, r3, #2
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d113      	bne.n	8004128 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	330c      	adds	r3, #12
 800410a:	7812      	ldrb	r2, [r2, #0]
 800410c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004112:	1c5a      	adds	r2, r3, #1
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800411c:	b29b      	uxth	r3, r3
 800411e:	3b01      	subs	r3, #1
 8004120:	b29a      	uxth	r2, r3
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	86da      	strh	r2, [r3, #54]	; 0x36
 8004126:	e011      	b.n	800414c <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004128:	f7fd fcc2 	bl	8001ab0 <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	683a      	ldr	r2, [r7, #0]
 8004134:	429a      	cmp	r2, r3
 8004136:	d803      	bhi.n	8004140 <HAL_SPI_Transmit+0x204>
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800413e:	d102      	bne.n	8004146 <HAL_SPI_Transmit+0x20a>
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d102      	bne.n	800414c <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	77fb      	strb	r3, [r7, #31]
          goto error;
 800414a:	e026      	b.n	800419a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004150:	b29b      	uxth	r3, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1cd      	bne.n	80040f2 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004156:	69ba      	ldr	r2, [r7, #24]
 8004158:	6839      	ldr	r1, [r7, #0]
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f000 f9fe 	bl	800455c <SPI_EndRxTxTransaction>
 8004160:	4603      	mov	r3, r0
 8004162:	2b00      	cmp	r3, #0
 8004164:	d002      	beq.n	800416c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2220      	movs	r2, #32
 800416a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d10a      	bne.n	800418a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004174:	2300      	movs	r3, #0
 8004176:	613b      	str	r3, [r7, #16]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	613b      	str	r3, [r7, #16]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	613b      	str	r3, [r7, #16]
 8004188:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800418e:	2b00      	cmp	r3, #0
 8004190:	d002      	beq.n	8004198 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	77fb      	strb	r3, [r7, #31]
 8004196:	e000      	b.n	800419a <HAL_SPI_Transmit+0x25e>
  }

error:
 8004198:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2201      	movs	r2, #1
 800419e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80041aa:	7ffb      	ldrb	r3, [r7, #31]
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3720      	adds	r7, #32
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}

080041b4 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b086      	sub	sp, #24
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	4613      	mov	r3, r2
 80041c0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80041c2:	2300      	movs	r3, #0
 80041c4:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d101      	bne.n	80041d4 <HAL_SPI_Transmit_DMA+0x20>
 80041d0:	2302      	movs	r3, #2
 80041d2:	e09b      	b.n	800430c <HAL_SPI_Transmit_DMA+0x158>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d002      	beq.n	80041ee <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80041e8:	2302      	movs	r3, #2
 80041ea:	75fb      	strb	r3, [r7, #23]
    goto error;
 80041ec:	e089      	b.n	8004302 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d002      	beq.n	80041fa <HAL_SPI_Transmit_DMA+0x46>
 80041f4:	88fb      	ldrh	r3, [r7, #6]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d102      	bne.n	8004200 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80041fe:	e080      	b.n	8004302 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2203      	movs	r2, #3
 8004204:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2200      	movs	r2, #0
 800420c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	68ba      	ldr	r2, [r7, #8]
 8004212:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	88fa      	ldrh	r2, [r7, #6]
 8004218:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	88fa      	ldrh	r2, [r7, #6]
 800421e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2200      	movs	r2, #0
 8004224:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2200      	movs	r2, #0
 800422a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2200      	movs	r2, #0
 800423c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004246:	d10f      	bne.n	8004268 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004256:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004266:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800426c:	4a29      	ldr	r2, [pc, #164]	; (8004314 <HAL_SPI_Transmit_DMA+0x160>)
 800426e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004274:	4a28      	ldr	r2, [pc, #160]	; (8004318 <HAL_SPI_Transmit_DMA+0x164>)
 8004276:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800427c:	4a27      	ldr	r2, [pc, #156]	; (800431c <HAL_SPI_Transmit_DMA+0x168>)
 800427e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004284:	2200      	movs	r2, #0
 8004286:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004290:	4619      	mov	r1, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	330c      	adds	r3, #12
 8004298:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800429e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80042a0:	f7fe f9e8 	bl	8002674 <HAL_DMA_Start_IT>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00c      	beq.n	80042c4 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ae:	f043 0210 	orr.w	r2, r3, #16
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2201      	movs	r2, #1
 80042be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80042c2:	e01e      	b.n	8004302 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ce:	2b40      	cmp	r3, #64	; 0x40
 80042d0:	d007      	beq.n	80042e2 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042e0:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	685a      	ldr	r2, [r3, #4]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f042 0220 	orr.w	r2, r2, #32
 80042f0:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	685a      	ldr	r2, [r3, #4]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f042 0202 	orr.w	r2, r2, #2
 8004300:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800430a:	7dfb      	ldrb	r3, [r7, #23]
}
 800430c:	4618      	mov	r0, r3
 800430e:	3718      	adds	r7, #24
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	080043f1 	.word	0x080043f1
 8004318:	08004349 	.word	0x08004349
 800431c:	0800440d 	.word	0x0800440d

08004320 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004328:	bf00      	nop
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b086      	sub	sp, #24
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004354:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004356:	f7fd fbab 	bl	8001ab0 <HAL_GetTick>
 800435a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004366:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800436a:	d03b      	beq.n	80043e4 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	685a      	ldr	r2, [r3, #4]
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f022 0220 	bic.w	r2, r2, #32
 800437a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f022 0202 	bic.w	r2, r2, #2
 800438a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800438c:	693a      	ldr	r2, [r7, #16]
 800438e:	2164      	movs	r1, #100	; 0x64
 8004390:	6978      	ldr	r0, [r7, #20]
 8004392:	f000 f8e3 	bl	800455c <SPI_EndRxTxTransaction>
 8004396:	4603      	mov	r3, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d005      	beq.n	80043a8 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043a0:	f043 0220 	orr.w	r2, r3, #32
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d10a      	bne.n	80043c6 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80043b0:	2300      	movs	r3, #0
 80043b2:	60fb      	str	r3, [r7, #12]
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	60fb      	str	r3, [r7, #12]
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	60fb      	str	r3, [r7, #12]
 80043c4:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	2200      	movs	r2, #0
 80043ca:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d003      	beq.n	80043e4 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80043dc:	6978      	ldr	r0, [r7, #20]
 80043de:	f7ff ffa9 	bl	8004334 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80043e2:	e002      	b.n	80043ea <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80043e4:	6978      	ldr	r0, [r7, #20]
 80043e6:	f7fc fda1 	bl	8000f2c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80043ea:	3718      	adds	r7, #24
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}

080043f0 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043fc:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80043fe:	68f8      	ldr	r0, [r7, #12]
 8004400:	f7ff ff8e 	bl	8004320 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004404:	bf00      	nop
 8004406:	3710      	adds	r7, #16
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}

0800440c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004418:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	685a      	ldr	r2, [r3, #4]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f022 0203 	bic.w	r2, r2, #3
 8004428:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800442e:	f043 0210 	orr.w	r2, r3, #16
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2201      	movs	r2, #1
 800443a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800443e:	68f8      	ldr	r0, [r7, #12]
 8004440:	f7ff ff78 	bl	8004334 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004444:	bf00      	nop
 8004446:	3710      	adds	r7, #16
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b088      	sub	sp, #32
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	603b      	str	r3, [r7, #0]
 8004458:	4613      	mov	r3, r2
 800445a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800445c:	f7fd fb28 	bl	8001ab0 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004464:	1a9b      	subs	r3, r3, r2
 8004466:	683a      	ldr	r2, [r7, #0]
 8004468:	4413      	add	r3, r2
 800446a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800446c:	f7fd fb20 	bl	8001ab0 <HAL_GetTick>
 8004470:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004472:	4b39      	ldr	r3, [pc, #228]	; (8004558 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	015b      	lsls	r3, r3, #5
 8004478:	0d1b      	lsrs	r3, r3, #20
 800447a:	69fa      	ldr	r2, [r7, #28]
 800447c:	fb02 f303 	mul.w	r3, r2, r3
 8004480:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004482:	e054      	b.n	800452e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800448a:	d050      	beq.n	800452e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800448c:	f7fd fb10 	bl	8001ab0 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	69fa      	ldr	r2, [r7, #28]
 8004498:	429a      	cmp	r2, r3
 800449a:	d902      	bls.n	80044a2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d13d      	bne.n	800451e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	685a      	ldr	r2, [r3, #4]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80044b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044ba:	d111      	bne.n	80044e0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044c4:	d004      	beq.n	80044d0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044ce:	d107      	bne.n	80044e0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044e8:	d10f      	bne.n	800450a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80044f8:	601a      	str	r2, [r3, #0]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004508:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2201      	movs	r2, #1
 800450e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2200      	movs	r2, #0
 8004516:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e017      	b.n	800454e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d101      	bne.n	8004528 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004524:	2300      	movs	r3, #0
 8004526:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	3b01      	subs	r3, #1
 800452c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	689a      	ldr	r2, [r3, #8]
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	4013      	ands	r3, r2
 8004538:	68ba      	ldr	r2, [r7, #8]
 800453a:	429a      	cmp	r2, r3
 800453c:	bf0c      	ite	eq
 800453e:	2301      	moveq	r3, #1
 8004540:	2300      	movne	r3, #0
 8004542:	b2db      	uxtb	r3, r3
 8004544:	461a      	mov	r2, r3
 8004546:	79fb      	ldrb	r3, [r7, #7]
 8004548:	429a      	cmp	r2, r3
 800454a:	d19b      	bne.n	8004484 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	3720      	adds	r7, #32
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	20000004 	.word	0x20000004

0800455c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b088      	sub	sp, #32
 8004560:	af02      	add	r7, sp, #8
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004568:	4b1b      	ldr	r3, [pc, #108]	; (80045d8 <SPI_EndRxTxTransaction+0x7c>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a1b      	ldr	r2, [pc, #108]	; (80045dc <SPI_EndRxTxTransaction+0x80>)
 800456e:	fba2 2303 	umull	r2, r3, r2, r3
 8004572:	0d5b      	lsrs	r3, r3, #21
 8004574:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004578:	fb02 f303 	mul.w	r3, r2, r3
 800457c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004586:	d112      	bne.n	80045ae <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	9300      	str	r3, [sp, #0]
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	2200      	movs	r2, #0
 8004590:	2180      	movs	r1, #128	; 0x80
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f7ff ff5a 	bl	800444c <SPI_WaitFlagStateUntilTimeout>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d016      	beq.n	80045cc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a2:	f043 0220 	orr.w	r2, r3, #32
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e00f      	b.n	80045ce <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d00a      	beq.n	80045ca <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	3b01      	subs	r3, #1
 80045b8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045c4:	2b80      	cmp	r3, #128	; 0x80
 80045c6:	d0f2      	beq.n	80045ae <SPI_EndRxTxTransaction+0x52>
 80045c8:	e000      	b.n	80045cc <SPI_EndRxTxTransaction+0x70>
        break;
 80045ca:	bf00      	nop
  }

  return HAL_OK;
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3718      	adds	r7, #24
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	20000004 	.word	0x20000004
 80045dc:	165e9f81 	.word	0x165e9f81

080045e0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b086      	sub	sp, #24
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d101      	bne.n	80045f4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e097      	b.n	8004724 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d106      	bne.n	800460e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f7fd f95b 	bl	80018c4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2202      	movs	r2, #2
 8004612:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	6812      	ldr	r2, [r2, #0]
 8004620:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004624:	f023 0307 	bic.w	r3, r3, #7
 8004628:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	3304      	adds	r3, #4
 8004632:	4619      	mov	r1, r3
 8004634:	4610      	mov	r0, r2
 8004636:	f000 f907 	bl	8004848 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	699b      	ldr	r3, [r3, #24]
 8004648:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	6a1b      	ldr	r3, [r3, #32]
 8004650:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	697a      	ldr	r2, [r7, #20]
 8004658:	4313      	orrs	r3, r2
 800465a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004662:	f023 0303 	bic.w	r3, r3, #3
 8004666:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	689a      	ldr	r2, [r3, #8]
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	699b      	ldr	r3, [r3, #24]
 8004670:	021b      	lsls	r3, r3, #8
 8004672:	4313      	orrs	r3, r2
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	4313      	orrs	r3, r2
 8004678:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004680:	f023 030c 	bic.w	r3, r3, #12
 8004684:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800468c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004690:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	68da      	ldr	r2, [r3, #12]
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	69db      	ldr	r3, [r3, #28]
 800469a:	021b      	lsls	r3, r3, #8
 800469c:	4313      	orrs	r3, r2
 800469e:	693a      	ldr	r2, [r7, #16]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	691b      	ldr	r3, [r3, #16]
 80046a8:	011a      	lsls	r2, r3, #4
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	6a1b      	ldr	r3, [r3, #32]
 80046ae:	031b      	lsls	r3, r3, #12
 80046b0:	4313      	orrs	r3, r2
 80046b2:	693a      	ldr	r2, [r7, #16]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80046be:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80046c6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	685a      	ldr	r2, [r3, #4]
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	695b      	ldr	r3, [r3, #20]
 80046d0:	011b      	lsls	r3, r3, #4
 80046d2:	4313      	orrs	r3, r2
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	697a      	ldr	r2, [r7, #20]
 80046e0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	693a      	ldr	r2, [r7, #16]
 80046e8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68fa      	ldr	r2, [r7, #12]
 80046f0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2201      	movs	r2, #1
 80046f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2201      	movs	r2, #1
 80046fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2201      	movs	r2, #1
 8004706:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2201      	movs	r2, #1
 800470e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2201      	movs	r2, #1
 8004716:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2201      	movs	r2, #1
 800471e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	3718      	adds	r7, #24
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 8004734:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800473c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004744:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800474c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004754:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d110      	bne.n	800477e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800475c:	7bfb      	ldrb	r3, [r7, #15]
 800475e:	2b01      	cmp	r3, #1
 8004760:	d102      	bne.n	8004768 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004762:	7b7b      	ldrb	r3, [r7, #13]
 8004764:	2b01      	cmp	r3, #1
 8004766:	d001      	beq.n	800476c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e069      	b.n	8004840 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2202      	movs	r2, #2
 8004770:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2202      	movs	r2, #2
 8004778:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800477c:	e031      	b.n	80047e2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	2b04      	cmp	r3, #4
 8004782:	d110      	bne.n	80047a6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004784:	7bbb      	ldrb	r3, [r7, #14]
 8004786:	2b01      	cmp	r3, #1
 8004788:	d102      	bne.n	8004790 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800478a:	7b3b      	ldrb	r3, [r7, #12]
 800478c:	2b01      	cmp	r3, #1
 800478e:	d001      	beq.n	8004794 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e055      	b.n	8004840 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2202      	movs	r2, #2
 8004798:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2202      	movs	r2, #2
 80047a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80047a4:	e01d      	b.n	80047e2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80047a6:	7bfb      	ldrb	r3, [r7, #15]
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d108      	bne.n	80047be <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80047ac:	7bbb      	ldrb	r3, [r7, #14]
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d105      	bne.n	80047be <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80047b2:	7b7b      	ldrb	r3, [r7, #13]
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d102      	bne.n	80047be <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80047b8:	7b3b      	ldrb	r3, [r7, #12]
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d001      	beq.n	80047c2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e03e      	b.n	8004840 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2202      	movs	r2, #2
 80047c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2202      	movs	r2, #2
 80047ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2202      	movs	r2, #2
 80047d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2202      	movs	r2, #2
 80047de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d003      	beq.n	80047f0 <HAL_TIM_Encoder_Start+0xc4>
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	2b04      	cmp	r3, #4
 80047ec:	d008      	beq.n	8004800 <HAL_TIM_Encoder_Start+0xd4>
 80047ee:	e00f      	b.n	8004810 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2201      	movs	r2, #1
 80047f6:	2100      	movs	r1, #0
 80047f8:	4618      	mov	r0, r3
 80047fa:	f000 f8a5 	bl	8004948 <TIM_CCxChannelCmd>
      break;
 80047fe:	e016      	b.n	800482e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	2201      	movs	r2, #1
 8004806:	2104      	movs	r1, #4
 8004808:	4618      	mov	r0, r3
 800480a:	f000 f89d 	bl	8004948 <TIM_CCxChannelCmd>
      break;
 800480e:	e00e      	b.n	800482e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2201      	movs	r2, #1
 8004816:	2100      	movs	r1, #0
 8004818:	4618      	mov	r0, r3
 800481a:	f000 f895 	bl	8004948 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	2201      	movs	r2, #1
 8004824:	2104      	movs	r1, #4
 8004826:	4618      	mov	r0, r3
 8004828:	f000 f88e 	bl	8004948 <TIM_CCxChannelCmd>
      break;
 800482c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f042 0201 	orr.w	r2, r2, #1
 800483c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800483e:	2300      	movs	r3, #0
}
 8004840:	4618      	mov	r0, r3
 8004842:	3710      	adds	r7, #16
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}

08004848 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004848:	b480      	push	{r7}
 800484a:	b085      	sub	sp, #20
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	4a34      	ldr	r2, [pc, #208]	; (800492c <TIM_Base_SetConfig+0xe4>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d00f      	beq.n	8004880 <TIM_Base_SetConfig+0x38>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004866:	d00b      	beq.n	8004880 <TIM_Base_SetConfig+0x38>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	4a31      	ldr	r2, [pc, #196]	; (8004930 <TIM_Base_SetConfig+0xe8>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d007      	beq.n	8004880 <TIM_Base_SetConfig+0x38>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4a30      	ldr	r2, [pc, #192]	; (8004934 <TIM_Base_SetConfig+0xec>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d003      	beq.n	8004880 <TIM_Base_SetConfig+0x38>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a2f      	ldr	r2, [pc, #188]	; (8004938 <TIM_Base_SetConfig+0xf0>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d108      	bne.n	8004892 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004886:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	68fa      	ldr	r2, [r7, #12]
 800488e:	4313      	orrs	r3, r2
 8004890:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a25      	ldr	r2, [pc, #148]	; (800492c <TIM_Base_SetConfig+0xe4>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d01b      	beq.n	80048d2 <TIM_Base_SetConfig+0x8a>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048a0:	d017      	beq.n	80048d2 <TIM_Base_SetConfig+0x8a>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a22      	ldr	r2, [pc, #136]	; (8004930 <TIM_Base_SetConfig+0xe8>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d013      	beq.n	80048d2 <TIM_Base_SetConfig+0x8a>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a21      	ldr	r2, [pc, #132]	; (8004934 <TIM_Base_SetConfig+0xec>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d00f      	beq.n	80048d2 <TIM_Base_SetConfig+0x8a>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a20      	ldr	r2, [pc, #128]	; (8004938 <TIM_Base_SetConfig+0xf0>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d00b      	beq.n	80048d2 <TIM_Base_SetConfig+0x8a>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a1f      	ldr	r2, [pc, #124]	; (800493c <TIM_Base_SetConfig+0xf4>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d007      	beq.n	80048d2 <TIM_Base_SetConfig+0x8a>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a1e      	ldr	r2, [pc, #120]	; (8004940 <TIM_Base_SetConfig+0xf8>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d003      	beq.n	80048d2 <TIM_Base_SetConfig+0x8a>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a1d      	ldr	r2, [pc, #116]	; (8004944 <TIM_Base_SetConfig+0xfc>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d108      	bne.n	80048e4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	68db      	ldr	r3, [r3, #12]
 80048de:	68fa      	ldr	r2, [r7, #12]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	695b      	ldr	r3, [r3, #20]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	689a      	ldr	r2, [r3, #8]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	4a08      	ldr	r2, [pc, #32]	; (800492c <TIM_Base_SetConfig+0xe4>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d103      	bne.n	8004918 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	691a      	ldr	r2, [r3, #16]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	615a      	str	r2, [r3, #20]
}
 800491e:	bf00      	nop
 8004920:	3714      	adds	r7, #20
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr
 800492a:	bf00      	nop
 800492c:	40010000 	.word	0x40010000
 8004930:	40000400 	.word	0x40000400
 8004934:	40000800 	.word	0x40000800
 8004938:	40000c00 	.word	0x40000c00
 800493c:	40014000 	.word	0x40014000
 8004940:	40014400 	.word	0x40014400
 8004944:	40014800 	.word	0x40014800

08004948 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004948:	b480      	push	{r7}
 800494a:	b087      	sub	sp, #28
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	f003 031f 	and.w	r3, r3, #31
 800495a:	2201      	movs	r2, #1
 800495c:	fa02 f303 	lsl.w	r3, r2, r3
 8004960:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6a1a      	ldr	r2, [r3, #32]
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	43db      	mvns	r3, r3
 800496a:	401a      	ands	r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6a1a      	ldr	r2, [r3, #32]
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	f003 031f 	and.w	r3, r3, #31
 800497a:	6879      	ldr	r1, [r7, #4]
 800497c:	fa01 f303 	lsl.w	r3, r1, r3
 8004980:	431a      	orrs	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	621a      	str	r2, [r3, #32]
}
 8004986:	bf00      	nop
 8004988:	371c      	adds	r7, #28
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
	...

08004994 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004994:	b480      	push	{r7}
 8004996:	b085      	sub	sp, #20
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d101      	bne.n	80049ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80049a8:	2302      	movs	r3, #2
 80049aa:	e050      	b.n	8004a4e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2201      	movs	r2, #1
 80049b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2202      	movs	r2, #2
 80049b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68fa      	ldr	r2, [r7, #12]
 80049da:	4313      	orrs	r3, r2
 80049dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a1c      	ldr	r2, [pc, #112]	; (8004a5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d018      	beq.n	8004a22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049f8:	d013      	beq.n	8004a22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a18      	ldr	r2, [pc, #96]	; (8004a60 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d00e      	beq.n	8004a22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a16      	ldr	r2, [pc, #88]	; (8004a64 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d009      	beq.n	8004a22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a15      	ldr	r2, [pc, #84]	; (8004a68 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d004      	beq.n	8004a22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a13      	ldr	r2, [pc, #76]	; (8004a6c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d10c      	bne.n	8004a3c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	68ba      	ldr	r2, [r7, #8]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68ba      	ldr	r2, [r7, #8]
 8004a3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3714      	adds	r7, #20
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	40010000 	.word	0x40010000
 8004a60:	40000400 	.word	0x40000400
 8004a64:	40000800 	.word	0x40000800
 8004a68:	40000c00 	.word	0x40000c00
 8004a6c:	40014000 	.word	0x40014000

08004a70 <bitmap_init>:
    return bitmap->width * (bitmap->depth / 8) * bitmap->height;
};

/* Initialise bitmap with given buffer. */
void bitmap_init(bitmap_t *bitmap, uint8_t *buffer)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
    bitmap->pitch = bitmap->width * (bitmap->depth / 8);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	881a      	ldrh	r2, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	799b      	ldrb	r3, [r3, #6]
 8004a82:	08db      	lsrs	r3, r3, #3
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	fb12 f303 	smulbb	r3, r2, r3
 8004a8c:	b29a      	uxth	r2, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	809a      	strh	r2, [r3, #4]
    bitmap->size = bitmap->pitch * bitmap->height;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	889b      	ldrh	r3, [r3, #4]
 8004a96:	461a      	mov	r2, r3
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	885b      	ldrh	r3, [r3, #2]
 8004a9c:	fb03 f302 	mul.w	r3, r3, r2
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	609a      	str	r2, [r3, #8]
    bitmap->buffer = buffer;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	60da      	str	r2, [r3, #12]
}
 8004aac:	bf00      	nop
 8004aae:	370c      	adds	r7, #12
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr

08004ab8 <code>:
static const uint8_t RIGHT = 0b0010;
static const uint8_t BOTTOM = 0b0100;
static const uint8_t TOP = 0b1000;

static uint8_t code(int16_t x0, int16_t y0, window_t window)
{
 8004ab8:	b490      	push	{r4, r7}
 8004aba:	b086      	sub	sp, #24
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	4604      	mov	r4, r0
 8004ac0:	4608      	mov	r0, r1
 8004ac2:	1d39      	adds	r1, r7, #4
 8004ac4:	e881 000c 	stmia.w	r1, {r2, r3}
 8004ac8:	4623      	mov	r3, r4
 8004aca:	81fb      	strh	r3, [r7, #14]
 8004acc:	4603      	mov	r3, r0
 8004ace:	81bb      	strh	r3, [r7, #12]
    uint8_t code = INSIDE;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	75fb      	strb	r3, [r7, #23]

    if (x0 < window.x0) {
 8004ad4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004ad8:	88ba      	ldrh	r2, [r7, #4]
 8004ada:	4293      	cmp	r3, r2
 8004adc:	da04      	bge.n	8004ae8 <code+0x30>
        code |= LEFT;
 8004ade:	2201      	movs	r2, #1
 8004ae0:	7dfb      	ldrb	r3, [r7, #23]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	75fb      	strb	r3, [r7, #23]
 8004ae6:	e008      	b.n	8004afa <code+0x42>
    } else if (x0 > window.x1) {
 8004ae8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004aec:	893a      	ldrh	r2, [r7, #8]
 8004aee:	4293      	cmp	r3, r2
 8004af0:	dd03      	ble.n	8004afa <code+0x42>
        code |= RIGHT;
 8004af2:	2202      	movs	r2, #2
 8004af4:	7dfb      	ldrb	r3, [r7, #23]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	75fb      	strb	r3, [r7, #23]
    } if (y0 < window.y0) {
 8004afa:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004afe:	88fa      	ldrh	r2, [r7, #6]
 8004b00:	4293      	cmp	r3, r2
 8004b02:	da04      	bge.n	8004b0e <code+0x56>
        code |= BOTTOM;
 8004b04:	2204      	movs	r2, #4
 8004b06:	7dfb      	ldrb	r3, [r7, #23]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	75fb      	strb	r3, [r7, #23]
 8004b0c:	e008      	b.n	8004b20 <code+0x68>
    } else if (y0 > window.y1) {
 8004b0e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004b12:	897a      	ldrh	r2, [r7, #10]
 8004b14:	4293      	cmp	r3, r2
 8004b16:	dd03      	ble.n	8004b20 <code+0x68>
        code |= TOP;
 8004b18:	2208      	movs	r2, #8
 8004b1a:	7dfb      	ldrb	r3, [r7, #23]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	75fb      	strb	r3, [r7, #23]
    }

    return code;
 8004b20:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3718      	adds	r7, #24
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bc90      	pop	{r4, r7}
 8004b2a:	4770      	bx	lr

08004b2c <clip_line>:

bool clip_line(int16_t *x0, int16_t *y0, int16_t *x1, int16_t *y1, window_t window)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b088      	sub	sp, #32
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	60f8      	str	r0, [r7, #12]
 8004b34:	60b9      	str	r1, [r7, #8]
 8004b36:	607a      	str	r2, [r7, #4]
 8004b38:	603b      	str	r3, [r7, #0]
    uint8_t code0 = code(*x0, *y0, window);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f9b3 0000 	ldrsh.w	r0, [r3]
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004b46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004b4a:	cb0c      	ldmia	r3, {r2, r3}
 8004b4c:	f7ff ffb4 	bl	8004ab8 <code>
 8004b50:	4603      	mov	r3, r0
 8004b52:	77fb      	strb	r3, [r7, #31]
    uint8_t code1 = code(*x1, *y1, window);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f9b3 0000 	ldrsh.w	r0, [r3]
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004b60:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004b64:	cb0c      	ldmia	r3, {r2, r3}
 8004b66:	f7ff ffa7 	bl	8004ab8 <code>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	77bb      	strb	r3, [r7, #30]

    bool accept = false;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	777b      	strb	r3, [r7, #29]

    while (true) {
        if (!(code0 | code1)) {
 8004b72:	7ffa      	ldrb	r2, [r7, #31]
 8004b74:	7fbb      	ldrb	r3, [r7, #30]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d102      	bne.n	8004b84 <clip_line+0x58>
            /* Both endpoints inside clipping window, trivial accept. */
            accept = true;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	777b      	strb	r3, [r7, #29]
            break;
 8004b82:	e0e9      	b.n	8004d58 <clip_line+0x22c>
        } else if (code0 & code1) {
 8004b84:	7ffa      	ldrb	r2, [r7, #31]
 8004b86:	7fbb      	ldrb	r3, [r7, #30]
 8004b88:	4013      	ands	r3, r2
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	f040 80e2 	bne.w	8004d56 <clip_line+0x22a>
            /* Both endpoints outside clipping window, trivial reject. */
            break;
        } else {
            /* Part of line inside clipping window, nontrivial situation. */

            int16_t x = 0;
 8004b92:	2300      	movs	r3, #0
 8004b94:	837b      	strh	r3, [r7, #26]
            int16_t y = 0;
 8004b96:	2300      	movs	r3, #0
 8004b98:	833b      	strh	r3, [r7, #24]
            uint8_t code3 = code0 ? code0 : code1;
 8004b9a:	7ffb      	ldrb	r3, [r7, #31]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d001      	beq.n	8004ba4 <clip_line+0x78>
 8004ba0:	7ffb      	ldrb	r3, [r7, #31]
 8004ba2:	e000      	b.n	8004ba6 <clip_line+0x7a>
 8004ba4:	7fbb      	ldrb	r3, [r7, #30]
 8004ba6:	75fb      	strb	r3, [r7, #23]

            /* Find intersection point. */
            /* slope = (y1 - y0) / (x1 - x0) */
            /* x = x0 + (1 / slope) * (ym - y0), where ym is ymin or ymax */
            /* y = y0 + slope * (xm - x0), where xm is xmin or xmax */
            if (code3 & TOP) {
 8004ba8:	2208      	movs	r2, #8
 8004baa:	7dfb      	ldrb	r3, [r7, #23]
 8004bac:	4013      	ands	r3, r2
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d024      	beq.n	8004bfe <clip_line+0xd2>
                x = *x0 + (*x1 - *x0) * (window.y1 - *y0) / (*y1 - *y0);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004bba:	b29a      	uxth	r2, r3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004bca:	1acb      	subs	r3, r1, r3
 8004bcc:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 8004bce:	4608      	mov	r0, r1
 8004bd0:	68b9      	ldr	r1, [r7, #8]
 8004bd2:	f9b1 1000 	ldrsh.w	r1, [r1]
 8004bd6:	1a41      	subs	r1, r0, r1
 8004bd8:	fb01 f103 	mul.w	r1, r1, r3
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004be2:	4618      	mov	r0, r3
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004bea:	1ac3      	subs	r3, r0, r3
 8004bec:	fb91 f3f3 	sdiv	r3, r1, r3
 8004bf0:	b29b      	uxth	r3, r3
 8004bf2:	4413      	add	r3, r2
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	837b      	strh	r3, [r7, #26]
                y = window.y1;
 8004bf8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004bfa:	833b      	strh	r3, [r7, #24]
 8004bfc:	e07f      	b.n	8004cfe <clip_line+0x1d2>
            } else if (code3 & BOTTOM) {
 8004bfe:	2204      	movs	r2, #4
 8004c00:	7dfb      	ldrb	r3, [r7, #23]
 8004c02:	4013      	ands	r3, r2
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d024      	beq.n	8004c54 <clip_line+0x128>
                x = *x0 + (*x1 - *x0) * (window.y0 - *y0) / (*y1 - *y0);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c10:	b29a      	uxth	r2, r3
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c18:	4619      	mov	r1, r3
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c20:	1acb      	subs	r3, r1, r3
 8004c22:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8004c24:	4608      	mov	r0, r1
 8004c26:	68b9      	ldr	r1, [r7, #8]
 8004c28:	f9b1 1000 	ldrsh.w	r1, [r1]
 8004c2c:	1a41      	subs	r1, r0, r1
 8004c2e:	fb01 f103 	mul.w	r1, r1, r3
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c38:	4618      	mov	r0, r3
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c40:	1ac3      	subs	r3, r0, r3
 8004c42:	fb91 f3f3 	sdiv	r3, r1, r3
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	4413      	add	r3, r2
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	837b      	strh	r3, [r7, #26]
                y = window.y0;
 8004c4e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004c50:	833b      	strh	r3, [r7, #24]
 8004c52:	e054      	b.n	8004cfe <clip_line+0x1d2>
            } else if (code3 & RIGHT) {
 8004c54:	2202      	movs	r2, #2
 8004c56:	7dfb      	ldrb	r3, [r7, #23]
 8004c58:	4013      	ands	r3, r2
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d024      	beq.n	8004caa <clip_line+0x17e>
                y = *y0 + (*y1 - *y0) * (window.x1 - *x0) / (*x1 - *x0);
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c66:	b29a      	uxth	r2, r3
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c6e:	4619      	mov	r1, r3
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c76:	1acb      	subs	r3, r1, r3
 8004c78:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 8004c7a:	4608      	mov	r0, r1
 8004c7c:	68f9      	ldr	r1, [r7, #12]
 8004c7e:	f9b1 1000 	ldrsh.w	r1, [r1]
 8004c82:	1a41      	subs	r1, r0, r1
 8004c84:	fb01 f103 	mul.w	r1, r1, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c8e:	4618      	mov	r0, r3
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c96:	1ac3      	subs	r3, r0, r3
 8004c98:	fb91 f3f3 	sdiv	r3, r1, r3
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	4413      	add	r3, r2
 8004ca0:	b29b      	uxth	r3, r3
 8004ca2:	833b      	strh	r3, [r7, #24]
                x = window.x1;
 8004ca4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004ca6:	837b      	strh	r3, [r7, #26]
 8004ca8:	e029      	b.n	8004cfe <clip_line+0x1d2>
            }  else if (code3 & LEFT) {
 8004caa:	2201      	movs	r2, #1
 8004cac:	7dfb      	ldrb	r3, [r7, #23]
 8004cae:	4013      	ands	r3, r2
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d023      	beq.n	8004cfe <clip_line+0x1d2>
                y = *y0 + (*y1 - *y0) * (window.x0 - *x0) / (*x1 - *x0);
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004cbc:	b29a      	uxth	r2, r3
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004cc4:	4619      	mov	r1, r3
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ccc:	1acb      	subs	r3, r1, r3
 8004cce:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8004cd0:	4608      	mov	r0, r1
 8004cd2:	68f9      	ldr	r1, [r7, #12]
 8004cd4:	f9b1 1000 	ldrsh.w	r1, [r1]
 8004cd8:	1a41      	subs	r1, r0, r1
 8004cda:	fb01 f103 	mul.w	r1, r1, r3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004cec:	1ac3      	subs	r3, r0, r3
 8004cee:	fb91 f3f3 	sdiv	r3, r1, r3
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	4413      	add	r3, r2
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	833b      	strh	r3, [r7, #24]
                x = window.x0;
 8004cfa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004cfc:	837b      	strh	r3, [r7, #26]
            }

            /* Replace the outside point with the intersection point. */
            if (code3 == code0) {
 8004cfe:	7dfa      	ldrb	r2, [r7, #23]
 8004d00:	7ffb      	ldrb	r3, [r7, #31]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d113      	bne.n	8004d2e <clip_line+0x202>
                *x0 = x;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	8b7a      	ldrh	r2, [r7, #26]
 8004d0a:	801a      	strh	r2, [r3, #0]
                *y0 = y;
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	8b3a      	ldrh	r2, [r7, #24]
 8004d10:	801a      	strh	r2, [r3, #0]
                code0 = code(*x0, *y0, window);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f9b3 0000 	ldrsh.w	r0, [r3]
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004d1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004d22:	cb0c      	ldmia	r3, {r2, r3}
 8004d24:	f7ff fec8 	bl	8004ab8 <code>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	77fb      	strb	r3, [r7, #31]
 8004d2c:	e721      	b.n	8004b72 <clip_line+0x46>
            } else {
                *x1 = x;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	8b7a      	ldrh	r2, [r7, #26]
 8004d32:	801a      	strh	r2, [r3, #0]
                *y1 = y;
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	8b3a      	ldrh	r2, [r7, #24]
 8004d38:	801a      	strh	r2, [r3, #0]
                code1 = code(*x1, *y1, window);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f9b3 0000 	ldrsh.w	r0, [r3]
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004d46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004d4a:	cb0c      	ldmia	r3, {r2, r3}
 8004d4c:	f7ff feb4 	bl	8004ab8 <code>
 8004d50:	4603      	mov	r3, r0
 8004d52:	77bb      	strb	r3, [r7, #30]
        if (!(code0 | code1)) {
 8004d54:	e70d      	b.n	8004b72 <clip_line+0x46>
            break;
 8004d56:	bf00      	nop
            }
        }
    }

    return accept;
 8004d58:	7f7b      	ldrb	r3, [r7, #29]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3720      	adds	r7, #32
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <fontx_meta>:
#include <stddef.h>
#include <string.h>

#include "fontx.h"

uint8_t fontx_meta(fontx_meta_t *meta, const uint8_t *font) {
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b082      	sub	sp, #8
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
 8004d6a:	6039      	str	r1, [r7, #0]

    memcpy(meta->name, &font[FONTX_NAME], 8);
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	3306      	adds	r3, #6
 8004d72:	2208      	movs	r2, #8
 8004d74:	4619      	mov	r1, r3
 8004d76:	f000 fed3 	bl	8005b20 <memcpy>
    meta->width = font[FONTX_WIDTH];
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	7b9a      	ldrb	r2, [r3, #14]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	725a      	strb	r2, [r3, #9]
    meta->height = font[FONTX_HEIGHT];
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	7bda      	ldrb	r2, [r3, #15]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	729a      	strb	r2, [r3, #10]
    meta->type = font[FONTX_TYPE];
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	7c1a      	ldrb	r2, [r3, #16]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	72da      	strb	r2, [r3, #11]

    return 0;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3708      	adds	r7, #8
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <fontx_glyph>:


uint8_t fontx_glyph(fontx_glyph_t *glyph, wchar_t code, const uint8_t* font) {
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b08e      	sub	sp, #56	; 0x38
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	607a      	str	r2, [r7, #4]
    uint32_t nc, bc, sb, eb;
    uint8_t status;
    const uint8_t *block_table;
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 8004da8:	f107 0314 	add.w	r3, r7, #20
 8004dac:	6879      	ldr	r1, [r7, #4]
 8004dae:	4618      	mov	r0, r3
 8004db0:	f7ff ffd7 	bl	8004d62 <fontx_meta>
 8004db4:	4603      	mov	r3, r0
 8004db6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (0 != status) {
 8004dba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d002      	beq.n	8004dc8 <fontx_glyph+0x2c>
        return status;
 8004dc2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004dc6:	e077      	b.n	8004eb8 <fontx_glyph+0x11c>
    }

    glyph->width = meta.width;
 8004dc8:	7f7a      	ldrb	r2, [r7, #29]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	701a      	strb	r2, [r3, #0]
    glyph->height = meta.height;
 8004dce:	7fba      	ldrb	r2, [r7, #30]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	705a      	strb	r2, [r3, #1]
    glyph->pitch = (meta.width + 7) / 8;
 8004dd4:	7f7b      	ldrb	r3, [r7, #29]
 8004dd6:	3307      	adds	r3, #7
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	da00      	bge.n	8004dde <fontx_glyph+0x42>
 8004ddc:	3307      	adds	r3, #7
 8004dde:	10db      	asrs	r3, r3, #3
 8004de0:	b2da      	uxtb	r2, r3
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	70da      	strb	r2, [r3, #3]
    glyph->size = glyph->pitch * meta.height;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	78da      	ldrb	r2, [r3, #3]
 8004dea:	7fbb      	ldrb	r3, [r7, #30]
 8004dec:	fb12 f303 	smulbb	r3, r2, r3
 8004df0:	b2da      	uxtb	r2, r3
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	709a      	strb	r2, [r3, #2]

    if (FONTX_TYPE_SBCS == meta.type) {
 8004df6:	7ffb      	ldrb	r3, [r7, #31]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d10f      	bne.n	8004e1c <fontx_glyph+0x80>
        if (code < 0x100) {
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	2bff      	cmp	r3, #255	; 0xff
 8004e00:	d859      	bhi.n	8004eb6 <fontx_glyph+0x11a>
            glyph->buffer = &font[FONTX_GLYPH_DATA_START + code * glyph->size];
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	789b      	ldrb	r3, [r3, #2]
 8004e06:	461a      	mov	r2, r3
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	fb03 f302 	mul.w	r3, r3, r2
 8004e0e:	3311      	adds	r3, #17
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	441a      	add	r2, r3
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	605a      	str	r2, [r3, #4]
            return FONTX_OK;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	e04d      	b.n	8004eb8 <fontx_glyph+0x11c>
        }
    } else {
        block_table = &font[FONTX_BLOCK_TABLE_START];
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	3312      	adds	r3, #18
 8004e20:	62fb      	str	r3, [r7, #44]	; 0x2c
        nc = 0;
 8004e22:	2300      	movs	r3, #0
 8004e24:	637b      	str	r3, [r7, #52]	; 0x34
        bc = font[FONTX_BLOCK_TABLE_SIZE];
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	3311      	adds	r3, #17
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	633b      	str	r3, [r7, #48]	; 0x30
        while (bc--) {
 8004e2e:	e03d      	b.n	8004eac <fontx_glyph+0x110>
            /* Get range of the code block_table. */
            sb = block_table[0] + block_table[1] * 0x100;
 8004e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e32:	781b      	ldrb	r3, [r3, #0]
 8004e34:	461a      	mov	r2, r3
 8004e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e38:	3301      	adds	r3, #1
 8004e3a:	781b      	ldrb	r3, [r3, #0]
 8004e3c:	021b      	lsls	r3, r3, #8
 8004e3e:	4413      	add	r3, r2
 8004e40:	627b      	str	r3, [r7, #36]	; 0x24
            eb = block_table[2] + block_table[3] * 0x100;
 8004e42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e44:	3302      	adds	r3, #2
 8004e46:	781b      	ldrb	r3, [r3, #0]
 8004e48:	461a      	mov	r2, r3
 8004e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e4c:	3303      	adds	r3, #3
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	021b      	lsls	r3, r3, #8
 8004e52:	4413      	add	r3, r2
 8004e54:	623b      	str	r3, [r7, #32]

             /* Check if in the code block_table. */
            if (code >= sb && code <= eb) {
 8004e56:	68ba      	ldr	r2, [r7, #8]
 8004e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d31c      	bcc.n	8004e98 <fontx_glyph+0xfc>
 8004e5e:	68ba      	ldr	r2, [r7, #8]
 8004e60:	6a3b      	ldr	r3, [r7, #32]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d818      	bhi.n	8004e98 <fontx_glyph+0xfc>
                /* Number of codes from top of the block_table. */
                nc += code - sb;
 8004e66:	68ba      	ldr	r2, [r7, #8]
 8004e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004e6e:	4413      	add	r3, r2
 8004e70:	637b      	str	r3, [r7, #52]	; 0x34
                glyph->buffer = &font[
                    FONTX_BLOCK_TABLE_START +
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	3311      	adds	r3, #17
 8004e76:	781b      	ldrb	r3, [r3, #0]
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	461a      	mov	r2, r3
                    nc * glyph->size
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	789b      	ldrb	r3, [r3, #2]
 8004e80:	4619      	mov	r1, r3
 8004e82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e84:	fb03 f301 	mul.w	r3, r3, r1
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8004e88:	4413      	add	r3, r2
 8004e8a:	3312      	adds	r3, #18
                glyph->buffer = &font[
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	441a      	add	r2, r3
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	605a      	str	r2, [r3, #4]
                ];
                return FONTX_OK;
 8004e94:	2300      	movs	r3, #0
 8004e96:	e00f      	b.n	8004eb8 <fontx_glyph+0x11c>
            }
            /* Number of codes in the previous block_tables. */
            nc += eb - sb + 1;
 8004e98:	6a3a      	ldr	r2, [r7, #32]
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9c:	1ad2      	subs	r2, r2, r3
 8004e9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ea0:	4413      	add	r3, r2
 8004ea2:	3301      	adds	r3, #1
 8004ea4:	637b      	str	r3, [r7, #52]	; 0x34
            /* Next code block_table. */
            block_table += 4;
 8004ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ea8:	3304      	adds	r3, #4
 8004eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
        while (bc--) {
 8004eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eae:	1e5a      	subs	r2, r3, #1
 8004eb0:	633a      	str	r2, [r7, #48]	; 0x30
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d1bc      	bne.n	8004e30 <fontx_glyph+0x94>
        }
    }

    return FONTX_ERR_GLYPH_NOT_FOUND;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3738      	adds	r7, #56	; 0x38
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <min>:
#include "hsl.h"

hsl_t rgb888_to_hsl(rgb_t *rgb);
uint16_t rgb888_to_rgb565(rgb_t *input);

static inline int min(int a, int b) {
 8004ec0:	b480      	push	{r7}
 8004ec2:	b083      	sub	sp, #12
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	dd01      	ble.n	8004ed6 <min+0x16>
        return b;
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	e000      	b.n	8004ed8 <min+0x18>
    };
    return a;
 8004ed6:	687b      	ldr	r3, [r7, #4]
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <max>:

static inline int max(int a, int b) {
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	dd01      	ble.n	8004efa <max+0x16>
        return a;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	e000      	b.n	8004efc <max+0x18>
    }
    return b;
 8004efa:	683b      	ldr	r3, [r7, #0]
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	370c      	adds	r7, #12
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr

08004f08 <hagl_set_clip_window>:
    .y0 = 0,
    .x1 = DISPLAY_WIDTH - 1,
    .y1 = DISPLAY_HEIGHT - 1,
};

void hagl_set_clip_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8004f08:	b490      	push	{r4, r7}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	4604      	mov	r4, r0
 8004f10:	4608      	mov	r0, r1
 8004f12:	4611      	mov	r1, r2
 8004f14:	461a      	mov	r2, r3
 8004f16:	4623      	mov	r3, r4
 8004f18:	80fb      	strh	r3, [r7, #6]
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	80bb      	strh	r3, [r7, #4]
 8004f1e:	460b      	mov	r3, r1
 8004f20:	807b      	strh	r3, [r7, #2]
 8004f22:	4613      	mov	r3, r2
 8004f24:	803b      	strh	r3, [r7, #0]
    clip_window.x0 = x0;
 8004f26:	4a08      	ldr	r2, [pc, #32]	; (8004f48 <hagl_set_clip_window+0x40>)
 8004f28:	88fb      	ldrh	r3, [r7, #6]
 8004f2a:	8013      	strh	r3, [r2, #0]
    clip_window.y0 = y0;
 8004f2c:	4a06      	ldr	r2, [pc, #24]	; (8004f48 <hagl_set_clip_window+0x40>)
 8004f2e:	88bb      	ldrh	r3, [r7, #4]
 8004f30:	8053      	strh	r3, [r2, #2]
    clip_window.x1 = x1;
 8004f32:	4a05      	ldr	r2, [pc, #20]	; (8004f48 <hagl_set_clip_window+0x40>)
 8004f34:	887b      	ldrh	r3, [r7, #2]
 8004f36:	8093      	strh	r3, [r2, #4]
    clip_window.y1 = y1;
 8004f38:	4a03      	ldr	r2, [pc, #12]	; (8004f48 <hagl_set_clip_window+0x40>)
 8004f3a:	883b      	ldrh	r3, [r7, #0]
 8004f3c:	80d3      	strh	r3, [r2, #6]
}
 8004f3e:	bf00      	nop
 8004f40:	3708      	adds	r7, #8
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bc90      	pop	{r4, r7}
 8004f46:	4770      	bx	lr
 8004f48:	20000010 	.word	0x20000010

08004f4c <hagl_put_pixel>:

void hagl_put_pixel(int16_t x0, int16_t y0, color_t color)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b082      	sub	sp, #8
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	4603      	mov	r3, r0
 8004f54:	80fb      	strh	r3, [r7, #6]
 8004f56:	460b      	mov	r3, r1
 8004f58:	80bb      	strh	r3, [r7, #4]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	807b      	strh	r3, [r7, #2]
    /* x0 or y0 is before the edge, nothing to do. */
    if ((x0 < clip_window.x0) || (y0 < clip_window.y0))  {
 8004f5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004f62:	4a12      	ldr	r2, [pc, #72]	; (8004fac <hagl_put_pixel+0x60>)
 8004f64:	8812      	ldrh	r2, [r2, #0]
 8004f66:	4293      	cmp	r3, r2
 8004f68:	db1a      	blt.n	8004fa0 <hagl_put_pixel+0x54>
 8004f6a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004f6e:	4a0f      	ldr	r2, [pc, #60]	; (8004fac <hagl_put_pixel+0x60>)
 8004f70:	8852      	ldrh	r2, [r2, #2]
 8004f72:	4293      	cmp	r3, r2
 8004f74:	db14      	blt.n	8004fa0 <hagl_put_pixel+0x54>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8004f76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004f7a:	4a0c      	ldr	r2, [pc, #48]	; (8004fac <hagl_put_pixel+0x60>)
 8004f7c:	8892      	ldrh	r2, [r2, #4]
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	dc10      	bgt.n	8004fa4 <hagl_put_pixel+0x58>
 8004f82:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004f86:	4a09      	ldr	r2, [pc, #36]	; (8004fac <hagl_put_pixel+0x60>)
 8004f88:	88d2      	ldrh	r2, [r2, #6]
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	dc0a      	bgt.n	8004fa4 <hagl_put_pixel+0x58>
        return;
    }

    /* If still in bounds set the pixel. */
    hagl_hal_put_pixel(x0, y0, color);
 8004f8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004f92:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004f96:	887a      	ldrh	r2, [r7, #2]
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f7fb fe51 	bl	8000c40 <lcd_put_pixel>
 8004f9e:	e002      	b.n	8004fa6 <hagl_put_pixel+0x5a>
        return;
 8004fa0:	bf00      	nop
 8004fa2:	e000      	b.n	8004fa6 <hagl_put_pixel+0x5a>
        return;
 8004fa4:	bf00      	nop
}
 8004fa6:	3708      	adds	r7, #8
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}
 8004fac:	20000010 	.word	0x20000010

08004fb0 <hagl_draw_hline>:
#else
    return hagl_color(0, 0, 0);
#endif /* HAGL_HAS_HAL_GET_PIXEL */
}

void hagl_draw_hline(int16_t x0, int16_t y0, uint16_t w, color_t color) {
 8004fb0:	b590      	push	{r4, r7, lr}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af02      	add	r7, sp, #8
 8004fb6:	4604      	mov	r4, r0
 8004fb8:	4608      	mov	r0, r1
 8004fba:	4611      	mov	r1, r2
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	4623      	mov	r3, r4
 8004fc0:	80fb      	strh	r3, [r7, #6]
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	80bb      	strh	r3, [r7, #4]
 8004fc6:	460b      	mov	r3, r1
 8004fc8:	807b      	strh	r3, [r7, #2]
 8004fca:	4613      	mov	r3, r2
 8004fcc:	803b      	strh	r3, [r7, #0]
        width = width - (x0 + width - clip_window.x1);
    }

    hagl_hal_hline(x0, y0, width, color);
#else
    hagl_draw_line(x0, y0, x0 + w, y0, color);
 8004fce:	88fa      	ldrh	r2, [r7, #6]
 8004fd0:	887b      	ldrh	r3, [r7, #2]
 8004fd2:	4413      	add	r3, r2
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	b21a      	sxth	r2, r3
 8004fd8:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8004fdc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004fe0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8004fe4:	883b      	ldrh	r3, [r7, #0]
 8004fe6:	9300      	str	r3, [sp, #0]
 8004fe8:	4623      	mov	r3, r4
 8004fea:	f000 f827 	bl	800503c <hagl_draw_line>
#endif
}
 8004fee:	bf00      	nop
 8004ff0:	370c      	adds	r7, #12
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd90      	pop	{r4, r7, pc}

08004ff6 <hagl_draw_vline>:

/*
 * Draw a vertical line with given color. If HAL supports it uses
 * hardware vline drawing. If not falls back to vanilla line drawing.
 */
void hagl_draw_vline(int16_t x0, int16_t y0, uint16_t h, color_t color) {
 8004ff6:	b590      	push	{r4, r7, lr}
 8004ff8:	b085      	sub	sp, #20
 8004ffa:	af02      	add	r7, sp, #8
 8004ffc:	4604      	mov	r4, r0
 8004ffe:	4608      	mov	r0, r1
 8005000:	4611      	mov	r1, r2
 8005002:	461a      	mov	r2, r3
 8005004:	4623      	mov	r3, r4
 8005006:	80fb      	strh	r3, [r7, #6]
 8005008:	4603      	mov	r3, r0
 800500a:	80bb      	strh	r3, [r7, #4]
 800500c:	460b      	mov	r3, r1
 800500e:	807b      	strh	r3, [r7, #2]
 8005010:	4613      	mov	r3, r2
 8005012:	803b      	strh	r3, [r7, #0]
        height = height - (y0 + height - clip_window.y1);
    }

    hagl_hal_vline(x0, y0, height, color);
#else
    hagl_draw_line(x0, y0, x0, y0 + h, color);
 8005014:	88ba      	ldrh	r2, [r7, #4]
 8005016:	887b      	ldrh	r3, [r7, #2]
 8005018:	4413      	add	r3, r2
 800501a:	b29b      	uxth	r3, r3
 800501c:	b21c      	sxth	r4, r3
 800501e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005022:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005026:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800502a:	883b      	ldrh	r3, [r7, #0]
 800502c:	9300      	str	r3, [sp, #0]
 800502e:	4623      	mov	r3, r4
 8005030:	f000 f804 	bl	800503c <hagl_draw_line>
#endif
}
 8005034:	bf00      	nop
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	bd90      	pop	{r4, r7, pc}

0800503c <hagl_draw_line>:

/*
 * Draw a line using Bresenham's algorithm with given color.
 */
void hagl_draw_line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 800503c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800503e:	b089      	sub	sp, #36	; 0x24
 8005040:	af02      	add	r7, sp, #8
 8005042:	4604      	mov	r4, r0
 8005044:	4608      	mov	r0, r1
 8005046:	4611      	mov	r1, r2
 8005048:	461a      	mov	r2, r3
 800504a:	4623      	mov	r3, r4
 800504c:	80fb      	strh	r3, [r7, #6]
 800504e:	4603      	mov	r3, r0
 8005050:	80bb      	strh	r3, [r7, #4]
 8005052:	460b      	mov	r3, r1
 8005054:	807b      	strh	r3, [r7, #2]
 8005056:	4613      	mov	r3, r2
 8005058:	803b      	strh	r3, [r7, #0]
    /* Clip coordinates to fit clip window. */
    if (false == clip_line(&x0, &y0, &x1, &y1, clip_window)) {
 800505a:	463b      	mov	r3, r7
 800505c:	1cba      	adds	r2, r7, #2
 800505e:	1d3d      	adds	r5, r7, #4
 8005060:	1dbc      	adds	r4, r7, #6
 8005062:	494a      	ldr	r1, [pc, #296]	; (800518c <hagl_draw_line+0x150>)
 8005064:	466e      	mov	r6, sp
 8005066:	c903      	ldmia	r1, {r0, r1}
 8005068:	e886 0003 	stmia.w	r6, {r0, r1}
 800506c:	4629      	mov	r1, r5
 800506e:	4620      	mov	r0, r4
 8005070:	f7ff fd5c 	bl	8004b2c <clip_line>
 8005074:	4603      	mov	r3, r0
 8005076:	f083 0301 	eor.w	r3, r3, #1
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b00      	cmp	r3, #0
 800507e:	d17e      	bne.n	800517e <hagl_draw_line+0x142>
    int16_t dy;
    int16_t sy;
    int16_t err;
    int16_t e2;

    dx = ABS(x1 - x0);
 8005080:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005084:	461a      	mov	r2, r3
 8005086:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	2b00      	cmp	r3, #0
 800508e:	bfb8      	it	lt
 8005090:	425b      	neglt	r3, r3
 8005092:	82bb      	strh	r3, [r7, #20]
    sx = x0 < x1 ? 1 : -1;
 8005094:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005098:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800509c:	429a      	cmp	r2, r3
 800509e:	da01      	bge.n	80050a4 <hagl_draw_line+0x68>
 80050a0:	2301      	movs	r3, #1
 80050a2:	e001      	b.n	80050a8 <hagl_draw_line+0x6c>
 80050a4:	f04f 33ff 	mov.w	r3, #4294967295
 80050a8:	827b      	strh	r3, [r7, #18]
    dy = ABS(y1 - y0);
 80050aa:	f9b7 3000 	ldrsh.w	r3, [r7]
 80050ae:	461a      	mov	r2, r3
 80050b0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	bfb8      	it	lt
 80050ba:	425b      	neglt	r3, r3
 80050bc:	823b      	strh	r3, [r7, #16]
    sy = y0 < y1 ? 1 : -1;
 80050be:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80050c2:	f9b7 3000 	ldrsh.w	r3, [r7]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	da01      	bge.n	80050ce <hagl_draw_line+0x92>
 80050ca:	2301      	movs	r3, #1
 80050cc:	e001      	b.n	80050d2 <hagl_draw_line+0x96>
 80050ce:	f04f 33ff 	mov.w	r3, #4294967295
 80050d2:	81fb      	strh	r3, [r7, #14]
    err = (dx > dy ? dx : -dy) / 2;
 80050d4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80050d8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80050dc:	429a      	cmp	r2, r3
 80050de:	dd06      	ble.n	80050ee <hagl_draw_line+0xb2>
 80050e0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80050e4:	0fda      	lsrs	r2, r3, #31
 80050e6:	4413      	add	r3, r2
 80050e8:	105b      	asrs	r3, r3, #1
 80050ea:	b21b      	sxth	r3, r3
 80050ec:	e006      	b.n	80050fc <hagl_draw_line+0xc0>
 80050ee:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80050f2:	0fda      	lsrs	r2, r3, #31
 80050f4:	4413      	add	r3, r2
 80050f6:	105b      	asrs	r3, r3, #1
 80050f8:	425b      	negs	r3, r3
 80050fa:	b21b      	sxth	r3, r3
 80050fc:	82fb      	strh	r3, [r7, #22]

    while (1) {
        hagl_put_pixel(x0, y0, color);
 80050fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005102:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005106:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8005108:	4618      	mov	r0, r3
 800510a:	f7ff ff1f 	bl	8004f4c <hagl_put_pixel>

        if (x0 == x1 && y0 == y1) {
 800510e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005112:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005116:	429a      	cmp	r2, r3
 8005118:	d105      	bne.n	8005126 <hagl_draw_line+0xea>
 800511a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800511e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005122:	429a      	cmp	r2, r3
 8005124:	d02d      	beq.n	8005182 <hagl_draw_line+0x146>
            break;
        };

        e2 = err + err;
 8005126:	8afb      	ldrh	r3, [r7, #22]
 8005128:	005b      	lsls	r3, r3, #1
 800512a:	b29b      	uxth	r3, r3
 800512c:	81bb      	strh	r3, [r7, #12]

        if (e2 > -dx) {
 800512e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005132:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005136:	425b      	negs	r3, r3
 8005138:	429a      	cmp	r2, r3
 800513a:	dd0c      	ble.n	8005156 <hagl_draw_line+0x11a>
            err -= dy;
 800513c:	8afa      	ldrh	r2, [r7, #22]
 800513e:	8a3b      	ldrh	r3, [r7, #16]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	b29b      	uxth	r3, r3
 8005144:	82fb      	strh	r3, [r7, #22]
            x0 += sx;
 8005146:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800514a:	b29a      	uxth	r2, r3
 800514c:	8a7b      	ldrh	r3, [r7, #18]
 800514e:	4413      	add	r3, r2
 8005150:	b29b      	uxth	r3, r3
 8005152:	b21b      	sxth	r3, r3
 8005154:	80fb      	strh	r3, [r7, #6]
        }

        if (e2 < dy) {
 8005156:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800515a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800515e:	429a      	cmp	r2, r3
 8005160:	dacd      	bge.n	80050fe <hagl_draw_line+0xc2>
            err += dx;
 8005162:	8afa      	ldrh	r2, [r7, #22]
 8005164:	8abb      	ldrh	r3, [r7, #20]
 8005166:	4413      	add	r3, r2
 8005168:	b29b      	uxth	r3, r3
 800516a:	82fb      	strh	r3, [r7, #22]
            y0 += sy;
 800516c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005170:	b29a      	uxth	r2, r3
 8005172:	89fb      	ldrh	r3, [r7, #14]
 8005174:	4413      	add	r3, r2
 8005176:	b29b      	uxth	r3, r3
 8005178:	b21b      	sxth	r3, r3
 800517a:	80bb      	strh	r3, [r7, #4]
        hagl_put_pixel(x0, y0, color);
 800517c:	e7bf      	b.n	80050fe <hagl_draw_line+0xc2>
        return;
 800517e:	bf00      	nop
 8005180:	e000      	b.n	8005184 <hagl_draw_line+0x148>
            break;
 8005182:	bf00      	nop
        }
    }
}
 8005184:	371c      	adds	r7, #28
 8005186:	46bd      	mov	sp, r7
 8005188:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800518a:	bf00      	nop
 800518c:	20000010 	.word	0x20000010

08005190 <hagl_draw_rectangle>:

/*
 * Draw a rectangle with given color.
 */
void hagl_draw_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8005190:	b590      	push	{r4, r7, lr}
 8005192:	b085      	sub	sp, #20
 8005194:	af00      	add	r7, sp, #0
 8005196:	4604      	mov	r4, r0
 8005198:	4608      	mov	r0, r1
 800519a:	4611      	mov	r1, r2
 800519c:	461a      	mov	r2, r3
 800519e:	4623      	mov	r3, r4
 80051a0:	80fb      	strh	r3, [r7, #6]
 80051a2:	4603      	mov	r3, r0
 80051a4:	80bb      	strh	r3, [r7, #4]
 80051a6:	460b      	mov	r3, r1
 80051a8:	807b      	strh	r3, [r7, #2]
 80051aa:	4613      	mov	r3, r2
 80051ac:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 80051ae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80051b2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	dd0e      	ble.n	80051d8 <hagl_draw_rectangle+0x48>
        x0 = x0 + x1;
 80051ba:	88fa      	ldrh	r2, [r7, #6]
 80051bc:	887b      	ldrh	r3, [r7, #2]
 80051be:	4413      	add	r3, r2
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 80051c4:	88fa      	ldrh	r2, [r7, #6]
 80051c6:	887b      	ldrh	r3, [r7, #2]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 80051ce:	88fa      	ldrh	r2, [r7, #6]
 80051d0:	887b      	ldrh	r3, [r7, #2]
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 80051d8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80051dc:	f9b7 3000 	ldrsh.w	r3, [r7]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	dd0e      	ble.n	8005202 <hagl_draw_rectangle+0x72>
        y0 = y0 + y1;
 80051e4:	88ba      	ldrh	r2, [r7, #4]
 80051e6:	883b      	ldrh	r3, [r7, #0]
 80051e8:	4413      	add	r3, r2
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 80051ee:	88ba      	ldrh	r2, [r7, #4]
 80051f0:	883b      	ldrh	r3, [r7, #0]
 80051f2:	1ad3      	subs	r3, r2, r3
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 80051f8:	88ba      	ldrh	r2, [r7, #4]
 80051fa:	883b      	ldrh	r3, [r7, #0]
 80051fc:	1ad3      	subs	r3, r2, r3
 80051fe:	b29b      	uxth	r3, r3
 8005200:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 8005202:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005206:	4a24      	ldr	r2, [pc, #144]	; (8005298 <hagl_draw_rectangle+0x108>)
 8005208:	8812      	ldrh	r2, [r2, #0]
 800520a:	4293      	cmp	r3, r2
 800520c:	db3e      	blt.n	800528c <hagl_draw_rectangle+0xfc>
 800520e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005212:	4a21      	ldr	r2, [pc, #132]	; (8005298 <hagl_draw_rectangle+0x108>)
 8005214:	8852      	ldrh	r2, [r2, #2]
 8005216:	4293      	cmp	r3, r2
 8005218:	db38      	blt.n	800528c <hagl_draw_rectangle+0xfc>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 800521a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800521e:	4a1e      	ldr	r2, [pc, #120]	; (8005298 <hagl_draw_rectangle+0x108>)
 8005220:	8892      	ldrh	r2, [r2, #4]
 8005222:	4293      	cmp	r3, r2
 8005224:	dc34      	bgt.n	8005290 <hagl_draw_rectangle+0x100>
 8005226:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800522a:	4a1b      	ldr	r2, [pc, #108]	; (8005298 <hagl_draw_rectangle+0x108>)
 800522c:	88d2      	ldrh	r2, [r2, #6]
 800522e:	4293      	cmp	r3, r2
 8005230:	dc2e      	bgt.n	8005290 <hagl_draw_rectangle+0x100>
        return;
    }

    uint16_t width = x1 - x0 + 1;
 8005232:	887a      	ldrh	r2, [r7, #2]
 8005234:	88fb      	ldrh	r3, [r7, #6]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	b29b      	uxth	r3, r3
 800523a:	3301      	adds	r3, #1
 800523c:	81fb      	strh	r3, [r7, #14]
    uint16_t height = y1 - y0 + 1;
 800523e:	883a      	ldrh	r2, [r7, #0]
 8005240:	88bb      	ldrh	r3, [r7, #4]
 8005242:	1ad3      	subs	r3, r2, r3
 8005244:	b29b      	uxth	r3, r3
 8005246:	3301      	adds	r3, #1
 8005248:	81bb      	strh	r3, [r7, #12]

    hagl_draw_hline(x0, y0, width, color);
 800524a:	8c3b      	ldrh	r3, [r7, #32]
 800524c:	89fa      	ldrh	r2, [r7, #14]
 800524e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005252:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005256:	f7ff feab 	bl	8004fb0 <hagl_draw_hline>
    hagl_draw_hline(x0, y1, width, color);
 800525a:	8c3b      	ldrh	r3, [r7, #32]
 800525c:	89fa      	ldrh	r2, [r7, #14]
 800525e:	f9b7 1000 	ldrsh.w	r1, [r7]
 8005262:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005266:	f7ff fea3 	bl	8004fb0 <hagl_draw_hline>
    hagl_draw_vline(x0, y0, height, color);
 800526a:	8c3b      	ldrh	r3, [r7, #32]
 800526c:	89ba      	ldrh	r2, [r7, #12]
 800526e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005272:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005276:	f7ff febe 	bl	8004ff6 <hagl_draw_vline>
    hagl_draw_vline(x1, y0, height, color);
 800527a:	8c3b      	ldrh	r3, [r7, #32]
 800527c:	89ba      	ldrh	r2, [r7, #12]
 800527e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005282:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8005286:	f7ff feb6 	bl	8004ff6 <hagl_draw_vline>
 800528a:	e002      	b.n	8005292 <hagl_draw_rectangle+0x102>
        return;
 800528c:	bf00      	nop
 800528e:	e000      	b.n	8005292 <hagl_draw_rectangle+0x102>
        return;
 8005290:	bf00      	nop
}
 8005292:	3714      	adds	r7, #20
 8005294:	46bd      	mov	sp, r7
 8005296:	bd90      	pop	{r4, r7, pc}
 8005298:	20000010 	.word	0x20000010

0800529c <hagl_fill_rectangle>:

/*
 * Draw a filled rectangle with given color.
 */
void hagl_fill_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 800529c:	b590      	push	{r4, r7, lr}
 800529e:	b085      	sub	sp, #20
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	4604      	mov	r4, r0
 80052a4:	4608      	mov	r0, r1
 80052a6:	4611      	mov	r1, r2
 80052a8:	461a      	mov	r2, r3
 80052aa:	4623      	mov	r3, r4
 80052ac:	80fb      	strh	r3, [r7, #6]
 80052ae:	4603      	mov	r3, r0
 80052b0:	80bb      	strh	r3, [r7, #4]
 80052b2:	460b      	mov	r3, r1
 80052b4:	807b      	strh	r3, [r7, #2]
 80052b6:	4613      	mov	r3, r2
 80052b8:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 80052ba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80052be:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80052c2:	429a      	cmp	r2, r3
 80052c4:	dd0e      	ble.n	80052e4 <hagl_fill_rectangle+0x48>
        x0 = x0 + x1;
 80052c6:	88fa      	ldrh	r2, [r7, #6]
 80052c8:	887b      	ldrh	r3, [r7, #2]
 80052ca:	4413      	add	r3, r2
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 80052d0:	88fa      	ldrh	r2, [r7, #6]
 80052d2:	887b      	ldrh	r3, [r7, #2]
 80052d4:	1ad3      	subs	r3, r2, r3
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 80052da:	88fa      	ldrh	r2, [r7, #6]
 80052dc:	887b      	ldrh	r3, [r7, #2]
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 80052e4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80052e8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80052ec:	429a      	cmp	r2, r3
 80052ee:	dd0e      	ble.n	800530e <hagl_fill_rectangle+0x72>
        y0 = y0 + y1;
 80052f0:	88ba      	ldrh	r2, [r7, #4]
 80052f2:	883b      	ldrh	r3, [r7, #0]
 80052f4:	4413      	add	r3, r2
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 80052fa:	88ba      	ldrh	r2, [r7, #4]
 80052fc:	883b      	ldrh	r3, [r7, #0]
 80052fe:	1ad3      	subs	r3, r2, r3
 8005300:	b29b      	uxth	r3, r3
 8005302:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 8005304:	88ba      	ldrh	r2, [r7, #4]
 8005306:	883b      	ldrh	r3, [r7, #0]
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	b29b      	uxth	r3, r3
 800530c:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 800530e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005312:	4a33      	ldr	r2, [pc, #204]	; (80053e0 <hagl_fill_rectangle+0x144>)
 8005314:	8812      	ldrh	r2, [r2, #0]
 8005316:	4293      	cmp	r3, r2
 8005318:	db5b      	blt.n	80053d2 <hagl_fill_rectangle+0x136>
 800531a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800531e:	4a30      	ldr	r2, [pc, #192]	; (80053e0 <hagl_fill_rectangle+0x144>)
 8005320:	8852      	ldrh	r2, [r2, #2]
 8005322:	4293      	cmp	r3, r2
 8005324:	db55      	blt.n	80053d2 <hagl_fill_rectangle+0x136>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8005326:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800532a:	4a2d      	ldr	r2, [pc, #180]	; (80053e0 <hagl_fill_rectangle+0x144>)
 800532c:	8892      	ldrh	r2, [r2, #4]
 800532e:	4293      	cmp	r3, r2
 8005330:	dc51      	bgt.n	80053d6 <hagl_fill_rectangle+0x13a>
 8005332:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005336:	4a2a      	ldr	r2, [pc, #168]	; (80053e0 <hagl_fill_rectangle+0x144>)
 8005338:	88d2      	ldrh	r2, [r2, #6]
 800533a:	4293      	cmp	r3, r2
 800533c:	dc4b      	bgt.n	80053d6 <hagl_fill_rectangle+0x13a>
        return;
    }

    x0 = max(x0, clip_window.x0);
 800533e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005342:	4a27      	ldr	r2, [pc, #156]	; (80053e0 <hagl_fill_rectangle+0x144>)
 8005344:	8812      	ldrh	r2, [r2, #0]
 8005346:	4611      	mov	r1, r2
 8005348:	4618      	mov	r0, r3
 800534a:	f7ff fdcb 	bl	8004ee4 <max>
 800534e:	4603      	mov	r3, r0
 8005350:	80fb      	strh	r3, [r7, #6]
    y0 = max(y0, clip_window.y0);
 8005352:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005356:	4a22      	ldr	r2, [pc, #136]	; (80053e0 <hagl_fill_rectangle+0x144>)
 8005358:	8852      	ldrh	r2, [r2, #2]
 800535a:	4611      	mov	r1, r2
 800535c:	4618      	mov	r0, r3
 800535e:	f7ff fdc1 	bl	8004ee4 <max>
 8005362:	4603      	mov	r3, r0
 8005364:	80bb      	strh	r3, [r7, #4]
    x1 = min(x1, clip_window.x1);
 8005366:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800536a:	4a1d      	ldr	r2, [pc, #116]	; (80053e0 <hagl_fill_rectangle+0x144>)
 800536c:	8892      	ldrh	r2, [r2, #4]
 800536e:	4611      	mov	r1, r2
 8005370:	4618      	mov	r0, r3
 8005372:	f7ff fda5 	bl	8004ec0 <min>
 8005376:	4603      	mov	r3, r0
 8005378:	807b      	strh	r3, [r7, #2]
    y1 = min(y1, clip_window.y1);
 800537a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800537e:	4a18      	ldr	r2, [pc, #96]	; (80053e0 <hagl_fill_rectangle+0x144>)
 8005380:	88d2      	ldrh	r2, [r2, #6]
 8005382:	4611      	mov	r1, r2
 8005384:	4618      	mov	r0, r3
 8005386:	f7ff fd9b 	bl	8004ec0 <min>
 800538a:	4603      	mov	r3, r0
 800538c:	803b      	strh	r3, [r7, #0]

    uint16_t width = x1 - x0 + 1;
 800538e:	887a      	ldrh	r2, [r7, #2]
 8005390:	88fb      	ldrh	r3, [r7, #6]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	b29b      	uxth	r3, r3
 8005396:	3301      	adds	r3, #1
 8005398:	81bb      	strh	r3, [r7, #12]
    uint16_t height = y1 - y0 + 1;
 800539a:	883a      	ldrh	r2, [r7, #0]
 800539c:	88bb      	ldrh	r3, [r7, #4]
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	3301      	adds	r3, #1
 80053a4:	817b      	strh	r3, [r7, #10]

    for (uint16_t i = 0; i < height; i++) {
 80053a6:	2300      	movs	r3, #0
 80053a8:	81fb      	strh	r3, [r7, #14]
 80053aa:	e00d      	b.n	80053c8 <hagl_fill_rectangle+0x12c>
#ifdef HAGL_HAS_HAL_HLINE
        /* Already clipped so can call HAL directly. */
        hagl_hal_hline(x0, y0 + i, width, color);
#else
        hagl_draw_hline(x0, y0 + i, width, color);
 80053ac:	88ba      	ldrh	r2, [r7, #4]
 80053ae:	89fb      	ldrh	r3, [r7, #14]
 80053b0:	4413      	add	r3, r2
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	b219      	sxth	r1, r3
 80053b6:	8c3b      	ldrh	r3, [r7, #32]
 80053b8:	89ba      	ldrh	r2, [r7, #12]
 80053ba:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80053be:	f7ff fdf7 	bl	8004fb0 <hagl_draw_hline>
    for (uint16_t i = 0; i < height; i++) {
 80053c2:	89fb      	ldrh	r3, [r7, #14]
 80053c4:	3301      	adds	r3, #1
 80053c6:	81fb      	strh	r3, [r7, #14]
 80053c8:	89fa      	ldrh	r2, [r7, #14]
 80053ca:	897b      	ldrh	r3, [r7, #10]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d3ed      	bcc.n	80053ac <hagl_fill_rectangle+0x110>
 80053d0:	e002      	b.n	80053d8 <hagl_fill_rectangle+0x13c>
        return;
 80053d2:	bf00      	nop
 80053d4:	e000      	b.n	80053d8 <hagl_fill_rectangle+0x13c>
        return;
 80053d6:	bf00      	nop
#endif
    }
}
 80053d8:	3714      	adds	r7, #20
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd90      	pop	{r4, r7, pc}
 80053de:	bf00      	nop
 80053e0:	20000010 	.word	0x20000010

080053e4 <hagl_put_char>:

    return 0;
}

uint8_t hagl_put_char(wchar_t code, int16_t x0, int16_t y0, color_t color, const uint8_t *font)
{
 80053e4:	b590      	push	{r4, r7, lr}
 80053e6:	f5ad 5d81 	sub.w	sp, sp, #4128	; 0x1020
 80053ea:	b085      	sub	sp, #20
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	f107 0410 	add.w	r4, r7, #16
 80053f2:	3c04      	subs	r4, #4
 80053f4:	6020      	str	r0, [r4, #0]
 80053f6:	460c      	mov	r4, r1
 80053f8:	4610      	mov	r0, r2
 80053fa:	4619      	mov	r1, r3
 80053fc:	f107 0310 	add.w	r3, r7, #16
 8005400:	3b06      	subs	r3, #6
 8005402:	4622      	mov	r2, r4
 8005404:	801a      	strh	r2, [r3, #0]
 8005406:	f107 0310 	add.w	r3, r7, #16
 800540a:	3b08      	subs	r3, #8
 800540c:	4602      	mov	r2, r0
 800540e:	801a      	strh	r2, [r3, #0]
 8005410:	f107 0310 	add.w	r3, r7, #16
 8005414:	3b0a      	subs	r3, #10
 8005416:	460a      	mov	r2, r1
 8005418:	801a      	strh	r2, [r3, #0]
    uint8_t set, status;
    color_t buffer[HAGL_CHAR_BUFFER_SIZE];
    bitmap_t bitmap;
    fontx_glyph_t glyph;

    status = fontx_glyph(&glyph, code, font);
 800541a:	f107 0310 	add.w	r3, r7, #16
 800541e:	3b04      	subs	r3, #4
 8005420:	f107 0010 	add.w	r0, r7, #16
 8005424:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8005428:	6812      	ldr	r2, [r2, #0]
 800542a:	6819      	ldr	r1, [r3, #0]
 800542c:	f7ff fcb6 	bl	8004d9c <fontx_glyph>
 8005430:	4603      	mov	r3, r0
 8005432:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8005436:	f102 0209 	add.w	r2, r2, #9
 800543a:	7013      	strb	r3, [r2, #0]

    if (0 != status) {
 800543c:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8005440:	f103 0309 	add.w	r3, r3, #9
 8005444:	781b      	ldrb	r3, [r3, #0]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d001      	beq.n	800544e <hagl_put_char+0x6a>
        return 0;
 800544a:	2300      	movs	r3, #0
 800544c:	e0ba      	b.n	80055c4 <hagl_put_char+0x1e0>
    }

    bitmap.width = glyph.width,
 800544e:	f107 0310 	add.w	r3, r7, #16
 8005452:	781b      	ldrb	r3, [r3, #0]
 8005454:	b29a      	uxth	r2, r3
 8005456:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800545a:	3b18      	subs	r3, #24
 800545c:	801a      	strh	r2, [r3, #0]
    bitmap.height = glyph.height,
 800545e:	f107 0310 	add.w	r3, r7, #16
 8005462:	785b      	ldrb	r3, [r3, #1]
 8005464:	b29a      	uxth	r2, r3
 8005466:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800546a:	3b18      	subs	r3, #24
 800546c:	805a      	strh	r2, [r3, #2]
    bitmap.depth = DISPLAY_DEPTH,
 800546e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005472:	3b18      	subs	r3, #24
 8005474:	2210      	movs	r2, #16
 8005476:	719a      	strb	r2, [r3, #6]

    bitmap_init(&bitmap, (uint8_t *)buffer);
 8005478:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800547c:	3a08      	subs	r2, #8
 800547e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005482:	3b18      	subs	r3, #24
 8005484:	4611      	mov	r1, r2
 8005486:	4618      	mov	r0, r3
 8005488:	f7ff faf2 	bl	8004a70 <bitmap_init>

    color_t *ptr = (color_t *) bitmap.buffer;
 800548c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005490:	3b18      	subs	r3, #24
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8005498:	f102 020c 	add.w	r2, r2, #12
 800549c:	6013      	str	r3, [r2, #0]

    for (uint8_t y = 0; y < glyph.height; y++) {
 800549e:	2300      	movs	r3, #0
 80054a0:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80054a4:	f102 020b 	add.w	r2, r2, #11
 80054a8:	7013      	strb	r3, [r2, #0]
 80054aa:	e06c      	b.n	8005586 <hagl_put_char+0x1a2>
        for (uint8_t x = 0; x < glyph.width; x++) {
 80054ac:	2300      	movs	r3, #0
 80054ae:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80054b2:	f102 020a 	add.w	r2, r2, #10
 80054b6:	7013      	strb	r3, [r2, #0]
 80054b8:	e046      	b.n	8005548 <hagl_put_char+0x164>
            set = *(glyph.buffer) & (0x80 >> (x % 8));
 80054ba:	f107 0310 	add.w	r3, r7, #16
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	781b      	ldrb	r3, [r3, #0]
 80054c2:	b25a      	sxtb	r2, r3
 80054c4:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80054c8:	f103 030a 	add.w	r3, r3, #10
 80054cc:	781b      	ldrb	r3, [r3, #0]
 80054ce:	f003 0307 	and.w	r3, r3, #7
 80054d2:	2180      	movs	r1, #128	; 0x80
 80054d4:	fa41 f303 	asr.w	r3, r1, r3
 80054d8:	b25b      	sxtb	r3, r3
 80054da:	4013      	ands	r3, r2
 80054dc:	b25b      	sxtb	r3, r3
 80054de:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80054e2:	f102 0208 	add.w	r2, r2, #8
 80054e6:	7013      	strb	r3, [r2, #0]
            if (set) {
 80054e8:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80054ec:	f103 0308 	add.w	r3, r3, #8
 80054f0:	781b      	ldrb	r3, [r3, #0]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d010      	beq.n	8005518 <hagl_put_char+0x134>
                *(ptr++) = color;
 80054f6:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80054fa:	f103 030c 	add.w	r3, r3, #12
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	1c93      	adds	r3, r2, #2
 8005502:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 8005506:	f101 010c 	add.w	r1, r1, #12
 800550a:	600b      	str	r3, [r1, #0]
 800550c:	f107 0310 	add.w	r3, r7, #16
 8005510:	3b0a      	subs	r3, #10
 8005512:	881b      	ldrh	r3, [r3, #0]
 8005514:	8013      	strh	r3, [r2, #0]
 8005516:	e00c      	b.n	8005532 <hagl_put_char+0x14e>
            } else {
                *(ptr++) = 0x0000;
 8005518:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800551c:	f103 030c 	add.w	r3, r3, #12
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	1c9a      	adds	r2, r3, #2
 8005524:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 8005528:	f101 010c 	add.w	r1, r1, #12
 800552c:	600a      	str	r2, [r1, #0]
 800552e:	2200      	movs	r2, #0
 8005530:	801a      	strh	r2, [r3, #0]
        for (uint8_t x = 0; x < glyph.width; x++) {
 8005532:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8005536:	f103 030a 	add.w	r3, r3, #10
 800553a:	781b      	ldrb	r3, [r3, #0]
 800553c:	3301      	adds	r3, #1
 800553e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8005542:	f102 020a 	add.w	r2, r2, #10
 8005546:	7013      	strb	r3, [r2, #0]
 8005548:	f107 0310 	add.w	r3, r7, #16
 800554c:	781b      	ldrb	r3, [r3, #0]
 800554e:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8005552:	f102 020a 	add.w	r2, r2, #10
 8005556:	7812      	ldrb	r2, [r2, #0]
 8005558:	429a      	cmp	r2, r3
 800555a:	d3ae      	bcc.n	80054ba <hagl_put_char+0xd6>
            }
        }
        glyph.buffer += glyph.pitch;
 800555c:	f107 0310 	add.w	r3, r7, #16
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	f107 0210 	add.w	r2, r7, #16
 8005566:	78d2      	ldrb	r2, [r2, #3]
 8005568:	441a      	add	r2, r3
 800556a:	f107 0310 	add.w	r3, r7, #16
 800556e:	605a      	str	r2, [r3, #4]
    for (uint8_t y = 0; y < glyph.height; y++) {
 8005570:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8005574:	f103 030b 	add.w	r3, r3, #11
 8005578:	781b      	ldrb	r3, [r3, #0]
 800557a:	3301      	adds	r3, #1
 800557c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8005580:	f102 020b 	add.w	r2, r2, #11
 8005584:	7013      	strb	r3, [r2, #0]
 8005586:	f107 0310 	add.w	r3, r7, #16
 800558a:	785b      	ldrb	r3, [r3, #1]
 800558c:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8005590:	f102 020b 	add.w	r2, r2, #11
 8005594:	7812      	ldrb	r2, [r2, #0]
 8005596:	429a      	cmp	r2, r3
 8005598:	d388      	bcc.n	80054ac <hagl_put_char+0xc8>
    }

    hagl_blit(x0, y0, &bitmap);
 800559a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800559e:	3a18      	subs	r2, #24
 80055a0:	f107 0310 	add.w	r3, r7, #16
 80055a4:	3b08      	subs	r3, #8
 80055a6:	f9b3 1000 	ldrsh.w	r1, [r3]
 80055aa:	f107 0310 	add.w	r3, r7, #16
 80055ae:	3b06      	subs	r3, #6
 80055b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80055b4:	4618      	mov	r0, r3
 80055b6:	f000 f858 	bl	800566a <hagl_blit>

    return bitmap.width;
 80055ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80055be:	3b18      	subs	r3, #24
 80055c0:	881b      	ldrh	r3, [r3, #0]
 80055c2:	b2db      	uxtb	r3, r3
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	f507 5781 	add.w	r7, r7, #4128	; 0x1020
 80055ca:	3714      	adds	r7, #20
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd90      	pop	{r4, r7, pc}

080055d0 <hagl_put_text>:
 * continue from the next line.
 */

//uint16_t hagl_put_text(const wchar_t *str, int16_t x0, int16_t y0, color_t color, const unsigned char *font)
uint16_t hagl_put_text(const char *str, int16_t x0, int16_t y0, color_t color, const unsigned char *font)
{
 80055d0:	b590      	push	{r4, r7, lr}
 80055d2:	b08b      	sub	sp, #44	; 0x2c
 80055d4:	af02      	add	r7, sp, #8
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	4608      	mov	r0, r1
 80055da:	4611      	mov	r1, r2
 80055dc:	461a      	mov	r2, r3
 80055de:	4603      	mov	r3, r0
 80055e0:	817b      	strh	r3, [r7, #10]
 80055e2:	460b      	mov	r3, r1
 80055e4:	813b      	strh	r3, [r7, #8]
 80055e6:	4613      	mov	r3, r2
 80055e8:	80fb      	strh	r3, [r7, #6]
    char temp;
    uint8_t status;
    uint16_t original = x0;
 80055ea:	897b      	ldrh	r3, [r7, #10]
 80055ec:	83fb      	strh	r3, [r7, #30]
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 80055ee:	f107 0310 	add.w	r3, r7, #16
 80055f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80055f4:	4618      	mov	r0, r3
 80055f6:	f7ff fbb4 	bl	8004d62 <fontx_meta>
 80055fa:	4603      	mov	r3, r0
 80055fc:	777b      	strb	r3, [r7, #29]
    if (0 != status) {
 80055fe:	7f7b      	ldrb	r3, [r7, #29]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d001      	beq.n	8005608 <hagl_put_text+0x38>
        return 0;
 8005604:	2300      	movs	r3, #0
 8005606:	e02c      	b.n	8005662 <hagl_put_text+0x92>
    }

    do {
        temp = *str++;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	1c5a      	adds	r2, r3, #1
 800560c:	60fa      	str	r2, [r7, #12]
 800560e:	781b      	ldrb	r3, [r3, #0]
 8005610:	773b      	strb	r3, [r7, #28]
        if (13 == temp || 10 == temp) {
 8005612:	7f3b      	ldrb	r3, [r7, #28]
 8005614:	2b0d      	cmp	r3, #13
 8005616:	d002      	beq.n	800561e <hagl_put_text+0x4e>
 8005618:	7f3b      	ldrb	r3, [r7, #28]
 800561a:	2b0a      	cmp	r3, #10
 800561c:	d108      	bne.n	8005630 <hagl_put_text+0x60>
            x0 = 0;
 800561e:	2300      	movs	r3, #0
 8005620:	817b      	strh	r3, [r7, #10]
            y0 += meta.height;
 8005622:	7ebb      	ldrb	r3, [r7, #26]
 8005624:	b29a      	uxth	r2, r3
 8005626:	893b      	ldrh	r3, [r7, #8]
 8005628:	4413      	add	r3, r2
 800562a:	b29b      	uxth	r3, r3
 800562c:	813b      	strh	r3, [r7, #8]
 800562e:	e010      	b.n	8005652 <hagl_put_text+0x82>
        } else {
            x0 += hagl_put_char(temp, x0, y0, color, font);
 8005630:	7f38      	ldrb	r0, [r7, #28]
 8005632:	88fc      	ldrh	r4, [r7, #6]
 8005634:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8005638:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 800563c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800563e:	9300      	str	r3, [sp, #0]
 8005640:	4623      	mov	r3, r4
 8005642:	f7ff fecf 	bl	80053e4 <hagl_put_char>
 8005646:	4603      	mov	r3, r0
 8005648:	b29a      	uxth	r2, r3
 800564a:	897b      	ldrh	r3, [r7, #10]
 800564c:	4413      	add	r3, r2
 800564e:	b29b      	uxth	r3, r3
 8005650:	817b      	strh	r3, [r7, #10]
        }
    } while (*str != 0);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	781b      	ldrb	r3, [r3, #0]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d1d6      	bne.n	8005608 <hagl_put_text+0x38>

    return x0 - original;
 800565a:	897a      	ldrh	r2, [r7, #10]
 800565c:	8bfb      	ldrh	r3, [r7, #30]
 800565e:	1ad3      	subs	r3, r2, r3
 8005660:	b29b      	uxth	r3, r3
}
 8005662:	4618      	mov	r0, r3
 8005664:	3724      	adds	r7, #36	; 0x24
 8005666:	46bd      	mov	sp, r7
 8005668:	bd90      	pop	{r4, r7, pc}

0800566a <hagl_blit>:
 * configurable source and destination see the file blit.c.
 *
 * TODO: Handle transparency.
 */

void hagl_blit(int16_t x0, int16_t y0, bitmap_t *source) {
 800566a:	b580      	push	{r7, lr}
 800566c:	b086      	sub	sp, #24
 800566e:	af00      	add	r7, sp, #0
 8005670:	4603      	mov	r3, r0
 8005672:	603a      	str	r2, [r7, #0]
 8005674:	80fb      	strh	r3, [r7, #6]
 8005676:	460b      	mov	r3, r1
 8005678:	80bb      	strh	r3, [r7, #4]
        /* Inside of bounds, can use HAL provided blit. */
        hagl_hal_blit(x0, y0, source);
    }
#else
    color_t color;
    color_t *ptr = (color_t *) source->buffer;
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	617b      	str	r3, [r7, #20]

    for (uint16_t y = 0; y < source->height; y++) {
 8005680:	2300      	movs	r3, #0
 8005682:	827b      	strh	r3, [r7, #18]
 8005684:	e020      	b.n	80056c8 <hagl_blit+0x5e>
        for (uint16_t x = 0; x < source->width; x++) {
 8005686:	2300      	movs	r3, #0
 8005688:	823b      	strh	r3, [r7, #16]
 800568a:	e015      	b.n	80056b8 <hagl_blit+0x4e>
            color = *(ptr++);
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	1c9a      	adds	r2, r3, #2
 8005690:	617a      	str	r2, [r7, #20]
 8005692:	881b      	ldrh	r3, [r3, #0]
 8005694:	81fb      	strh	r3, [r7, #14]
            hagl_put_pixel(x0 + x, y0 + y, color);
 8005696:	88fa      	ldrh	r2, [r7, #6]
 8005698:	8a3b      	ldrh	r3, [r7, #16]
 800569a:	4413      	add	r3, r2
 800569c:	b29b      	uxth	r3, r3
 800569e:	b218      	sxth	r0, r3
 80056a0:	88ba      	ldrh	r2, [r7, #4]
 80056a2:	8a7b      	ldrh	r3, [r7, #18]
 80056a4:	4413      	add	r3, r2
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	b21b      	sxth	r3, r3
 80056aa:	89fa      	ldrh	r2, [r7, #14]
 80056ac:	4619      	mov	r1, r3
 80056ae:	f7ff fc4d 	bl	8004f4c <hagl_put_pixel>
        for (uint16_t x = 0; x < source->width; x++) {
 80056b2:	8a3b      	ldrh	r3, [r7, #16]
 80056b4:	3301      	adds	r3, #1
 80056b6:	823b      	strh	r3, [r7, #16]
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	881b      	ldrh	r3, [r3, #0]
 80056bc:	8a3a      	ldrh	r2, [r7, #16]
 80056be:	429a      	cmp	r2, r3
 80056c0:	d3e4      	bcc.n	800568c <hagl_blit+0x22>
    for (uint16_t y = 0; y < source->height; y++) {
 80056c2:	8a7b      	ldrh	r3, [r7, #18]
 80056c4:	3301      	adds	r3, #1
 80056c6:	827b      	strh	r3, [r7, #18]
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	885b      	ldrh	r3, [r3, #2]
 80056cc:	8a7a      	ldrh	r2, [r7, #18]
 80056ce:	429a      	cmp	r2, r3
 80056d0:	d3d9      	bcc.n	8005686 <hagl_blit+0x1c>
        }
    }
#endif
};
 80056d2:	bf00      	nop
 80056d4:	bf00      	nop
 80056d6:	3718      	adds	r7, #24
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <hagl_clear_screen>:
        }
    }
#endif
};

void hagl_clear_screen() {
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af02      	add	r7, sp, #8
#ifdef HAGL_HAS_HAL_CLEAR_SCREEN
    hagl_hal_clear_screen();
#else
    uint16_t x0 = clip_window.x0;
 80056e2:	4b12      	ldr	r3, [pc, #72]	; (800572c <hagl_clear_screen+0x50>)
 80056e4:	881b      	ldrh	r3, [r3, #0]
 80056e6:	80fb      	strh	r3, [r7, #6]
    uint16_t y0 = clip_window.y0;
 80056e8:	4b10      	ldr	r3, [pc, #64]	; (800572c <hagl_clear_screen+0x50>)
 80056ea:	885b      	ldrh	r3, [r3, #2]
 80056ec:	80bb      	strh	r3, [r7, #4]
    uint16_t x1 = clip_window.x1;
 80056ee:	4b0f      	ldr	r3, [pc, #60]	; (800572c <hagl_clear_screen+0x50>)
 80056f0:	889b      	ldrh	r3, [r3, #4]
 80056f2:	807b      	strh	r3, [r7, #2]
    uint16_t y1 = clip_window.y1;
 80056f4:	4b0d      	ldr	r3, [pc, #52]	; (800572c <hagl_clear_screen+0x50>)
 80056f6:	88db      	ldrh	r3, [r3, #6]
 80056f8:	803b      	strh	r3, [r7, #0]

    hagl_set_clip_window(0, 0, DISPLAY_WIDTH - 1, DISPLAY_HEIGHT -1);
 80056fa:	239f      	movs	r3, #159	; 0x9f
 80056fc:	227f      	movs	r2, #127	; 0x7f
 80056fe:	2100      	movs	r1, #0
 8005700:	2000      	movs	r0, #0
 8005702:	f7ff fc01 	bl	8004f08 <hagl_set_clip_window>
    hagl_fill_rectangle(0, 0, DISPLAY_WIDTH - 1, DISPLAY_HEIGHT -1, 0x00);
 8005706:	2300      	movs	r3, #0
 8005708:	9300      	str	r3, [sp, #0]
 800570a:	239f      	movs	r3, #159	; 0x9f
 800570c:	227f      	movs	r2, #127	; 0x7f
 800570e:	2100      	movs	r1, #0
 8005710:	2000      	movs	r0, #0
 8005712:	f7ff fdc3 	bl	800529c <hagl_fill_rectangle>
    hagl_set_clip_window(x0, y0, x1, y1);
 8005716:	883b      	ldrh	r3, [r7, #0]
 8005718:	887a      	ldrh	r2, [r7, #2]
 800571a:	88b9      	ldrh	r1, [r7, #4]
 800571c:	88f8      	ldrh	r0, [r7, #6]
 800571e:	f7ff fbf3 	bl	8004f08 <hagl_set_clip_window>
#endif
}
 8005722:	bf00      	nop
 8005724:	3708      	adds	r7, #8
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	20000010 	.word	0x20000010

08005730 <hagl_draw_rounded_rectangle>:
void hagl_fill_triangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, color_t color) {
    int16_t vertices[6] = {x0, y0, x1, y1, x2, y2};
    hagl_fill_polygon(3, vertices, color);
}

void hagl_draw_rounded_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t r, color_t color) {
 8005730:	b590      	push	{r4, r7, lr}
 8005732:	b087      	sub	sp, #28
 8005734:	af00      	add	r7, sp, #0
 8005736:	4604      	mov	r4, r0
 8005738:	4608      	mov	r0, r1
 800573a:	4611      	mov	r1, r2
 800573c:	461a      	mov	r2, r3
 800573e:	4623      	mov	r3, r4
 8005740:	80fb      	strh	r3, [r7, #6]
 8005742:	4603      	mov	r3, r0
 8005744:	80bb      	strh	r3, [r7, #4]
 8005746:	460b      	mov	r3, r1
 8005748:	807b      	strh	r3, [r7, #2]
 800574a:	4613      	mov	r3, r2
 800574c:	803b      	strh	r3, [r7, #0]

    uint16_t width, height;
    int16_t x, y, d;

    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 800574e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005752:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005756:	429a      	cmp	r2, r3
 8005758:	dd0e      	ble.n	8005778 <hagl_draw_rounded_rectangle+0x48>
        x0 = x0 + x1;
 800575a:	88fa      	ldrh	r2, [r7, #6]
 800575c:	887b      	ldrh	r3, [r7, #2]
 800575e:	4413      	add	r3, r2
 8005760:	b29b      	uxth	r3, r3
 8005762:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 8005764:	88fa      	ldrh	r2, [r7, #6]
 8005766:	887b      	ldrh	r3, [r7, #2]
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	b29b      	uxth	r3, r3
 800576c:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 800576e:	88fa      	ldrh	r2, [r7, #6]
 8005770:	887b      	ldrh	r3, [r7, #2]
 8005772:	1ad3      	subs	r3, r2, r3
 8005774:	b29b      	uxth	r3, r3
 8005776:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 8005778:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800577c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005780:	429a      	cmp	r2, r3
 8005782:	dd0e      	ble.n	80057a2 <hagl_draw_rounded_rectangle+0x72>
        y0 = y0 + y1;
 8005784:	88ba      	ldrh	r2, [r7, #4]
 8005786:	883b      	ldrh	r3, [r7, #0]
 8005788:	4413      	add	r3, r2
 800578a:	b29b      	uxth	r3, r3
 800578c:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 800578e:	88ba      	ldrh	r2, [r7, #4]
 8005790:	883b      	ldrh	r3, [r7, #0]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	b29b      	uxth	r3, r3
 8005796:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 8005798:	88ba      	ldrh	r2, [r7, #4]
 800579a:	883b      	ldrh	r3, [r7, #0]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	b29b      	uxth	r3, r3
 80057a0:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 80057a2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80057a6:	4a52      	ldr	r2, [pc, #328]	; (80058f0 <hagl_draw_rounded_rectangle+0x1c0>)
 80057a8:	8812      	ldrh	r2, [r2, #0]
 80057aa:	4293      	cmp	r3, r2
 80057ac:	f2c0 8153 	blt.w	8005a56 <hagl_draw_rounded_rectangle+0x326>
 80057b0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80057b4:	4a4e      	ldr	r2, [pc, #312]	; (80058f0 <hagl_draw_rounded_rectangle+0x1c0>)
 80057b6:	8852      	ldrh	r2, [r2, #2]
 80057b8:	4293      	cmp	r3, r2
 80057ba:	f2c0 814c 	blt.w	8005a56 <hagl_draw_rounded_rectangle+0x326>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 80057be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80057c2:	4a4b      	ldr	r2, [pc, #300]	; (80058f0 <hagl_draw_rounded_rectangle+0x1c0>)
 80057c4:	8892      	ldrh	r2, [r2, #4]
 80057c6:	4293      	cmp	r3, r2
 80057c8:	f300 8147 	bgt.w	8005a5a <hagl_draw_rounded_rectangle+0x32a>
 80057cc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80057d0:	4a47      	ldr	r2, [pc, #284]	; (80058f0 <hagl_draw_rounded_rectangle+0x1c0>)
 80057d2:	88d2      	ldrh	r2, [r2, #6]
 80057d4:	4293      	cmp	r3, r2
 80057d6:	f300 8140 	bgt.w	8005a5a <hagl_draw_rounded_rectangle+0x32a>
        return;
    }

    /* Max radius is half of shortest edge. */
    width = x1 - x0 + 1;
 80057da:	887a      	ldrh	r2, [r7, #2]
 80057dc:	88fb      	ldrh	r3, [r7, #6]
 80057de:	1ad3      	subs	r3, r2, r3
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	3301      	adds	r3, #1
 80057e4:	823b      	strh	r3, [r7, #16]
    height = y1 - y0 + 1;
 80057e6:	883a      	ldrh	r2, [r7, #0]
 80057e8:	88bb      	ldrh	r3, [r7, #4]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	b29b      	uxth	r3, r3
 80057ee:	3301      	adds	r3, #1
 80057f0:	81fb      	strh	r3, [r7, #14]
    r = min(r, min(width / 2, height / 2));
 80057f2:	f9b7 4028 	ldrsh.w	r4, [r7, #40]	; 0x28
 80057f6:	8a3b      	ldrh	r3, [r7, #16]
 80057f8:	085b      	lsrs	r3, r3, #1
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	461a      	mov	r2, r3
 80057fe:	89fb      	ldrh	r3, [r7, #14]
 8005800:	085b      	lsrs	r3, r3, #1
 8005802:	b29b      	uxth	r3, r3
 8005804:	4619      	mov	r1, r3
 8005806:	4610      	mov	r0, r2
 8005808:	f7ff fb5a 	bl	8004ec0 <min>
 800580c:	4603      	mov	r3, r0
 800580e:	4619      	mov	r1, r3
 8005810:	4620      	mov	r0, r4
 8005812:	f7ff fb55 	bl	8004ec0 <min>
 8005816:	4603      	mov	r3, r0
 8005818:	853b      	strh	r3, [r7, #40]	; 0x28

    hagl_draw_hline(x0 + r, y0, width - 2 * r, color);
 800581a:	88fa      	ldrh	r2, [r7, #6]
 800581c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800581e:	4413      	add	r3, r2
 8005820:	b29b      	uxth	r3, r3
 8005822:	b218      	sxth	r0, r3
 8005824:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005826:	005b      	lsls	r3, r3, #1
 8005828:	b29b      	uxth	r3, r3
 800582a:	8a3a      	ldrh	r2, [r7, #16]
 800582c:	1ad3      	subs	r3, r2, r3
 800582e:	b29a      	uxth	r2, r3
 8005830:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005832:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005836:	f7ff fbbb 	bl	8004fb0 <hagl_draw_hline>
    hagl_draw_hline(x0 + r, y1, width - 2 * r, color);
 800583a:	88fa      	ldrh	r2, [r7, #6]
 800583c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800583e:	4413      	add	r3, r2
 8005840:	b29b      	uxth	r3, r3
 8005842:	b218      	sxth	r0, r3
 8005844:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005846:	005b      	lsls	r3, r3, #1
 8005848:	b29b      	uxth	r3, r3
 800584a:	8a3a      	ldrh	r2, [r7, #16]
 800584c:	1ad3      	subs	r3, r2, r3
 800584e:	b29a      	uxth	r2, r3
 8005850:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005852:	f9b7 1000 	ldrsh.w	r1, [r7]
 8005856:	f7ff fbab 	bl	8004fb0 <hagl_draw_hline>
    hagl_draw_vline(x0, y0 + r, height - 2 * r, color);
 800585a:	88ba      	ldrh	r2, [r7, #4]
 800585c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800585e:	4413      	add	r3, r2
 8005860:	b29b      	uxth	r3, r3
 8005862:	b219      	sxth	r1, r3
 8005864:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005866:	005b      	lsls	r3, r3, #1
 8005868:	b29b      	uxth	r3, r3
 800586a:	89fa      	ldrh	r2, [r7, #14]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	b29a      	uxth	r2, r3
 8005870:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005872:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005876:	f7ff fbbe 	bl	8004ff6 <hagl_draw_vline>
    hagl_draw_vline(x1, y0 + r, height - 2 * r, color);
 800587a:	88ba      	ldrh	r2, [r7, #4]
 800587c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800587e:	4413      	add	r3, r2
 8005880:	b29b      	uxth	r3, r3
 8005882:	b219      	sxth	r1, r3
 8005884:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005886:	005b      	lsls	r3, r3, #1
 8005888:	b29b      	uxth	r3, r3
 800588a:	89fa      	ldrh	r2, [r7, #14]
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	b29a      	uxth	r2, r3
 8005890:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005892:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8005896:	f7ff fbae 	bl	8004ff6 <hagl_draw_vline>

    x = 0;
 800589a:	2300      	movs	r3, #0
 800589c:	82fb      	strh	r3, [r7, #22]
    y = r;
 800589e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80058a0:	82bb      	strh	r3, [r7, #20]
    d = 3 - 2 * r;
 80058a2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80058a4:	005b      	lsls	r3, r3, #1
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	f1c3 0303 	rsb	r3, r3, #3
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	827b      	strh	r3, [r7, #18]

    while (y >= x) {
 80058b0:	e0c9      	b.n	8005a46 <hagl_draw_rounded_rectangle+0x316>
        x++;
 80058b2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	3301      	adds	r3, #1
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	82fb      	strh	r3, [r7, #22]

        if (d > 0) {
 80058be:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	dd16      	ble.n	80058f4 <hagl_draw_rounded_rectangle+0x1c4>
            y--;
 80058c6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	3b01      	subs	r3, #1
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	82bb      	strh	r3, [r7, #20]
            d = d + 4 * (x - y) + 10;
 80058d2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80058d6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	b29b      	uxth	r3, r3
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	b29a      	uxth	r2, r3
 80058e2:	8a7b      	ldrh	r3, [r7, #18]
 80058e4:	4413      	add	r3, r2
 80058e6:	b29b      	uxth	r3, r3
 80058e8:	330a      	adds	r3, #10
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	827b      	strh	r3, [r7, #18]
 80058ee:	e00a      	b.n	8005906 <hagl_draw_rounded_rectangle+0x1d6>
 80058f0:	20000010 	.word	0x20000010
        } else {
            d = d + 4 * x + 6;
 80058f4:	8afb      	ldrh	r3, [r7, #22]
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	8a7b      	ldrh	r3, [r7, #18]
 80058fc:	4413      	add	r3, r2
 80058fe:	b29b      	uxth	r3, r3
 8005900:	3306      	adds	r3, #6
 8005902:	b29b      	uxth	r3, r3
 8005904:	827b      	strh	r3, [r7, #18]
        }

        /* Top right */
        hagl_put_pixel(x1 - r + x, y0 + r - y, color);
 8005906:	887a      	ldrh	r2, [r7, #2]
 8005908:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800590a:	1ad3      	subs	r3, r2, r3
 800590c:	b29a      	uxth	r2, r3
 800590e:	8afb      	ldrh	r3, [r7, #22]
 8005910:	4413      	add	r3, r2
 8005912:	b29b      	uxth	r3, r3
 8005914:	b218      	sxth	r0, r3
 8005916:	88ba      	ldrh	r2, [r7, #4]
 8005918:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800591a:	4413      	add	r3, r2
 800591c:	b29a      	uxth	r2, r3
 800591e:	8abb      	ldrh	r3, [r7, #20]
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	b29b      	uxth	r3, r3
 8005924:	b21b      	sxth	r3, r3
 8005926:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8005928:	4619      	mov	r1, r3
 800592a:	f7ff fb0f 	bl	8004f4c <hagl_put_pixel>
        hagl_put_pixel(x1 - r + y, y0 + r - x, color);
 800592e:	887a      	ldrh	r2, [r7, #2]
 8005930:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	b29a      	uxth	r2, r3
 8005936:	8abb      	ldrh	r3, [r7, #20]
 8005938:	4413      	add	r3, r2
 800593a:	b29b      	uxth	r3, r3
 800593c:	b218      	sxth	r0, r3
 800593e:	88ba      	ldrh	r2, [r7, #4]
 8005940:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005942:	4413      	add	r3, r2
 8005944:	b29a      	uxth	r2, r3
 8005946:	8afb      	ldrh	r3, [r7, #22]
 8005948:	1ad3      	subs	r3, r2, r3
 800594a:	b29b      	uxth	r3, r3
 800594c:	b21b      	sxth	r3, r3
 800594e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8005950:	4619      	mov	r1, r3
 8005952:	f7ff fafb 	bl	8004f4c <hagl_put_pixel>

        /* Top left */
        hagl_put_pixel(x0 + r - x, y0 + r - y, color);
 8005956:	88fa      	ldrh	r2, [r7, #6]
 8005958:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800595a:	4413      	add	r3, r2
 800595c:	b29a      	uxth	r2, r3
 800595e:	8afb      	ldrh	r3, [r7, #22]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	b29b      	uxth	r3, r3
 8005964:	b218      	sxth	r0, r3
 8005966:	88ba      	ldrh	r2, [r7, #4]
 8005968:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800596a:	4413      	add	r3, r2
 800596c:	b29a      	uxth	r2, r3
 800596e:	8abb      	ldrh	r3, [r7, #20]
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	b29b      	uxth	r3, r3
 8005974:	b21b      	sxth	r3, r3
 8005976:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8005978:	4619      	mov	r1, r3
 800597a:	f7ff fae7 	bl	8004f4c <hagl_put_pixel>
        hagl_put_pixel(x0 + r - y, y0 + r - x, color);
 800597e:	88fa      	ldrh	r2, [r7, #6]
 8005980:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005982:	4413      	add	r3, r2
 8005984:	b29a      	uxth	r2, r3
 8005986:	8abb      	ldrh	r3, [r7, #20]
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	b29b      	uxth	r3, r3
 800598c:	b218      	sxth	r0, r3
 800598e:	88ba      	ldrh	r2, [r7, #4]
 8005990:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005992:	4413      	add	r3, r2
 8005994:	b29a      	uxth	r2, r3
 8005996:	8afb      	ldrh	r3, [r7, #22]
 8005998:	1ad3      	subs	r3, r2, r3
 800599a:	b29b      	uxth	r3, r3
 800599c:	b21b      	sxth	r3, r3
 800599e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80059a0:	4619      	mov	r1, r3
 80059a2:	f7ff fad3 	bl	8004f4c <hagl_put_pixel>

        /* Bottom right */
        hagl_put_pixel(x1 - r + x, y1 - r + y, color);
 80059a6:	887a      	ldrh	r2, [r7, #2]
 80059a8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	b29a      	uxth	r2, r3
 80059ae:	8afb      	ldrh	r3, [r7, #22]
 80059b0:	4413      	add	r3, r2
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	b218      	sxth	r0, r3
 80059b6:	883a      	ldrh	r2, [r7, #0]
 80059b8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80059ba:	1ad3      	subs	r3, r2, r3
 80059bc:	b29a      	uxth	r2, r3
 80059be:	8abb      	ldrh	r3, [r7, #20]
 80059c0:	4413      	add	r3, r2
 80059c2:	b29b      	uxth	r3, r3
 80059c4:	b21b      	sxth	r3, r3
 80059c6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80059c8:	4619      	mov	r1, r3
 80059ca:	f7ff fabf 	bl	8004f4c <hagl_put_pixel>
        hagl_put_pixel(x1 - r + y, y1 - r + x, color);
 80059ce:	887a      	ldrh	r2, [r7, #2]
 80059d0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80059d2:	1ad3      	subs	r3, r2, r3
 80059d4:	b29a      	uxth	r2, r3
 80059d6:	8abb      	ldrh	r3, [r7, #20]
 80059d8:	4413      	add	r3, r2
 80059da:	b29b      	uxth	r3, r3
 80059dc:	b218      	sxth	r0, r3
 80059de:	883a      	ldrh	r2, [r7, #0]
 80059e0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	b29a      	uxth	r2, r3
 80059e6:	8afb      	ldrh	r3, [r7, #22]
 80059e8:	4413      	add	r3, r2
 80059ea:	b29b      	uxth	r3, r3
 80059ec:	b21b      	sxth	r3, r3
 80059ee:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80059f0:	4619      	mov	r1, r3
 80059f2:	f7ff faab 	bl	8004f4c <hagl_put_pixel>

        /* Bottom left */
        hagl_put_pixel(x0 + r - x, y1 - r + y, color);
 80059f6:	88fa      	ldrh	r2, [r7, #6]
 80059f8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80059fa:	4413      	add	r3, r2
 80059fc:	b29a      	uxth	r2, r3
 80059fe:	8afb      	ldrh	r3, [r7, #22]
 8005a00:	1ad3      	subs	r3, r2, r3
 8005a02:	b29b      	uxth	r3, r3
 8005a04:	b218      	sxth	r0, r3
 8005a06:	883a      	ldrh	r2, [r7, #0]
 8005a08:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005a0a:	1ad3      	subs	r3, r2, r3
 8005a0c:	b29a      	uxth	r2, r3
 8005a0e:	8abb      	ldrh	r3, [r7, #20]
 8005a10:	4413      	add	r3, r2
 8005a12:	b29b      	uxth	r3, r3
 8005a14:	b21b      	sxth	r3, r3
 8005a16:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8005a18:	4619      	mov	r1, r3
 8005a1a:	f7ff fa97 	bl	8004f4c <hagl_put_pixel>
        hagl_put_pixel(x0 + r - y, y1 - r + x, color);
 8005a1e:	88fa      	ldrh	r2, [r7, #6]
 8005a20:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005a22:	4413      	add	r3, r2
 8005a24:	b29a      	uxth	r2, r3
 8005a26:	8abb      	ldrh	r3, [r7, #20]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	b218      	sxth	r0, r3
 8005a2e:	883a      	ldrh	r2, [r7, #0]
 8005a30:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	b29a      	uxth	r2, r3
 8005a36:	8afb      	ldrh	r3, [r7, #22]
 8005a38:	4413      	add	r3, r2
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	b21b      	sxth	r3, r3
 8005a3e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8005a40:	4619      	mov	r1, r3
 8005a42:	f7ff fa83 	bl	8004f4c <hagl_put_pixel>
    while (y >= x) {
 8005a46:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8005a4a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	f6bf af2f 	bge.w	80058b2 <hagl_draw_rounded_rectangle+0x182>
 8005a54:	e002      	b.n	8005a5c <hagl_draw_rounded_rectangle+0x32c>
        return;
 8005a56:	bf00      	nop
 8005a58:	e000      	b.n	8005a5c <hagl_draw_rounded_rectangle+0x32c>
        return;
 8005a5a:	bf00      	nop
    }
};
 8005a5c:	371c      	adds	r7, #28
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd90      	pop	{r4, r7, pc}
 8005a62:	bf00      	nop

08005a64 <rgb565>:
#include <stdint.h>

#include "rgb565.h"

uint16_t rgb565(uint8_t r, uint8_t g, uint8_t b)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b085      	sub	sp, #20
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	71fb      	strb	r3, [r7, #7]
 8005a6e:	460b      	mov	r3, r1
 8005a70:	71bb      	strb	r3, [r7, #6]
 8005a72:	4613      	mov	r3, r2
 8005a74:	717b      	strb	r3, [r7, #5]
    uint16_t rgb;

    rgb = ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | ((b & 0xF8) >> 3);
 8005a76:	79fb      	ldrb	r3, [r7, #7]
 8005a78:	021b      	lsls	r3, r3, #8
 8005a7a:	b21b      	sxth	r3, r3
 8005a7c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005a80:	f023 0307 	bic.w	r3, r3, #7
 8005a84:	b21a      	sxth	r2, r3
 8005a86:	79bb      	ldrb	r3, [r7, #6]
 8005a88:	00db      	lsls	r3, r3, #3
 8005a8a:	b21b      	sxth	r3, r3
 8005a8c:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8005a90:	b21b      	sxth	r3, r3
 8005a92:	4313      	orrs	r3, r2
 8005a94:	b21a      	sxth	r2, r3
 8005a96:	797b      	ldrb	r3, [r7, #5]
 8005a98:	08db      	lsrs	r3, r3, #3
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	b21b      	sxth	r3, r3
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	b21b      	sxth	r3, r3
 8005aa2:	81fb      	strh	r3, [r7, #14]
    rgb = (((rgb) << 8) & 0xFF00) | (((rgb) >> 8) & 0xFF);
 8005aa4:	89fb      	ldrh	r3, [r7, #14]
 8005aa6:	021b      	lsls	r3, r3, #8
 8005aa8:	b21a      	sxth	r2, r3
 8005aaa:	89fb      	ldrh	r3, [r7, #14]
 8005aac:	0a1b      	lsrs	r3, r3, #8
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	b21b      	sxth	r3, r3
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	b21b      	sxth	r3, r3
 8005ab6:	81fb      	strh	r3, [r7, #14]

    return rgb;
 8005ab8:	89fb      	ldrh	r3, [r7, #14]
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3714      	adds	r7, #20
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr
	...

08005ac8 <__errno>:
 8005ac8:	4b01      	ldr	r3, [pc, #4]	; (8005ad0 <__errno+0x8>)
 8005aca:	6818      	ldr	r0, [r3, #0]
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	20000018 	.word	0x20000018

08005ad4 <__libc_init_array>:
 8005ad4:	b570      	push	{r4, r5, r6, lr}
 8005ad6:	4d0d      	ldr	r5, [pc, #52]	; (8005b0c <__libc_init_array+0x38>)
 8005ad8:	4c0d      	ldr	r4, [pc, #52]	; (8005b10 <__libc_init_array+0x3c>)
 8005ada:	1b64      	subs	r4, r4, r5
 8005adc:	10a4      	asrs	r4, r4, #2
 8005ade:	2600      	movs	r6, #0
 8005ae0:	42a6      	cmp	r6, r4
 8005ae2:	d109      	bne.n	8005af8 <__libc_init_array+0x24>
 8005ae4:	4d0b      	ldr	r5, [pc, #44]	; (8005b14 <__libc_init_array+0x40>)
 8005ae6:	4c0c      	ldr	r4, [pc, #48]	; (8005b18 <__libc_init_array+0x44>)
 8005ae8:	f000 fc62 	bl	80063b0 <_init>
 8005aec:	1b64      	subs	r4, r4, r5
 8005aee:	10a4      	asrs	r4, r4, #2
 8005af0:	2600      	movs	r6, #0
 8005af2:	42a6      	cmp	r6, r4
 8005af4:	d105      	bne.n	8005b02 <__libc_init_array+0x2e>
 8005af6:	bd70      	pop	{r4, r5, r6, pc}
 8005af8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005afc:	4798      	blx	r3
 8005afe:	3601      	adds	r6, #1
 8005b00:	e7ee      	b.n	8005ae0 <__libc_init_array+0xc>
 8005b02:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b06:	4798      	blx	r3
 8005b08:	3601      	adds	r6, #1
 8005b0a:	e7f2      	b.n	8005af2 <__libc_init_array+0x1e>
 8005b0c:	0800fa18 	.word	0x0800fa18
 8005b10:	0800fa18 	.word	0x0800fa18
 8005b14:	0800fa18 	.word	0x0800fa18
 8005b18:	0800fa1c 	.word	0x0800fa1c

08005b1c <__retarget_lock_acquire_recursive>:
 8005b1c:	4770      	bx	lr

08005b1e <__retarget_lock_release_recursive>:
 8005b1e:	4770      	bx	lr

08005b20 <memcpy>:
 8005b20:	440a      	add	r2, r1
 8005b22:	4291      	cmp	r1, r2
 8005b24:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b28:	d100      	bne.n	8005b2c <memcpy+0xc>
 8005b2a:	4770      	bx	lr
 8005b2c:	b510      	push	{r4, lr}
 8005b2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b36:	4291      	cmp	r1, r2
 8005b38:	d1f9      	bne.n	8005b2e <memcpy+0xe>
 8005b3a:	bd10      	pop	{r4, pc}

08005b3c <memset>:
 8005b3c:	4402      	add	r2, r0
 8005b3e:	4603      	mov	r3, r0
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d100      	bne.n	8005b46 <memset+0xa>
 8005b44:	4770      	bx	lr
 8005b46:	f803 1b01 	strb.w	r1, [r3], #1
 8005b4a:	e7f9      	b.n	8005b40 <memset+0x4>

08005b4c <_free_r>:
 8005b4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005b4e:	2900      	cmp	r1, #0
 8005b50:	d048      	beq.n	8005be4 <_free_r+0x98>
 8005b52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b56:	9001      	str	r0, [sp, #4]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	f1a1 0404 	sub.w	r4, r1, #4
 8005b5e:	bfb8      	it	lt
 8005b60:	18e4      	addlt	r4, r4, r3
 8005b62:	f000 f8e1 	bl	8005d28 <__malloc_lock>
 8005b66:	4a20      	ldr	r2, [pc, #128]	; (8005be8 <_free_r+0x9c>)
 8005b68:	9801      	ldr	r0, [sp, #4]
 8005b6a:	6813      	ldr	r3, [r2, #0]
 8005b6c:	4615      	mov	r5, r2
 8005b6e:	b933      	cbnz	r3, 8005b7e <_free_r+0x32>
 8005b70:	6063      	str	r3, [r4, #4]
 8005b72:	6014      	str	r4, [r2, #0]
 8005b74:	b003      	add	sp, #12
 8005b76:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005b7a:	f000 b8db 	b.w	8005d34 <__malloc_unlock>
 8005b7e:	42a3      	cmp	r3, r4
 8005b80:	d90b      	bls.n	8005b9a <_free_r+0x4e>
 8005b82:	6821      	ldr	r1, [r4, #0]
 8005b84:	1862      	adds	r2, r4, r1
 8005b86:	4293      	cmp	r3, r2
 8005b88:	bf04      	itt	eq
 8005b8a:	681a      	ldreq	r2, [r3, #0]
 8005b8c:	685b      	ldreq	r3, [r3, #4]
 8005b8e:	6063      	str	r3, [r4, #4]
 8005b90:	bf04      	itt	eq
 8005b92:	1852      	addeq	r2, r2, r1
 8005b94:	6022      	streq	r2, [r4, #0]
 8005b96:	602c      	str	r4, [r5, #0]
 8005b98:	e7ec      	b.n	8005b74 <_free_r+0x28>
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	b10b      	cbz	r3, 8005ba4 <_free_r+0x58>
 8005ba0:	42a3      	cmp	r3, r4
 8005ba2:	d9fa      	bls.n	8005b9a <_free_r+0x4e>
 8005ba4:	6811      	ldr	r1, [r2, #0]
 8005ba6:	1855      	adds	r5, r2, r1
 8005ba8:	42a5      	cmp	r5, r4
 8005baa:	d10b      	bne.n	8005bc4 <_free_r+0x78>
 8005bac:	6824      	ldr	r4, [r4, #0]
 8005bae:	4421      	add	r1, r4
 8005bb0:	1854      	adds	r4, r2, r1
 8005bb2:	42a3      	cmp	r3, r4
 8005bb4:	6011      	str	r1, [r2, #0]
 8005bb6:	d1dd      	bne.n	8005b74 <_free_r+0x28>
 8005bb8:	681c      	ldr	r4, [r3, #0]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	6053      	str	r3, [r2, #4]
 8005bbe:	4421      	add	r1, r4
 8005bc0:	6011      	str	r1, [r2, #0]
 8005bc2:	e7d7      	b.n	8005b74 <_free_r+0x28>
 8005bc4:	d902      	bls.n	8005bcc <_free_r+0x80>
 8005bc6:	230c      	movs	r3, #12
 8005bc8:	6003      	str	r3, [r0, #0]
 8005bca:	e7d3      	b.n	8005b74 <_free_r+0x28>
 8005bcc:	6825      	ldr	r5, [r4, #0]
 8005bce:	1961      	adds	r1, r4, r5
 8005bd0:	428b      	cmp	r3, r1
 8005bd2:	bf04      	itt	eq
 8005bd4:	6819      	ldreq	r1, [r3, #0]
 8005bd6:	685b      	ldreq	r3, [r3, #4]
 8005bd8:	6063      	str	r3, [r4, #4]
 8005bda:	bf04      	itt	eq
 8005bdc:	1949      	addeq	r1, r1, r5
 8005bde:	6021      	streq	r1, [r4, #0]
 8005be0:	6054      	str	r4, [r2, #4]
 8005be2:	e7c7      	b.n	8005b74 <_free_r+0x28>
 8005be4:	b003      	add	sp, #12
 8005be6:	bd30      	pop	{r4, r5, pc}
 8005be8:	2000a0a8 	.word	0x2000a0a8

08005bec <_malloc_r>:
 8005bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bee:	1ccd      	adds	r5, r1, #3
 8005bf0:	f025 0503 	bic.w	r5, r5, #3
 8005bf4:	3508      	adds	r5, #8
 8005bf6:	2d0c      	cmp	r5, #12
 8005bf8:	bf38      	it	cc
 8005bfa:	250c      	movcc	r5, #12
 8005bfc:	2d00      	cmp	r5, #0
 8005bfe:	4606      	mov	r6, r0
 8005c00:	db01      	blt.n	8005c06 <_malloc_r+0x1a>
 8005c02:	42a9      	cmp	r1, r5
 8005c04:	d903      	bls.n	8005c0e <_malloc_r+0x22>
 8005c06:	230c      	movs	r3, #12
 8005c08:	6033      	str	r3, [r6, #0]
 8005c0a:	2000      	movs	r0, #0
 8005c0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c0e:	f000 f88b 	bl	8005d28 <__malloc_lock>
 8005c12:	4921      	ldr	r1, [pc, #132]	; (8005c98 <_malloc_r+0xac>)
 8005c14:	680a      	ldr	r2, [r1, #0]
 8005c16:	4614      	mov	r4, r2
 8005c18:	b99c      	cbnz	r4, 8005c42 <_malloc_r+0x56>
 8005c1a:	4f20      	ldr	r7, [pc, #128]	; (8005c9c <_malloc_r+0xb0>)
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	b923      	cbnz	r3, 8005c2a <_malloc_r+0x3e>
 8005c20:	4621      	mov	r1, r4
 8005c22:	4630      	mov	r0, r6
 8005c24:	f000 f83c 	bl	8005ca0 <_sbrk_r>
 8005c28:	6038      	str	r0, [r7, #0]
 8005c2a:	4629      	mov	r1, r5
 8005c2c:	4630      	mov	r0, r6
 8005c2e:	f000 f837 	bl	8005ca0 <_sbrk_r>
 8005c32:	1c43      	adds	r3, r0, #1
 8005c34:	d123      	bne.n	8005c7e <_malloc_r+0x92>
 8005c36:	230c      	movs	r3, #12
 8005c38:	6033      	str	r3, [r6, #0]
 8005c3a:	4630      	mov	r0, r6
 8005c3c:	f000 f87a 	bl	8005d34 <__malloc_unlock>
 8005c40:	e7e3      	b.n	8005c0a <_malloc_r+0x1e>
 8005c42:	6823      	ldr	r3, [r4, #0]
 8005c44:	1b5b      	subs	r3, r3, r5
 8005c46:	d417      	bmi.n	8005c78 <_malloc_r+0x8c>
 8005c48:	2b0b      	cmp	r3, #11
 8005c4a:	d903      	bls.n	8005c54 <_malloc_r+0x68>
 8005c4c:	6023      	str	r3, [r4, #0]
 8005c4e:	441c      	add	r4, r3
 8005c50:	6025      	str	r5, [r4, #0]
 8005c52:	e004      	b.n	8005c5e <_malloc_r+0x72>
 8005c54:	6863      	ldr	r3, [r4, #4]
 8005c56:	42a2      	cmp	r2, r4
 8005c58:	bf0c      	ite	eq
 8005c5a:	600b      	streq	r3, [r1, #0]
 8005c5c:	6053      	strne	r3, [r2, #4]
 8005c5e:	4630      	mov	r0, r6
 8005c60:	f000 f868 	bl	8005d34 <__malloc_unlock>
 8005c64:	f104 000b 	add.w	r0, r4, #11
 8005c68:	1d23      	adds	r3, r4, #4
 8005c6a:	f020 0007 	bic.w	r0, r0, #7
 8005c6e:	1ac2      	subs	r2, r0, r3
 8005c70:	d0cc      	beq.n	8005c0c <_malloc_r+0x20>
 8005c72:	1a1b      	subs	r3, r3, r0
 8005c74:	50a3      	str	r3, [r4, r2]
 8005c76:	e7c9      	b.n	8005c0c <_malloc_r+0x20>
 8005c78:	4622      	mov	r2, r4
 8005c7a:	6864      	ldr	r4, [r4, #4]
 8005c7c:	e7cc      	b.n	8005c18 <_malloc_r+0x2c>
 8005c7e:	1cc4      	adds	r4, r0, #3
 8005c80:	f024 0403 	bic.w	r4, r4, #3
 8005c84:	42a0      	cmp	r0, r4
 8005c86:	d0e3      	beq.n	8005c50 <_malloc_r+0x64>
 8005c88:	1a21      	subs	r1, r4, r0
 8005c8a:	4630      	mov	r0, r6
 8005c8c:	f000 f808 	bl	8005ca0 <_sbrk_r>
 8005c90:	3001      	adds	r0, #1
 8005c92:	d1dd      	bne.n	8005c50 <_malloc_r+0x64>
 8005c94:	e7cf      	b.n	8005c36 <_malloc_r+0x4a>
 8005c96:	bf00      	nop
 8005c98:	2000a0a8 	.word	0x2000a0a8
 8005c9c:	2000a0ac 	.word	0x2000a0ac

08005ca0 <_sbrk_r>:
 8005ca0:	b538      	push	{r3, r4, r5, lr}
 8005ca2:	4d06      	ldr	r5, [pc, #24]	; (8005cbc <_sbrk_r+0x1c>)
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	4604      	mov	r4, r0
 8005ca8:	4608      	mov	r0, r1
 8005caa:	602b      	str	r3, [r5, #0]
 8005cac:	f7fb fd6a 	bl	8001784 <_sbrk>
 8005cb0:	1c43      	adds	r3, r0, #1
 8005cb2:	d102      	bne.n	8005cba <_sbrk_r+0x1a>
 8005cb4:	682b      	ldr	r3, [r5, #0]
 8005cb6:	b103      	cbz	r3, 8005cba <_sbrk_r+0x1a>
 8005cb8:	6023      	str	r3, [r4, #0]
 8005cba:	bd38      	pop	{r3, r4, r5, pc}
 8005cbc:	2000a374 	.word	0x2000a374

08005cc0 <sniprintf>:
 8005cc0:	b40c      	push	{r2, r3}
 8005cc2:	b530      	push	{r4, r5, lr}
 8005cc4:	4b17      	ldr	r3, [pc, #92]	; (8005d24 <sniprintf+0x64>)
 8005cc6:	1e0c      	subs	r4, r1, #0
 8005cc8:	681d      	ldr	r5, [r3, #0]
 8005cca:	b09d      	sub	sp, #116	; 0x74
 8005ccc:	da08      	bge.n	8005ce0 <sniprintf+0x20>
 8005cce:	238b      	movs	r3, #139	; 0x8b
 8005cd0:	602b      	str	r3, [r5, #0]
 8005cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd6:	b01d      	add	sp, #116	; 0x74
 8005cd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005cdc:	b002      	add	sp, #8
 8005cde:	4770      	bx	lr
 8005ce0:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005ce4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005ce8:	bf14      	ite	ne
 8005cea:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005cee:	4623      	moveq	r3, r4
 8005cf0:	9304      	str	r3, [sp, #16]
 8005cf2:	9307      	str	r3, [sp, #28]
 8005cf4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005cf8:	9002      	str	r0, [sp, #8]
 8005cfa:	9006      	str	r0, [sp, #24]
 8005cfc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005d00:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005d02:	ab21      	add	r3, sp, #132	; 0x84
 8005d04:	a902      	add	r1, sp, #8
 8005d06:	4628      	mov	r0, r5
 8005d08:	9301      	str	r3, [sp, #4]
 8005d0a:	f000 f875 	bl	8005df8 <_svfiprintf_r>
 8005d0e:	1c43      	adds	r3, r0, #1
 8005d10:	bfbc      	itt	lt
 8005d12:	238b      	movlt	r3, #139	; 0x8b
 8005d14:	602b      	strlt	r3, [r5, #0]
 8005d16:	2c00      	cmp	r4, #0
 8005d18:	d0dd      	beq.n	8005cd6 <sniprintf+0x16>
 8005d1a:	9b02      	ldr	r3, [sp, #8]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	701a      	strb	r2, [r3, #0]
 8005d20:	e7d9      	b.n	8005cd6 <sniprintf+0x16>
 8005d22:	bf00      	nop
 8005d24:	20000018 	.word	0x20000018

08005d28 <__malloc_lock>:
 8005d28:	4801      	ldr	r0, [pc, #4]	; (8005d30 <__malloc_lock+0x8>)
 8005d2a:	f7ff bef7 	b.w	8005b1c <__retarget_lock_acquire_recursive>
 8005d2e:	bf00      	nop
 8005d30:	2000a36c 	.word	0x2000a36c

08005d34 <__malloc_unlock>:
 8005d34:	4801      	ldr	r0, [pc, #4]	; (8005d3c <__malloc_unlock+0x8>)
 8005d36:	f7ff bef2 	b.w	8005b1e <__retarget_lock_release_recursive>
 8005d3a:	bf00      	nop
 8005d3c:	2000a36c 	.word	0x2000a36c

08005d40 <__ssputs_r>:
 8005d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d44:	688e      	ldr	r6, [r1, #8]
 8005d46:	429e      	cmp	r6, r3
 8005d48:	4682      	mov	sl, r0
 8005d4a:	460c      	mov	r4, r1
 8005d4c:	4690      	mov	r8, r2
 8005d4e:	461f      	mov	r7, r3
 8005d50:	d838      	bhi.n	8005dc4 <__ssputs_r+0x84>
 8005d52:	898a      	ldrh	r2, [r1, #12]
 8005d54:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005d58:	d032      	beq.n	8005dc0 <__ssputs_r+0x80>
 8005d5a:	6825      	ldr	r5, [r4, #0]
 8005d5c:	6909      	ldr	r1, [r1, #16]
 8005d5e:	eba5 0901 	sub.w	r9, r5, r1
 8005d62:	6965      	ldr	r5, [r4, #20]
 8005d64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d68:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	444b      	add	r3, r9
 8005d70:	106d      	asrs	r5, r5, #1
 8005d72:	429d      	cmp	r5, r3
 8005d74:	bf38      	it	cc
 8005d76:	461d      	movcc	r5, r3
 8005d78:	0553      	lsls	r3, r2, #21
 8005d7a:	d531      	bpl.n	8005de0 <__ssputs_r+0xa0>
 8005d7c:	4629      	mov	r1, r5
 8005d7e:	f7ff ff35 	bl	8005bec <_malloc_r>
 8005d82:	4606      	mov	r6, r0
 8005d84:	b950      	cbnz	r0, 8005d9c <__ssputs_r+0x5c>
 8005d86:	230c      	movs	r3, #12
 8005d88:	f8ca 3000 	str.w	r3, [sl]
 8005d8c:	89a3      	ldrh	r3, [r4, #12]
 8005d8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d92:	81a3      	strh	r3, [r4, #12]
 8005d94:	f04f 30ff 	mov.w	r0, #4294967295
 8005d98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d9c:	6921      	ldr	r1, [r4, #16]
 8005d9e:	464a      	mov	r2, r9
 8005da0:	f7ff febe 	bl	8005b20 <memcpy>
 8005da4:	89a3      	ldrh	r3, [r4, #12]
 8005da6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005daa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005dae:	81a3      	strh	r3, [r4, #12]
 8005db0:	6126      	str	r6, [r4, #16]
 8005db2:	6165      	str	r5, [r4, #20]
 8005db4:	444e      	add	r6, r9
 8005db6:	eba5 0509 	sub.w	r5, r5, r9
 8005dba:	6026      	str	r6, [r4, #0]
 8005dbc:	60a5      	str	r5, [r4, #8]
 8005dbe:	463e      	mov	r6, r7
 8005dc0:	42be      	cmp	r6, r7
 8005dc2:	d900      	bls.n	8005dc6 <__ssputs_r+0x86>
 8005dc4:	463e      	mov	r6, r7
 8005dc6:	4632      	mov	r2, r6
 8005dc8:	6820      	ldr	r0, [r4, #0]
 8005dca:	4641      	mov	r1, r8
 8005dcc:	f000 faa8 	bl	8006320 <memmove>
 8005dd0:	68a3      	ldr	r3, [r4, #8]
 8005dd2:	6822      	ldr	r2, [r4, #0]
 8005dd4:	1b9b      	subs	r3, r3, r6
 8005dd6:	4432      	add	r2, r6
 8005dd8:	60a3      	str	r3, [r4, #8]
 8005dda:	6022      	str	r2, [r4, #0]
 8005ddc:	2000      	movs	r0, #0
 8005dde:	e7db      	b.n	8005d98 <__ssputs_r+0x58>
 8005de0:	462a      	mov	r2, r5
 8005de2:	f000 fab7 	bl	8006354 <_realloc_r>
 8005de6:	4606      	mov	r6, r0
 8005de8:	2800      	cmp	r0, #0
 8005dea:	d1e1      	bne.n	8005db0 <__ssputs_r+0x70>
 8005dec:	6921      	ldr	r1, [r4, #16]
 8005dee:	4650      	mov	r0, sl
 8005df0:	f7ff feac 	bl	8005b4c <_free_r>
 8005df4:	e7c7      	b.n	8005d86 <__ssputs_r+0x46>
	...

08005df8 <_svfiprintf_r>:
 8005df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dfc:	4698      	mov	r8, r3
 8005dfe:	898b      	ldrh	r3, [r1, #12]
 8005e00:	061b      	lsls	r3, r3, #24
 8005e02:	b09d      	sub	sp, #116	; 0x74
 8005e04:	4607      	mov	r7, r0
 8005e06:	460d      	mov	r5, r1
 8005e08:	4614      	mov	r4, r2
 8005e0a:	d50e      	bpl.n	8005e2a <_svfiprintf_r+0x32>
 8005e0c:	690b      	ldr	r3, [r1, #16]
 8005e0e:	b963      	cbnz	r3, 8005e2a <_svfiprintf_r+0x32>
 8005e10:	2140      	movs	r1, #64	; 0x40
 8005e12:	f7ff feeb 	bl	8005bec <_malloc_r>
 8005e16:	6028      	str	r0, [r5, #0]
 8005e18:	6128      	str	r0, [r5, #16]
 8005e1a:	b920      	cbnz	r0, 8005e26 <_svfiprintf_r+0x2e>
 8005e1c:	230c      	movs	r3, #12
 8005e1e:	603b      	str	r3, [r7, #0]
 8005e20:	f04f 30ff 	mov.w	r0, #4294967295
 8005e24:	e0d1      	b.n	8005fca <_svfiprintf_r+0x1d2>
 8005e26:	2340      	movs	r3, #64	; 0x40
 8005e28:	616b      	str	r3, [r5, #20]
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	9309      	str	r3, [sp, #36]	; 0x24
 8005e2e:	2320      	movs	r3, #32
 8005e30:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e34:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e38:	2330      	movs	r3, #48	; 0x30
 8005e3a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005fe4 <_svfiprintf_r+0x1ec>
 8005e3e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e42:	f04f 0901 	mov.w	r9, #1
 8005e46:	4623      	mov	r3, r4
 8005e48:	469a      	mov	sl, r3
 8005e4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e4e:	b10a      	cbz	r2, 8005e54 <_svfiprintf_r+0x5c>
 8005e50:	2a25      	cmp	r2, #37	; 0x25
 8005e52:	d1f9      	bne.n	8005e48 <_svfiprintf_r+0x50>
 8005e54:	ebba 0b04 	subs.w	fp, sl, r4
 8005e58:	d00b      	beq.n	8005e72 <_svfiprintf_r+0x7a>
 8005e5a:	465b      	mov	r3, fp
 8005e5c:	4622      	mov	r2, r4
 8005e5e:	4629      	mov	r1, r5
 8005e60:	4638      	mov	r0, r7
 8005e62:	f7ff ff6d 	bl	8005d40 <__ssputs_r>
 8005e66:	3001      	adds	r0, #1
 8005e68:	f000 80aa 	beq.w	8005fc0 <_svfiprintf_r+0x1c8>
 8005e6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e6e:	445a      	add	r2, fp
 8005e70:	9209      	str	r2, [sp, #36]	; 0x24
 8005e72:	f89a 3000 	ldrb.w	r3, [sl]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	f000 80a2 	beq.w	8005fc0 <_svfiprintf_r+0x1c8>
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e86:	f10a 0a01 	add.w	sl, sl, #1
 8005e8a:	9304      	str	r3, [sp, #16]
 8005e8c:	9307      	str	r3, [sp, #28]
 8005e8e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005e92:	931a      	str	r3, [sp, #104]	; 0x68
 8005e94:	4654      	mov	r4, sl
 8005e96:	2205      	movs	r2, #5
 8005e98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e9c:	4851      	ldr	r0, [pc, #324]	; (8005fe4 <_svfiprintf_r+0x1ec>)
 8005e9e:	f7fa f99f 	bl	80001e0 <memchr>
 8005ea2:	9a04      	ldr	r2, [sp, #16]
 8005ea4:	b9d8      	cbnz	r0, 8005ede <_svfiprintf_r+0xe6>
 8005ea6:	06d0      	lsls	r0, r2, #27
 8005ea8:	bf44      	itt	mi
 8005eaa:	2320      	movmi	r3, #32
 8005eac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005eb0:	0711      	lsls	r1, r2, #28
 8005eb2:	bf44      	itt	mi
 8005eb4:	232b      	movmi	r3, #43	; 0x2b
 8005eb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005eba:	f89a 3000 	ldrb.w	r3, [sl]
 8005ebe:	2b2a      	cmp	r3, #42	; 0x2a
 8005ec0:	d015      	beq.n	8005eee <_svfiprintf_r+0xf6>
 8005ec2:	9a07      	ldr	r2, [sp, #28]
 8005ec4:	4654      	mov	r4, sl
 8005ec6:	2000      	movs	r0, #0
 8005ec8:	f04f 0c0a 	mov.w	ip, #10
 8005ecc:	4621      	mov	r1, r4
 8005ece:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ed2:	3b30      	subs	r3, #48	; 0x30
 8005ed4:	2b09      	cmp	r3, #9
 8005ed6:	d94e      	bls.n	8005f76 <_svfiprintf_r+0x17e>
 8005ed8:	b1b0      	cbz	r0, 8005f08 <_svfiprintf_r+0x110>
 8005eda:	9207      	str	r2, [sp, #28]
 8005edc:	e014      	b.n	8005f08 <_svfiprintf_r+0x110>
 8005ede:	eba0 0308 	sub.w	r3, r0, r8
 8005ee2:	fa09 f303 	lsl.w	r3, r9, r3
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	9304      	str	r3, [sp, #16]
 8005eea:	46a2      	mov	sl, r4
 8005eec:	e7d2      	b.n	8005e94 <_svfiprintf_r+0x9c>
 8005eee:	9b03      	ldr	r3, [sp, #12]
 8005ef0:	1d19      	adds	r1, r3, #4
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	9103      	str	r1, [sp, #12]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	bfbb      	ittet	lt
 8005efa:	425b      	neglt	r3, r3
 8005efc:	f042 0202 	orrlt.w	r2, r2, #2
 8005f00:	9307      	strge	r3, [sp, #28]
 8005f02:	9307      	strlt	r3, [sp, #28]
 8005f04:	bfb8      	it	lt
 8005f06:	9204      	strlt	r2, [sp, #16]
 8005f08:	7823      	ldrb	r3, [r4, #0]
 8005f0a:	2b2e      	cmp	r3, #46	; 0x2e
 8005f0c:	d10c      	bne.n	8005f28 <_svfiprintf_r+0x130>
 8005f0e:	7863      	ldrb	r3, [r4, #1]
 8005f10:	2b2a      	cmp	r3, #42	; 0x2a
 8005f12:	d135      	bne.n	8005f80 <_svfiprintf_r+0x188>
 8005f14:	9b03      	ldr	r3, [sp, #12]
 8005f16:	1d1a      	adds	r2, r3, #4
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	9203      	str	r2, [sp, #12]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	bfb8      	it	lt
 8005f20:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f24:	3402      	adds	r4, #2
 8005f26:	9305      	str	r3, [sp, #20]
 8005f28:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005ff4 <_svfiprintf_r+0x1fc>
 8005f2c:	7821      	ldrb	r1, [r4, #0]
 8005f2e:	2203      	movs	r2, #3
 8005f30:	4650      	mov	r0, sl
 8005f32:	f7fa f955 	bl	80001e0 <memchr>
 8005f36:	b140      	cbz	r0, 8005f4a <_svfiprintf_r+0x152>
 8005f38:	2340      	movs	r3, #64	; 0x40
 8005f3a:	eba0 000a 	sub.w	r0, r0, sl
 8005f3e:	fa03 f000 	lsl.w	r0, r3, r0
 8005f42:	9b04      	ldr	r3, [sp, #16]
 8005f44:	4303      	orrs	r3, r0
 8005f46:	3401      	adds	r4, #1
 8005f48:	9304      	str	r3, [sp, #16]
 8005f4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f4e:	4826      	ldr	r0, [pc, #152]	; (8005fe8 <_svfiprintf_r+0x1f0>)
 8005f50:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005f54:	2206      	movs	r2, #6
 8005f56:	f7fa f943 	bl	80001e0 <memchr>
 8005f5a:	2800      	cmp	r0, #0
 8005f5c:	d038      	beq.n	8005fd0 <_svfiprintf_r+0x1d8>
 8005f5e:	4b23      	ldr	r3, [pc, #140]	; (8005fec <_svfiprintf_r+0x1f4>)
 8005f60:	bb1b      	cbnz	r3, 8005faa <_svfiprintf_r+0x1b2>
 8005f62:	9b03      	ldr	r3, [sp, #12]
 8005f64:	3307      	adds	r3, #7
 8005f66:	f023 0307 	bic.w	r3, r3, #7
 8005f6a:	3308      	adds	r3, #8
 8005f6c:	9303      	str	r3, [sp, #12]
 8005f6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f70:	4433      	add	r3, r6
 8005f72:	9309      	str	r3, [sp, #36]	; 0x24
 8005f74:	e767      	b.n	8005e46 <_svfiprintf_r+0x4e>
 8005f76:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f7a:	460c      	mov	r4, r1
 8005f7c:	2001      	movs	r0, #1
 8005f7e:	e7a5      	b.n	8005ecc <_svfiprintf_r+0xd4>
 8005f80:	2300      	movs	r3, #0
 8005f82:	3401      	adds	r4, #1
 8005f84:	9305      	str	r3, [sp, #20]
 8005f86:	4619      	mov	r1, r3
 8005f88:	f04f 0c0a 	mov.w	ip, #10
 8005f8c:	4620      	mov	r0, r4
 8005f8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f92:	3a30      	subs	r2, #48	; 0x30
 8005f94:	2a09      	cmp	r2, #9
 8005f96:	d903      	bls.n	8005fa0 <_svfiprintf_r+0x1a8>
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d0c5      	beq.n	8005f28 <_svfiprintf_r+0x130>
 8005f9c:	9105      	str	r1, [sp, #20]
 8005f9e:	e7c3      	b.n	8005f28 <_svfiprintf_r+0x130>
 8005fa0:	fb0c 2101 	mla	r1, ip, r1, r2
 8005fa4:	4604      	mov	r4, r0
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e7f0      	b.n	8005f8c <_svfiprintf_r+0x194>
 8005faa:	ab03      	add	r3, sp, #12
 8005fac:	9300      	str	r3, [sp, #0]
 8005fae:	462a      	mov	r2, r5
 8005fb0:	4b0f      	ldr	r3, [pc, #60]	; (8005ff0 <_svfiprintf_r+0x1f8>)
 8005fb2:	a904      	add	r1, sp, #16
 8005fb4:	4638      	mov	r0, r7
 8005fb6:	f3af 8000 	nop.w
 8005fba:	1c42      	adds	r2, r0, #1
 8005fbc:	4606      	mov	r6, r0
 8005fbe:	d1d6      	bne.n	8005f6e <_svfiprintf_r+0x176>
 8005fc0:	89ab      	ldrh	r3, [r5, #12]
 8005fc2:	065b      	lsls	r3, r3, #25
 8005fc4:	f53f af2c 	bmi.w	8005e20 <_svfiprintf_r+0x28>
 8005fc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005fca:	b01d      	add	sp, #116	; 0x74
 8005fcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fd0:	ab03      	add	r3, sp, #12
 8005fd2:	9300      	str	r3, [sp, #0]
 8005fd4:	462a      	mov	r2, r5
 8005fd6:	4b06      	ldr	r3, [pc, #24]	; (8005ff0 <_svfiprintf_r+0x1f8>)
 8005fd8:	a904      	add	r1, sp, #16
 8005fda:	4638      	mov	r0, r7
 8005fdc:	f000 f87a 	bl	80060d4 <_printf_i>
 8005fe0:	e7eb      	b.n	8005fba <_svfiprintf_r+0x1c2>
 8005fe2:	bf00      	nop
 8005fe4:	0800f9dc 	.word	0x0800f9dc
 8005fe8:	0800f9e6 	.word	0x0800f9e6
 8005fec:	00000000 	.word	0x00000000
 8005ff0:	08005d41 	.word	0x08005d41
 8005ff4:	0800f9e2 	.word	0x0800f9e2

08005ff8 <_printf_common>:
 8005ff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ffc:	4616      	mov	r6, r2
 8005ffe:	4699      	mov	r9, r3
 8006000:	688a      	ldr	r2, [r1, #8]
 8006002:	690b      	ldr	r3, [r1, #16]
 8006004:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006008:	4293      	cmp	r3, r2
 800600a:	bfb8      	it	lt
 800600c:	4613      	movlt	r3, r2
 800600e:	6033      	str	r3, [r6, #0]
 8006010:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006014:	4607      	mov	r7, r0
 8006016:	460c      	mov	r4, r1
 8006018:	b10a      	cbz	r2, 800601e <_printf_common+0x26>
 800601a:	3301      	adds	r3, #1
 800601c:	6033      	str	r3, [r6, #0]
 800601e:	6823      	ldr	r3, [r4, #0]
 8006020:	0699      	lsls	r1, r3, #26
 8006022:	bf42      	ittt	mi
 8006024:	6833      	ldrmi	r3, [r6, #0]
 8006026:	3302      	addmi	r3, #2
 8006028:	6033      	strmi	r3, [r6, #0]
 800602a:	6825      	ldr	r5, [r4, #0]
 800602c:	f015 0506 	ands.w	r5, r5, #6
 8006030:	d106      	bne.n	8006040 <_printf_common+0x48>
 8006032:	f104 0a19 	add.w	sl, r4, #25
 8006036:	68e3      	ldr	r3, [r4, #12]
 8006038:	6832      	ldr	r2, [r6, #0]
 800603a:	1a9b      	subs	r3, r3, r2
 800603c:	42ab      	cmp	r3, r5
 800603e:	dc26      	bgt.n	800608e <_printf_common+0x96>
 8006040:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006044:	1e13      	subs	r3, r2, #0
 8006046:	6822      	ldr	r2, [r4, #0]
 8006048:	bf18      	it	ne
 800604a:	2301      	movne	r3, #1
 800604c:	0692      	lsls	r2, r2, #26
 800604e:	d42b      	bmi.n	80060a8 <_printf_common+0xb0>
 8006050:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006054:	4649      	mov	r1, r9
 8006056:	4638      	mov	r0, r7
 8006058:	47c0      	blx	r8
 800605a:	3001      	adds	r0, #1
 800605c:	d01e      	beq.n	800609c <_printf_common+0xa4>
 800605e:	6823      	ldr	r3, [r4, #0]
 8006060:	68e5      	ldr	r5, [r4, #12]
 8006062:	6832      	ldr	r2, [r6, #0]
 8006064:	f003 0306 	and.w	r3, r3, #6
 8006068:	2b04      	cmp	r3, #4
 800606a:	bf08      	it	eq
 800606c:	1aad      	subeq	r5, r5, r2
 800606e:	68a3      	ldr	r3, [r4, #8]
 8006070:	6922      	ldr	r2, [r4, #16]
 8006072:	bf0c      	ite	eq
 8006074:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006078:	2500      	movne	r5, #0
 800607a:	4293      	cmp	r3, r2
 800607c:	bfc4      	itt	gt
 800607e:	1a9b      	subgt	r3, r3, r2
 8006080:	18ed      	addgt	r5, r5, r3
 8006082:	2600      	movs	r6, #0
 8006084:	341a      	adds	r4, #26
 8006086:	42b5      	cmp	r5, r6
 8006088:	d11a      	bne.n	80060c0 <_printf_common+0xc8>
 800608a:	2000      	movs	r0, #0
 800608c:	e008      	b.n	80060a0 <_printf_common+0xa8>
 800608e:	2301      	movs	r3, #1
 8006090:	4652      	mov	r2, sl
 8006092:	4649      	mov	r1, r9
 8006094:	4638      	mov	r0, r7
 8006096:	47c0      	blx	r8
 8006098:	3001      	adds	r0, #1
 800609a:	d103      	bne.n	80060a4 <_printf_common+0xac>
 800609c:	f04f 30ff 	mov.w	r0, #4294967295
 80060a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060a4:	3501      	adds	r5, #1
 80060a6:	e7c6      	b.n	8006036 <_printf_common+0x3e>
 80060a8:	18e1      	adds	r1, r4, r3
 80060aa:	1c5a      	adds	r2, r3, #1
 80060ac:	2030      	movs	r0, #48	; 0x30
 80060ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80060b2:	4422      	add	r2, r4
 80060b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80060b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80060bc:	3302      	adds	r3, #2
 80060be:	e7c7      	b.n	8006050 <_printf_common+0x58>
 80060c0:	2301      	movs	r3, #1
 80060c2:	4622      	mov	r2, r4
 80060c4:	4649      	mov	r1, r9
 80060c6:	4638      	mov	r0, r7
 80060c8:	47c0      	blx	r8
 80060ca:	3001      	adds	r0, #1
 80060cc:	d0e6      	beq.n	800609c <_printf_common+0xa4>
 80060ce:	3601      	adds	r6, #1
 80060d0:	e7d9      	b.n	8006086 <_printf_common+0x8e>
	...

080060d4 <_printf_i>:
 80060d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060d8:	460c      	mov	r4, r1
 80060da:	4691      	mov	r9, r2
 80060dc:	7e27      	ldrb	r7, [r4, #24]
 80060de:	990c      	ldr	r1, [sp, #48]	; 0x30
 80060e0:	2f78      	cmp	r7, #120	; 0x78
 80060e2:	4680      	mov	r8, r0
 80060e4:	469a      	mov	sl, r3
 80060e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060ea:	d807      	bhi.n	80060fc <_printf_i+0x28>
 80060ec:	2f62      	cmp	r7, #98	; 0x62
 80060ee:	d80a      	bhi.n	8006106 <_printf_i+0x32>
 80060f0:	2f00      	cmp	r7, #0
 80060f2:	f000 80d8 	beq.w	80062a6 <_printf_i+0x1d2>
 80060f6:	2f58      	cmp	r7, #88	; 0x58
 80060f8:	f000 80a3 	beq.w	8006242 <_printf_i+0x16e>
 80060fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006100:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006104:	e03a      	b.n	800617c <_printf_i+0xa8>
 8006106:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800610a:	2b15      	cmp	r3, #21
 800610c:	d8f6      	bhi.n	80060fc <_printf_i+0x28>
 800610e:	a001      	add	r0, pc, #4	; (adr r0, 8006114 <_printf_i+0x40>)
 8006110:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006114:	0800616d 	.word	0x0800616d
 8006118:	08006181 	.word	0x08006181
 800611c:	080060fd 	.word	0x080060fd
 8006120:	080060fd 	.word	0x080060fd
 8006124:	080060fd 	.word	0x080060fd
 8006128:	080060fd 	.word	0x080060fd
 800612c:	08006181 	.word	0x08006181
 8006130:	080060fd 	.word	0x080060fd
 8006134:	080060fd 	.word	0x080060fd
 8006138:	080060fd 	.word	0x080060fd
 800613c:	080060fd 	.word	0x080060fd
 8006140:	0800628d 	.word	0x0800628d
 8006144:	080061b1 	.word	0x080061b1
 8006148:	0800626f 	.word	0x0800626f
 800614c:	080060fd 	.word	0x080060fd
 8006150:	080060fd 	.word	0x080060fd
 8006154:	080062af 	.word	0x080062af
 8006158:	080060fd 	.word	0x080060fd
 800615c:	080061b1 	.word	0x080061b1
 8006160:	080060fd 	.word	0x080060fd
 8006164:	080060fd 	.word	0x080060fd
 8006168:	08006277 	.word	0x08006277
 800616c:	680b      	ldr	r3, [r1, #0]
 800616e:	1d1a      	adds	r2, r3, #4
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	600a      	str	r2, [r1, #0]
 8006174:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006178:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800617c:	2301      	movs	r3, #1
 800617e:	e0a3      	b.n	80062c8 <_printf_i+0x1f4>
 8006180:	6825      	ldr	r5, [r4, #0]
 8006182:	6808      	ldr	r0, [r1, #0]
 8006184:	062e      	lsls	r6, r5, #24
 8006186:	f100 0304 	add.w	r3, r0, #4
 800618a:	d50a      	bpl.n	80061a2 <_printf_i+0xce>
 800618c:	6805      	ldr	r5, [r0, #0]
 800618e:	600b      	str	r3, [r1, #0]
 8006190:	2d00      	cmp	r5, #0
 8006192:	da03      	bge.n	800619c <_printf_i+0xc8>
 8006194:	232d      	movs	r3, #45	; 0x2d
 8006196:	426d      	negs	r5, r5
 8006198:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800619c:	485e      	ldr	r0, [pc, #376]	; (8006318 <_printf_i+0x244>)
 800619e:	230a      	movs	r3, #10
 80061a0:	e019      	b.n	80061d6 <_printf_i+0x102>
 80061a2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80061a6:	6805      	ldr	r5, [r0, #0]
 80061a8:	600b      	str	r3, [r1, #0]
 80061aa:	bf18      	it	ne
 80061ac:	b22d      	sxthne	r5, r5
 80061ae:	e7ef      	b.n	8006190 <_printf_i+0xbc>
 80061b0:	680b      	ldr	r3, [r1, #0]
 80061b2:	6825      	ldr	r5, [r4, #0]
 80061b4:	1d18      	adds	r0, r3, #4
 80061b6:	6008      	str	r0, [r1, #0]
 80061b8:	0628      	lsls	r0, r5, #24
 80061ba:	d501      	bpl.n	80061c0 <_printf_i+0xec>
 80061bc:	681d      	ldr	r5, [r3, #0]
 80061be:	e002      	b.n	80061c6 <_printf_i+0xf2>
 80061c0:	0669      	lsls	r1, r5, #25
 80061c2:	d5fb      	bpl.n	80061bc <_printf_i+0xe8>
 80061c4:	881d      	ldrh	r5, [r3, #0]
 80061c6:	4854      	ldr	r0, [pc, #336]	; (8006318 <_printf_i+0x244>)
 80061c8:	2f6f      	cmp	r7, #111	; 0x6f
 80061ca:	bf0c      	ite	eq
 80061cc:	2308      	moveq	r3, #8
 80061ce:	230a      	movne	r3, #10
 80061d0:	2100      	movs	r1, #0
 80061d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80061d6:	6866      	ldr	r6, [r4, #4]
 80061d8:	60a6      	str	r6, [r4, #8]
 80061da:	2e00      	cmp	r6, #0
 80061dc:	bfa2      	ittt	ge
 80061de:	6821      	ldrge	r1, [r4, #0]
 80061e0:	f021 0104 	bicge.w	r1, r1, #4
 80061e4:	6021      	strge	r1, [r4, #0]
 80061e6:	b90d      	cbnz	r5, 80061ec <_printf_i+0x118>
 80061e8:	2e00      	cmp	r6, #0
 80061ea:	d04d      	beq.n	8006288 <_printf_i+0x1b4>
 80061ec:	4616      	mov	r6, r2
 80061ee:	fbb5 f1f3 	udiv	r1, r5, r3
 80061f2:	fb03 5711 	mls	r7, r3, r1, r5
 80061f6:	5dc7      	ldrb	r7, [r0, r7]
 80061f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80061fc:	462f      	mov	r7, r5
 80061fe:	42bb      	cmp	r3, r7
 8006200:	460d      	mov	r5, r1
 8006202:	d9f4      	bls.n	80061ee <_printf_i+0x11a>
 8006204:	2b08      	cmp	r3, #8
 8006206:	d10b      	bne.n	8006220 <_printf_i+0x14c>
 8006208:	6823      	ldr	r3, [r4, #0]
 800620a:	07df      	lsls	r7, r3, #31
 800620c:	d508      	bpl.n	8006220 <_printf_i+0x14c>
 800620e:	6923      	ldr	r3, [r4, #16]
 8006210:	6861      	ldr	r1, [r4, #4]
 8006212:	4299      	cmp	r1, r3
 8006214:	bfde      	ittt	le
 8006216:	2330      	movle	r3, #48	; 0x30
 8006218:	f806 3c01 	strble.w	r3, [r6, #-1]
 800621c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006220:	1b92      	subs	r2, r2, r6
 8006222:	6122      	str	r2, [r4, #16]
 8006224:	f8cd a000 	str.w	sl, [sp]
 8006228:	464b      	mov	r3, r9
 800622a:	aa03      	add	r2, sp, #12
 800622c:	4621      	mov	r1, r4
 800622e:	4640      	mov	r0, r8
 8006230:	f7ff fee2 	bl	8005ff8 <_printf_common>
 8006234:	3001      	adds	r0, #1
 8006236:	d14c      	bne.n	80062d2 <_printf_i+0x1fe>
 8006238:	f04f 30ff 	mov.w	r0, #4294967295
 800623c:	b004      	add	sp, #16
 800623e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006242:	4835      	ldr	r0, [pc, #212]	; (8006318 <_printf_i+0x244>)
 8006244:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006248:	6823      	ldr	r3, [r4, #0]
 800624a:	680e      	ldr	r6, [r1, #0]
 800624c:	061f      	lsls	r7, r3, #24
 800624e:	f856 5b04 	ldr.w	r5, [r6], #4
 8006252:	600e      	str	r6, [r1, #0]
 8006254:	d514      	bpl.n	8006280 <_printf_i+0x1ac>
 8006256:	07d9      	lsls	r1, r3, #31
 8006258:	bf44      	itt	mi
 800625a:	f043 0320 	orrmi.w	r3, r3, #32
 800625e:	6023      	strmi	r3, [r4, #0]
 8006260:	b91d      	cbnz	r5, 800626a <_printf_i+0x196>
 8006262:	6823      	ldr	r3, [r4, #0]
 8006264:	f023 0320 	bic.w	r3, r3, #32
 8006268:	6023      	str	r3, [r4, #0]
 800626a:	2310      	movs	r3, #16
 800626c:	e7b0      	b.n	80061d0 <_printf_i+0xfc>
 800626e:	6823      	ldr	r3, [r4, #0]
 8006270:	f043 0320 	orr.w	r3, r3, #32
 8006274:	6023      	str	r3, [r4, #0]
 8006276:	2378      	movs	r3, #120	; 0x78
 8006278:	4828      	ldr	r0, [pc, #160]	; (800631c <_printf_i+0x248>)
 800627a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800627e:	e7e3      	b.n	8006248 <_printf_i+0x174>
 8006280:	065e      	lsls	r6, r3, #25
 8006282:	bf48      	it	mi
 8006284:	b2ad      	uxthmi	r5, r5
 8006286:	e7e6      	b.n	8006256 <_printf_i+0x182>
 8006288:	4616      	mov	r6, r2
 800628a:	e7bb      	b.n	8006204 <_printf_i+0x130>
 800628c:	680b      	ldr	r3, [r1, #0]
 800628e:	6826      	ldr	r6, [r4, #0]
 8006290:	6960      	ldr	r0, [r4, #20]
 8006292:	1d1d      	adds	r5, r3, #4
 8006294:	600d      	str	r5, [r1, #0]
 8006296:	0635      	lsls	r5, r6, #24
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	d501      	bpl.n	80062a0 <_printf_i+0x1cc>
 800629c:	6018      	str	r0, [r3, #0]
 800629e:	e002      	b.n	80062a6 <_printf_i+0x1d2>
 80062a0:	0671      	lsls	r1, r6, #25
 80062a2:	d5fb      	bpl.n	800629c <_printf_i+0x1c8>
 80062a4:	8018      	strh	r0, [r3, #0]
 80062a6:	2300      	movs	r3, #0
 80062a8:	6123      	str	r3, [r4, #16]
 80062aa:	4616      	mov	r6, r2
 80062ac:	e7ba      	b.n	8006224 <_printf_i+0x150>
 80062ae:	680b      	ldr	r3, [r1, #0]
 80062b0:	1d1a      	adds	r2, r3, #4
 80062b2:	600a      	str	r2, [r1, #0]
 80062b4:	681e      	ldr	r6, [r3, #0]
 80062b6:	6862      	ldr	r2, [r4, #4]
 80062b8:	2100      	movs	r1, #0
 80062ba:	4630      	mov	r0, r6
 80062bc:	f7f9 ff90 	bl	80001e0 <memchr>
 80062c0:	b108      	cbz	r0, 80062c6 <_printf_i+0x1f2>
 80062c2:	1b80      	subs	r0, r0, r6
 80062c4:	6060      	str	r0, [r4, #4]
 80062c6:	6863      	ldr	r3, [r4, #4]
 80062c8:	6123      	str	r3, [r4, #16]
 80062ca:	2300      	movs	r3, #0
 80062cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062d0:	e7a8      	b.n	8006224 <_printf_i+0x150>
 80062d2:	6923      	ldr	r3, [r4, #16]
 80062d4:	4632      	mov	r2, r6
 80062d6:	4649      	mov	r1, r9
 80062d8:	4640      	mov	r0, r8
 80062da:	47d0      	blx	sl
 80062dc:	3001      	adds	r0, #1
 80062de:	d0ab      	beq.n	8006238 <_printf_i+0x164>
 80062e0:	6823      	ldr	r3, [r4, #0]
 80062e2:	079b      	lsls	r3, r3, #30
 80062e4:	d413      	bmi.n	800630e <_printf_i+0x23a>
 80062e6:	68e0      	ldr	r0, [r4, #12]
 80062e8:	9b03      	ldr	r3, [sp, #12]
 80062ea:	4298      	cmp	r0, r3
 80062ec:	bfb8      	it	lt
 80062ee:	4618      	movlt	r0, r3
 80062f0:	e7a4      	b.n	800623c <_printf_i+0x168>
 80062f2:	2301      	movs	r3, #1
 80062f4:	4632      	mov	r2, r6
 80062f6:	4649      	mov	r1, r9
 80062f8:	4640      	mov	r0, r8
 80062fa:	47d0      	blx	sl
 80062fc:	3001      	adds	r0, #1
 80062fe:	d09b      	beq.n	8006238 <_printf_i+0x164>
 8006300:	3501      	adds	r5, #1
 8006302:	68e3      	ldr	r3, [r4, #12]
 8006304:	9903      	ldr	r1, [sp, #12]
 8006306:	1a5b      	subs	r3, r3, r1
 8006308:	42ab      	cmp	r3, r5
 800630a:	dcf2      	bgt.n	80062f2 <_printf_i+0x21e>
 800630c:	e7eb      	b.n	80062e6 <_printf_i+0x212>
 800630e:	2500      	movs	r5, #0
 8006310:	f104 0619 	add.w	r6, r4, #25
 8006314:	e7f5      	b.n	8006302 <_printf_i+0x22e>
 8006316:	bf00      	nop
 8006318:	0800f9ed 	.word	0x0800f9ed
 800631c:	0800f9fe 	.word	0x0800f9fe

08006320 <memmove>:
 8006320:	4288      	cmp	r0, r1
 8006322:	b510      	push	{r4, lr}
 8006324:	eb01 0402 	add.w	r4, r1, r2
 8006328:	d902      	bls.n	8006330 <memmove+0x10>
 800632a:	4284      	cmp	r4, r0
 800632c:	4623      	mov	r3, r4
 800632e:	d807      	bhi.n	8006340 <memmove+0x20>
 8006330:	1e43      	subs	r3, r0, #1
 8006332:	42a1      	cmp	r1, r4
 8006334:	d008      	beq.n	8006348 <memmove+0x28>
 8006336:	f811 2b01 	ldrb.w	r2, [r1], #1
 800633a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800633e:	e7f8      	b.n	8006332 <memmove+0x12>
 8006340:	4402      	add	r2, r0
 8006342:	4601      	mov	r1, r0
 8006344:	428a      	cmp	r2, r1
 8006346:	d100      	bne.n	800634a <memmove+0x2a>
 8006348:	bd10      	pop	{r4, pc}
 800634a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800634e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006352:	e7f7      	b.n	8006344 <memmove+0x24>

08006354 <_realloc_r>:
 8006354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006356:	4607      	mov	r7, r0
 8006358:	4614      	mov	r4, r2
 800635a:	460e      	mov	r6, r1
 800635c:	b921      	cbnz	r1, 8006368 <_realloc_r+0x14>
 800635e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006362:	4611      	mov	r1, r2
 8006364:	f7ff bc42 	b.w	8005bec <_malloc_r>
 8006368:	b922      	cbnz	r2, 8006374 <_realloc_r+0x20>
 800636a:	f7ff fbef 	bl	8005b4c <_free_r>
 800636e:	4625      	mov	r5, r4
 8006370:	4628      	mov	r0, r5
 8006372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006374:	f000 f814 	bl	80063a0 <_malloc_usable_size_r>
 8006378:	42a0      	cmp	r0, r4
 800637a:	d20f      	bcs.n	800639c <_realloc_r+0x48>
 800637c:	4621      	mov	r1, r4
 800637e:	4638      	mov	r0, r7
 8006380:	f7ff fc34 	bl	8005bec <_malloc_r>
 8006384:	4605      	mov	r5, r0
 8006386:	2800      	cmp	r0, #0
 8006388:	d0f2      	beq.n	8006370 <_realloc_r+0x1c>
 800638a:	4631      	mov	r1, r6
 800638c:	4622      	mov	r2, r4
 800638e:	f7ff fbc7 	bl	8005b20 <memcpy>
 8006392:	4631      	mov	r1, r6
 8006394:	4638      	mov	r0, r7
 8006396:	f7ff fbd9 	bl	8005b4c <_free_r>
 800639a:	e7e9      	b.n	8006370 <_realloc_r+0x1c>
 800639c:	4635      	mov	r5, r6
 800639e:	e7e7      	b.n	8006370 <_realloc_r+0x1c>

080063a0 <_malloc_usable_size_r>:
 80063a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063a4:	1f18      	subs	r0, r3, #4
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	bfbc      	itt	lt
 80063aa:	580b      	ldrlt	r3, [r1, r0]
 80063ac:	18c0      	addlt	r0, r0, r3
 80063ae:	4770      	bx	lr

080063b0 <_init>:
 80063b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063b2:	bf00      	nop
 80063b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063b6:	bc08      	pop	{r3}
 80063b8:	469e      	mov	lr, r3
 80063ba:	4770      	bx	lr

080063bc <_fini>:
 80063bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063be:	bf00      	nop
 80063c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063c2:	bc08      	pop	{r3}
 80063c4:	469e      	mov	lr, r3
 80063c6:	4770      	bx	lr
