[
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x54",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "TX_MEM.ABORT_CONFLICT",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address. Accounts for HLE and RTM."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x54",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "TX_MEM.ABORT_CAPACITY_WRITE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times a transactional abort was signaled due to a data capacity limitation for transactional writes (only). Accounts for HLE and RTM."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x54",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK",
        "SampleAfterValue": "100003",
        "BriefDescription": "Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer. HLE only."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x54",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x8",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero. HLE only."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x54",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer. HLE only."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x54",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x20",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer. HLE only."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x54",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x40",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "TX_MEM.HLE_ELISION_BUFFER_FULL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero. HLE only."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x5d",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "TX_EXEC.MISC1",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x5d",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "TX_EXEC.MISC2",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts the number of times a class of instructions (e.g., vzeroupper) that may cause a transactional abort was executed inside a transactional region"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x5d",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "TX_EXEC.MISC3",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x5d",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x8",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "TX_EXEC.MISC4",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x5d",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "TX_EXEC.MISC5",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x60",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Counts number of Offcore outstanding LLC Miss True Demand Load* transactions (see OFFCORE_REQUESTS.DEMAND_DATA) in the superQ every cycle. Transaction is considered in outstanding state in the interval that starts by the earliest of LLC-miss message or GO-with-L3 miss indication from uncore and lasts till Data is accepted (both chunks sent to DCU). \nA True Demand Load* hitting a SQ entry allocated for MLC prefetch (aka SQ promotion) should be cou"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x60",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MISS_DEMAND_DATA_RD",
        "SampleAfterValue": "2000003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x60",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD_GE_6",
        "SampleAfterValue": "2000003",
        "CounterMask": "6"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA3",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CYCLE_ACTIVITY.CYCLES_L3_MISS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles while L3 cache miss demand load is outstanding.",
        "CounterMask": "2"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA3",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x6",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CYCLE_ACTIVITY.STALLS_L3_MISS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Execution stalls while L3 cache miss demand load is outstanding.",
        "CounterMask": "6"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB0",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD",
        "SampleAfterValue": "100003",
        "BriefDescription": "True Demand Load* requests (see OFFCORE_REQUESTS.DEMAND_DATA) who miss the LLC.\nLLC miss is counted per the earliest of LLC-miss message or GO-with-L3 miss indication from uncore"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC3",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
        "SampleAfterValue": "100003",
        "BriefDescription": "Number of Memory Ordering Nukes (MONuke) detected. \nMONuke can be caused by:\n1. Memory Disambiguation (most common)\n2. External snoop or-\n3. Cross SMT-HW-thread snoop (stores) hitting load buffer\n4. Memory Renaming (SNC)\n5. PEBS on MEM_*_RETIRED PerfMon event"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC8",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "HLE_RETIRED.START",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE execution started."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC8",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "HLE_RETIRED.COMMIT",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE execution successfully committed",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC8",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "HLE_RETIRED.ABORTED",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE execution aborted due to any reasons (multiple categories may count as one)."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC8",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x8",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "HLE_RETIRED.ABORTED_MEM",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts)."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC8",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "HLE_RETIRED.ABORTED_TIMER",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE execution aborted due to uncommon conditions"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC8",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x20",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "HLE_RETIRED.ABORTED_UNFRIENDLY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE execution aborted due to HLE-unfriendly instructions"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC8",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x40",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "HLE_RETIRED.ABORTED_MEMTYPE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE execution aborted due to incompatible memory type"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC8",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x80",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "HLE_RETIRED.ABORTED_EVENTS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an HLE execution aborted due to none of the previous 4 categories (e.g. interrupts)"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC9",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "RTM_RETIRED.START",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an RTM execution started."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC9",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "RTM_RETIRED.COMMIT",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an RTM execution successfully committed"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC9",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "RTM_RETIRED.ABORTED",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an RTM execution aborted due to any reasons (multiple categories may count as one).",
        "Data_LA": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC9",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x8",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "RTM_RETIRED.ABORTED_MEM",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an RTM abort was attributed to a Memory condition (See TX_MEM event for additional details)"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC9",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "RTM_RETIRED.ABORTED_TIMER",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g., read/write capacity and conflicts)."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC9",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x20",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "RTM_RETIRED.ABORTED_UNFRIENDLY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an RTM (HLE+) execution aborted due to HLE-unfriendly instructions (Ucode marks those with HLE_TX_ABORT flowmarker)"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC9",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x40",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "RTM_RETIRED.ABORTED_MEMTYPE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an RTM (HLE+) execution aborted due to incompatible memory type. (a faulted memory uop caused abort)"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC9",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x80",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "RTM_RETIRED.ABORTED_EVENTS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xCD",
        "MSRValue": "0x4",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
        "MSRIndex": "0x3F6",
        "SampleAfterValue": "100003",
        "BriefDescription": "Randomly selected Retired instructions with at least 1 load uop with latency above a user-defined threshold. Loads due to LOCK or SW-prefetch instructions are also included. PortIn loads are excluded. Latency is actual core-clocks elapsed from dispatch- to writeback-stage (back to ROB).",
        "TakenAlone": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xCD",
        "MSRValue": "0x8",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
        "MSRIndex": "0x3F6",
        "SampleAfterValue": "50021",
        "TakenAlone": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xCD",
        "MSRValue": "0x10",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
        "MSRIndex": "0x3F6",
        "SampleAfterValue": "20011",
        "TakenAlone": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xCD",
        "MSRValue": "0x20",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
        "MSRIndex": "0x3F6",
        "SampleAfterValue": "100007",
        "TakenAlone": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xCD",
        "MSRValue": "0x40",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
        "MSRIndex": "0x3F6",
        "SampleAfterValue": "2003",
        "TakenAlone": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xCD",
        "MSRValue": "0x80",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
        "MSRIndex": "0x3F6",
        "SampleAfterValue": "1009",
        "TakenAlone": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xCD",
        "MSRValue": "0x100",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
        "MSRIndex": "0x3F6",
        "SampleAfterValue": "503",
        "TakenAlone": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xCD",
        "MSRValue": "0x200",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
        "MSRIndex": "0x3F6",
        "SampleAfterValue": "101",
        "TakenAlone": "1"
    }
]