// SPDX-License-Identifier: GPL-2.0+
/*
 * dts file for Xilinx ZynqMP ZCU102 Rev1.0
 *
 * (C) Copyright 2016 - 2020, Xilinx, Inc.
 *
 * Michal Simek <michal.simek@xilinx.com>
 */

#include "5Gcard-ps.dts"

/ {
	amba_pl: amba_pl@0 {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges ;
		axi_iic_0: i2c@a0030000 {
			#address-cells = <1>;
			#size-cells = <0>;
			clock-names = "s_axi_aclk";
			clocks = <&zynqmp_clk 71>;
			compatible = "xlnx,axi-iic-2.0", "xlnx,xps-iic-2.00.a";
			interrupt-names = "iic2intc_irpt";
			interrupt-parent = <&gic>;
			interrupts = <0 91 4>;
			reg = <0x0 0xa0030000 0x0 0x10000>;
			
			eeprom@50a {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "atmel,24c1024";
				reg = <0x50>;
				pagesize = <256>;
			};

			eeprom@51a {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "atmel,24c1024";
				reg = <0x51>;
				pagesize = <256>;
			};

		};
		axi_uartlite_0: serial@a0010000 {
			clock-names = "s_axi_aclk";
			clocks = <&zynqmp_clk 71>;
			compatible = "xlnx,axi-uartlite-2.0", "xlnx,xps-uartlite-1.00.a";
			current-speed = <9600>;
			device_type = "serial";
			interrupt-names = "interrupt";
			interrupt-parent = <&gic>;
			interrupts = <0 89 1>;
			port-number = <0>;
			reg = <0x0 0xa0010000 0x0 0x10000>;
			xlnx,baudrate = <0x2580>;
			xlnx,data-bits = <0x8>;
			xlnx,odd-parity = <0x0>;
			xlnx,s-axi-aclk-freq-hz-d = "99.999001";
			xlnx,use-parity = <0x0>;
		};
		ddr4_0: ddr4@500000000 {
			compatible = "xlnx,ddr4-2.2";
			reg = <0x00000005 0x00000000 0x00000001 0x00000000>;
		};
	};
};
