<def f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='98' ll='111' type='unsigned int llvm::AArch64_AM::getShifterImm(AArch64_AM::ShiftExtendType ST, unsigned int Imm)'/>
<doc f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='89'>/// getShifterImm - Encode the shift type and amount:
///   imm:     6-bit shift amount
///   shifter: 000 ==&gt; lsl
///            001 ==&gt; lsr
///            010 ==&gt; asr
///            011 ==&gt; ror
///            100 ==&gt; msl
///   {8-6}  = shifter
///   {5-0}  = imm</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp' l='281' u='c' c='_ZN4llvm11AArch64_IMML18expandMOVImmSimpleEmjjjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp' l='281' u='c' c='_ZN4llvm11AArch64_IMML18expandMOVImmSimpleEmjjjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp' l='299' u='c' c='_ZN4llvm11AArch64_IMML18expandMOVImmSimpleEmjjjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp' l='299' u='c' c='_ZN4llvm11AArch64_IMML18expandMOVImmSimpleEmjjjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1356' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1399' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='1735' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_rsEjN4llvm3MVTEjbjbm'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='293' u='c' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel16SelectArithImmedEN4llvm7SDValueERS2_S3_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='414' u='c' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel21SelectShiftedRegisterEN4llvm7SDValueEbRS2_S3_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='2919' u='c' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='3007' u='c' c='_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiPKNS_15TargetInstrInfoENS3_6MIFlagEbbPb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='3026' u='c' c='_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiPKNS_15TargetInstrInfoENS3_6MIFlagEbbPb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='3477' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectArithImmedERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='411' u='c' c='_ZNK4llvm19AArch64RegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEjil'/>
<use f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='1743' u='c' c='_ZNK12_GLOBAL__N_114AArch64Operand18addShifterOperandsERN4llvm6MCInstEj'/>
