# Generated by Yosys 0.9+3833 (git sha1 b0004911, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 890
attribute \dynports 1
attribute \hdlname "\\dmux8way"
attribute \src "dmux8way.v:4.1-25.10"
module $paramod\dmux8way\D_WIDTH=1
  parameter \D_WIDTH 1
  attribute \src "dmux8way.v:17.14-17.24"
  wire $eq$dmux8way.v:17$168_Y
  attribute \src "dmux8way.v:18.14-18.24"
  wire $eq$dmux8way.v:18$171_Y
  attribute \src "dmux8way.v:19.14-19.24"
  wire $eq$dmux8way.v:19$174_Y
  attribute \src "dmux8way.v:20.14-20.24"
  wire $eq$dmux8way.v:20$177_Y
  attribute \src "dmux8way.v:21.14-21.24"
  wire $eq$dmux8way.v:21$180_Y
  attribute \src "dmux8way.v:22.14-22.24"
  wire $eq$dmux8way.v:22$183_Y
  attribute \src "dmux8way.v:23.14-23.24"
  wire $eq$dmux8way.v:23$186_Y
  attribute \src "dmux8way.v:24.14-24.24"
  wire $eq$dmux8way.v:24$189_Y
  attribute \src "dmux8way.v:6.26-6.27"
  wire output 3 \a
  attribute \src "dmux8way.v:7.26-7.27"
  wire output 4 \b
  attribute \src "dmux8way.v:8.26-8.27"
  wire output 5 \c
  attribute \src "dmux8way.v:9.26-9.27"
  wire output 6 \d
  attribute \src "dmux8way.v:10.26-10.27"
  wire output 7 \e
  attribute \src "dmux8way.v:11.26-11.27"
  wire output 8 \f
  attribute \src "dmux8way.v:12.26-12.27"
  wire output 9 \g
  attribute \src "dmux8way.v:13.26-13.27"
  wire output 10 \h
  attribute \src "dmux8way.v:4.37-4.39"
  wire input 1 \in
  attribute \src "dmux8way.v:5.17-5.20"
  wire width 3 input 2 \sel
  attribute \src "dmux8way.v:17.14-17.24"
  cell $logic_not $eq$dmux8way.v:17$168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \Y $eq$dmux8way.v:17$168_Y
  end
  attribute \src "dmux8way.v:18.14-18.24"
  cell $eq $eq$dmux8way.v:18$171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 1'1
    connect \Y $eq$dmux8way.v:18$171_Y
  end
  attribute \src "dmux8way.v:19.14-19.24"
  cell $eq $eq$dmux8way.v:19$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 2'10
    connect \Y $eq$dmux8way.v:19$174_Y
  end
  attribute \src "dmux8way.v:20.14-20.24"
  cell $eq $eq$dmux8way.v:20$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 2'11
    connect \Y $eq$dmux8way.v:20$177_Y
  end
  attribute \src "dmux8way.v:21.14-21.24"
  cell $eq $eq$dmux8way.v:21$180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 3'100
    connect \Y $eq$dmux8way.v:21$180_Y
  end
  attribute \src "dmux8way.v:22.14-22.24"
  cell $eq $eq$dmux8way.v:22$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 3'101
    connect \Y $eq$dmux8way.v:22$183_Y
  end
  attribute \src "dmux8way.v:23.14-23.24"
  cell $eq $eq$dmux8way.v:23$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 3'110
    connect \Y $eq$dmux8way.v:23$186_Y
  end
  attribute \src "dmux8way.v:24.14-24.24"
  cell $eq $eq$dmux8way.v:24$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \sel
    connect \B 3'111
    connect \Y $eq$dmux8way.v:24$189_Y
  end
  attribute \src "dmux8way.v:17.14-17.33"
  cell $mux $ternary$dmux8way.v:17$170
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \in
    connect \S $eq$dmux8way.v:17$168_Y
    connect \Y \a
  end
  attribute \src "dmux8way.v:18.14-18.33"
  cell $mux $ternary$dmux8way.v:18$173
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \in
    connect \S $eq$dmux8way.v:18$171_Y
    connect \Y \b
  end
  attribute \src "dmux8way.v:19.14-19.33"
  cell $mux $ternary$dmux8way.v:19$176
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \in
    connect \S $eq$dmux8way.v:19$174_Y
    connect \Y \c
  end
  attribute \src "dmux8way.v:20.14-20.33"
  cell $mux $ternary$dmux8way.v:20$179
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \in
    connect \S $eq$dmux8way.v:20$177_Y
    connect \Y \d
  end
  attribute \src "dmux8way.v:21.14-21.33"
  cell $mux $ternary$dmux8way.v:21$182
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \in
    connect \S $eq$dmux8way.v:21$180_Y
    connect \Y \e
  end
  attribute \src "dmux8way.v:22.14-22.33"
  cell $mux $ternary$dmux8way.v:22$185
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \in
    connect \S $eq$dmux8way.v:22$183_Y
    connect \Y \f
  end
  attribute \src "dmux8way.v:23.14-23.33"
  cell $mux $ternary$dmux8way.v:23$188
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \in
    connect \S $eq$dmux8way.v:23$186_Y
    connect \Y \g
  end
  attribute \src "dmux8way.v:24.14-24.33"
  cell $mux $ternary$dmux8way.v:24$191
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \in
    connect \S $eq$dmux8way.v:24$189_Y
    connect \Y \h
  end
end
attribute \dynports 1
attribute \hdlname "\\hack_alu"
attribute \src "hack_alu.v:4.1-28.10"
module $paramod\hack_alu\D_WIDTH=16
  parameter \D_WIDTH 16
  attribute \src "hack_alu.v:23.22-23.31"
  wire width 16 $add$hack_alu.v:23$205_Y
  attribute \src "hack_alu.v:23.34-23.43"
  wire width 16 $and$hack_alu.v:23$206_Y
  attribute \src "hack_alu.v:18.24-18.28"
  wire width 16 $not$hack_alu.v:18$196_Y
  attribute \src "hack_alu.v:21.24-21.28"
  wire width 16 $not$hack_alu.v:21$202_Y
  attribute \src "hack_alu.v:24.24-24.27"
  wire width 16 $not$hack_alu.v:24$209_Y
  attribute \src "hack_alu.v:26.16-26.20"
  wire $reduce_or$hack_alu.v:26$211_Y
  attribute \src "hack_alu.v:5.50-5.51"
  wire input 7 \f
  attribute \src "hack_alu.v:6.48-6.50"
  wire output 11 \ng
  attribute \src "hack_alu.v:5.59-5.61"
  wire input 8 \no
  attribute \src "hack_alu.v:5.20-5.22"
  wire input 4 \nx
  attribute \src "hack_alu.v:5.40-5.42"
  wire input 6 \ny
  attribute \src "hack_alu.v:6.25-6.28"
  wire width 16 output 9 \out
  attribute \src "hack_alu.v:14.21-14.23"
  wire width 16 \vf
  attribute \src "hack_alu.v:11.21-11.24"
  wire width 16 \vnx
  attribute \src "hack_alu.v:13.21-13.24"
  wire width 16 \vny
  attribute \src "hack_alu.v:10.21-10.24"
  wire width 16 \vzx
  attribute \src "hack_alu.v:12.21-12.24"
  wire width 16 \vzy
  attribute \src "hack_alu.v:4.38-4.39"
  wire width 16 input 1 \x
  attribute \src "hack_alu.v:4.61-4.62"
  wire width 16 input 2 \y
  attribute \src "hack_alu.v:6.37-6.39"
  wire output 10 \zr
  attribute \src "hack_alu.v:5.10-5.12"
  wire input 3 \zx
  attribute \src "hack_alu.v:5.30-5.32"
  wire input 5 \zy
  attribute \src "hack_alu.v:23.22-23.31"
  cell $add $add$hack_alu.v:23$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \vnx
    connect \B \vny
    connect \Y $add$hack_alu.v:23$205_Y
  end
  attribute \src "hack_alu.v:23.34-23.43"
  cell $and $and$hack_alu.v:23$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \vnx
    connect \B \vny
    connect \Y $and$hack_alu.v:23$206_Y
  end
  attribute \src "hack_alu.v:18.24-18.28"
  cell $not $not$hack_alu.v:18$196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \vzx
    connect \Y $not$hack_alu.v:18$196_Y
  end
  attribute \src "hack_alu.v:21.24-21.28"
  cell $not $not$hack_alu.v:21$202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \vzy
    connect \Y $not$hack_alu.v:21$202_Y
  end
  attribute \src "hack_alu.v:24.24-24.27"
  cell $not $not$hack_alu.v:24$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \vf
    connect \Y $not$hack_alu.v:24$209_Y
  end
  attribute \src "hack_alu.v:26.14-26.21"
  cell $not $not$hack_alu.v:26$212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$hack_alu.v:26$211_Y
    connect \Y \zr
  end
  attribute \src "hack_alu.v:26.16-26.20"
  cell $reduce_or $reduce_or$hack_alu.v:26$211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \out
    connect \Y $reduce_or$hack_alu.v:26$211_Y
  end
  attribute \src "hack_alu.v:17.16-17.29"
  cell $mux $ternary$hack_alu.v:17$194
    parameter \WIDTH 16
    connect \A \x
    connect \B 16'0000000000000000
    connect \S \zx
    connect \Y \vzx
  end
  attribute \src "hack_alu.v:18.16-18.34"
  cell $mux $ternary$hack_alu.v:18$197
    parameter \WIDTH 16
    connect \A \vzx
    connect \B $not$hack_alu.v:18$196_Y
    connect \S \nx
    connect \Y \vnx
  end
  attribute \src "hack_alu.v:20.16-20.29"
  cell $mux $ternary$hack_alu.v:20$200
    parameter \WIDTH 16
    connect \A \y
    connect \B 16'0000000000000000
    connect \S \zy
    connect \Y \vzy
  end
  attribute \src "hack_alu.v:21.16-21.34"
  cell $mux $ternary$hack_alu.v:21$203
    parameter \WIDTH 16
    connect \A \vzy
    connect \B $not$hack_alu.v:21$202_Y
    connect \S \ny
    connect \Y \vny
  end
  attribute \src "hack_alu.v:23.15-23.43"
  cell $mux $ternary$hack_alu.v:23$207
    parameter \WIDTH 16
    connect \A $and$hack_alu.v:23$206_Y
    connect \B $add$hack_alu.v:23$205_Y
    connect \S \f
    connect \Y \vf
  end
  attribute \src "hack_alu.v:24.16-24.32"
  cell $mux $ternary$hack_alu.v:24$210
    parameter \WIDTH 16
    connect \A \vf
    connect \B $not$hack_alu.v:24$209_Y
    connect \S \no
    connect \Y \out
  end
  connect \ng \out [15]
end
attribute \dynports 1
attribute \hdlname "\\pc"
attribute \src "pc.v:4.1-20.10"
module $paramod\pc\D_WIDTH=16
  parameter \D_WIDTH 16
  wire width 16 $add$pc.v:16$213_Y
  attribute \src "pc.v:15.6-17.12"
  attribute \unused_bits "16"
  wire width 32 $auto$wreduce.cc:454:run$683
  attribute \src "pc.v:16.6-17.11"
  attribute \unused_bits "16"
  wire width 32 $auto$wreduce.cc:454:run$684
  attribute \src "pc.v:4.17-4.20"
  wire input 1 \clk
  attribute \src "pc.v:4.55-4.57"
  wire width 16 input 3 \in
  attribute \src "pc.v:4.77-4.80"
  wire input 5 \inc
  attribute \src "pc.v:4.65-4.69"
  wire input 4 \load
  attribute \src "pc.v:4.103-4.106"
  wire width 16 output 6 \out
  attribute \src "pc.v:7.21-7.26"
  wire width 16 \pc_in
  attribute \src "pc.v:9.7-9.14"
  wire \pc_load
  wire width 14 \pc_out
  attribute \src "pc.v:4.28-4.33"
  wire input 2 \reset
  attribute \src "pc.v:16.14-16.24"
  cell $add $add$pc.v:16$213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A \out
    connect \B 1'1
    connect \Y $add$pc.v:16$213_Y
  end
  attribute \src "pc.v:14.18-17.13"
  cell $mux $ternary$pc.v:14$219
    parameter \WIDTH 16
    connect \A $auto$wreduce.cc:454:run$683 [15:0]
    connect \B 16'0000000000000000
    connect \S \reset
    connect \Y \pc_in
  end
  attribute \src "pc.v:15.6-17.12"
  cell $mux $ternary$pc.v:15$217
    parameter \WIDTH 16
    connect \A $auto$wreduce.cc:454:run$684 [15:0]
    connect \B \in
    connect \S \load
    connect \Y $auto$wreduce.cc:454:run$683 [15:0]
  end
  attribute \src "pc.v:16.6-17.11"
  cell $mux $ternary$pc.v:16$215
    parameter \WIDTH 16
    connect \A \out
    connect \B $add$pc.v:16$213_Y
    connect \S \inc
    connect \Y $auto$wreduce.cc:454:run$684 [15:0]
  end
  attribute \module_not_derived 1
  attribute \src "pc.v:10.32-10.89"
  cell $paramod\register\D_WIDTH=16 \REG
    connect \clk \clk
    connect \in \pc_in
    connect \load 1'1
    connect \out \out
  end
  connect $auto$wreduce.cc:454:run$683 [31:17] 15'000000000000000
  connect $auto$wreduce.cc:454:run$684 [31:17] 15'000000000000000
  connect \pc_load 1'1
  connect \pc_out \out [13:0]
end
attribute \dynports 1
attribute \hdlname "\\register"
attribute \src "register.v:4.1-18.10"
module $paramod\register\D_WIDTH=16
  parameter \D_WIDTH 16
  attribute \src "register.v:4.23-4.26"
  wire input 1 \clk
  attribute \src "register.v:7.20-7.24"
  wire width 16 \data
  attribute \src "register.v:4.48-4.50"
  wire width 16 input 2 \in
  attribute \src "register.v:4.58-4.62"
  wire input 3 \load
  attribute \src "register.v:4.85-4.88"
  wire width 16 output 4 \out
  attribute \src "register.v:11.2-16.5"
  cell $dffe $auto$opt_dff.cc:764:run$718
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \in
    connect \EN \load
    connect \Q \data
  end
  connect \out \data
end
attribute \dynports 1
attribute \hdlname "\\rom_stream_loader"
attribute \src "rom_stream_loader.v:4.1-150.10"
module $paramod\rom_stream_loader\DATA_WIDTH=16\ADDRESS_WIDTH=15
  parameter \DATA_WIDTH 16
  parameter \ADDRESS_WIDTH 15
  attribute \src "rom_stream_loader.v:62.24-62.46"
  wire width 15 $add$rom_stream_loader.v:62$131_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$728
  wire $auto$opt_dff.cc:242:make_patterns_logic$724
  wire $auto$opt_dff.cc:242:make_patterns_logic$737
  wire $auto$opt_dff.cc:276:combine_resets$740
  wire $auto$opt_dff.cc:276:combine_resets$745
  wire $auto$rtlil.cc:2121:Not$721
  wire $auto$rtlil.cc:2121:Not$723
  wire $auto$rtlil.cc:2121:Not$732
  wire $auto$rtlil.cc:2121:Not$736
  attribute \src "rom_stream_loader.v:64.15-64.40"
  wire $logic_and$rom_stream_loader.v:64$132_Y
  attribute \src "rom_stream_loader.v:35.28-35.37"
  wire $logic_not$rom_stream_loader.v:35$127_Y
  wire $procmux$238_Y
  wire $procmux$241_Y
  wire $procmux$250_Y
  wire $procmux$272_Y
  wire $procmux$274_Y
  wire $procmux$277_Y
  wire $procmux$279_Y
  wire $procmux$303_Y
  attribute \src "rom_stream_loader.v:15.9-15.12"
  wire output 6 \ack
  attribute \src "rom_stream_loader.v:8.11-8.14"
  wire input 1 \clk
  attribute \src "rom_stream_loader.v:28.25-28.40"
  wire width 15 \current_address
  attribute \src "rom_stream_loader.v:13.28-13.38"
  wire width 16 input 4 \input_data
  attribute \src "rom_stream_loader.v:12.8-12.12"
  wire input 3 \load
  attribute \src "rom_stream_loader.v:14.9-14.22"
  wire output 5 \load_recevied
  attribute \src "rom_stream_loader.v:23.29-23.43"
  wire width 15 output 11 \output_address
  attribute \src "rom_stream_loader.v:22.30-22.41"
  wire width 16 output 10 \output_data
  attribute \src "rom_stream_loader.v:9.8-9.13"
  wire input 2 \reset
  attribute \src "rom_stream_loader.v:19.8-19.16"
  wire input 7 \rom_busy
  attribute \src "rom_stream_loader.v:20.8-20.23"
  wire input 8 \rom_initialized
  attribute \src "rom_stream_loader.v:31.6-31.23"
  wire \rom_receive_ready
  attribute \src "rom_stream_loader.v:21.13-21.24"
  wire output 9 \rom_request
  attribute \src "rom_stream_loader.v:27.5-27.12"
  wire \writing
  attribute \src "rom_stream_loader.v:62.24-62.46"
  cell $add $add$rom_stream_loader.v:62$131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 15
    connect \A \current_address
    connect \B 1'1
    connect \Y $add$rom_stream_loader.v:62$131_Y
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$729
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \rom_busy \rom_request }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$728
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_request
    connect \Y $auto$rtlil.cc:2121:Not$721
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$722
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_busy
    connect \Y $auto$rtlil.cc:2121:Not$723
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $auto$rtlil.cc:2121:Not$732
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$735
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \writing
    connect \Y $auto$rtlil.cc:2121:Not$736
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \writing $auto$rtlil.cc:2121:Not$723 $auto$rtlil.cc:2121:Not$721 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$724
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$738
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $logic_and$rom_stream_loader.v:64$132_Y $auto$rtlil.cc:2121:Not$736 $auto$rtlil.cc:2121:Not$721 $auto$rtlil.cc:2121:Not$732 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$737
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \rom_request \reset }
    connect \Y $auto$opt_dff.cc:276:combine_resets$740
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$746
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2121:Not$736 \rom_request \reset }
    connect \Y $auto$opt_dff.cc:276:combine_resets$745
  end
  attribute \src "rom_stream_loader.v:37.1-72.4"
  cell $sdff $auto$opt_dff.cc:702:run$742
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$241_Y
    connect \Q \load_recevied
    connect \SRST $auto$opt_dff.cc:276:combine_resets$740
  end
  attribute \src "rom_stream_loader.v:37.1-72.4"
  cell $sdff $auto$opt_dff.cc:702:run$747
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$250_Y
    connect \Q \ack
    connect \SRST $auto$opt_dff.cc:276:combine_resets$745
  end
  attribute \src "rom_stream_loader.v:37.1-72.4"
  cell $sdff $auto$opt_dff.cc:702:run$748
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$303_Y
    connect \Q \rom_request
    connect \SRST \reset
  end
  attribute \src "rom_stream_loader.v:37.1-72.4"
  cell $sdffe $auto$opt_dff.cc:764:run$726
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 15'000000000000000
    parameter \WIDTH 15
    connect \CLK \clk
    connect \D $add$rom_stream_loader.v:62$131_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$724
    connect \Q \current_address
    connect \SRST \reset
  end
  attribute \src "rom_stream_loader.v:37.1-72.4"
  cell $sdffe $auto$opt_dff.cc:764:run$730
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$279_Y
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$728
    connect \Q \writing
    connect \SRST \reset
  end
  attribute \src "rom_stream_loader.v:37.1-72.4"
  cell $dffe $auto$opt_dff.cc:764:run$739
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \input_data
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$737
    connect \Q \output_data
  end
  attribute \src "rom_stream_loader.v:35.28-35.56"
  cell $logic_and $logic_and$rom_stream_loader.v:35$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$rom_stream_loader.v:35$127_Y
    connect \B \rom_initialized
    connect \Y \rom_receive_ready
  end
  attribute \src "rom_stream_loader.v:64.15-64.40"
  cell $logic_and $logic_and$rom_stream_loader.v:64$132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \load
    connect \B \rom_receive_ready
    connect \Y $logic_and$rom_stream_loader.v:64$132_Y
  end
  attribute \src "rom_stream_loader.v:35.28-35.37"
  cell $logic_not $logic_not$rom_stream_loader.v:35$127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_busy
    connect \Y $logic_not$rom_stream_loader.v:35$127_Y
  end
  attribute \src "rom_stream_loader.v:64.15-64.40|rom_stream_loader.v:64.12-68.6"
  cell $mux $procmux$238
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$rom_stream_loader.v:64$132_Y
    connect \Y $procmux$238_Y
  end
  attribute \full_case 1
  attribute \src "rom_stream_loader.v:56.15-56.22|rom_stream_loader.v:56.12-68.6"
  cell $mux $procmux$241
    parameter \WIDTH 1
    connect \A $procmux$238_Y
    connect \B 1'0
    connect \S \writing
    connect \Y $procmux$241_Y
  end
  attribute \src "rom_stream_loader.v:57.7-57.16|rom_stream_loader.v:57.4-63.7"
  cell $mux $procmux$250
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \rom_busy
    connect \Y $procmux$250_Y
  end
  attribute \src "rom_stream_loader.v:57.7-57.16|rom_stream_loader.v:57.4-63.7"
  cell $mux $procmux$272
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rom_busy
    connect \Y $procmux$272_Y
  end
  attribute \full_case 1
  attribute \src "rom_stream_loader.v:56.15-56.22|rom_stream_loader.v:56.12-68.6"
  cell $mux $procmux$274
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$272_Y
    connect \S \writing
    connect \Y $procmux$274_Y
  end
  attribute \src "rom_stream_loader.v:52.7-52.15|rom_stream_loader.v:52.4-55.7"
  cell $mux $procmux$277
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S \rom_busy
    connect \Y $procmux$277_Y
  end
  attribute \full_case 1
  attribute \src "rom_stream_loader.v:51.6-51.17|rom_stream_loader.v:51.3-68.6"
  cell $mux $procmux$279
    parameter \WIDTH 1
    connect \A $procmux$274_Y
    connect \B $procmux$277_Y
    connect \S \rom_request
    connect \Y $procmux$279_Y
  end
  attribute \full_case 1
  attribute \src "rom_stream_loader.v:51.6-51.17|rom_stream_loader.v:51.3-68.6"
  cell $mux $procmux$303
    parameter \WIDTH 1
    connect \A $procmux$241_Y
    connect \B $procmux$250_Y
    connect \S \rom_request
    connect \Y $procmux$303_Y
  end
  connect \output_address \current_address
end
attribute \dynports 1
attribute \hdlname "\\spi_sram_encoder"
attribute \src "spi_sram_encoder.v:4.1-357.10"
module $paramod\spi_sram_encoder\WORD_WIDTH=16\ADDRESS_WIDTH=15
  parameter \WORD_WIDTH 16
  parameter \ADDRESS_WIDTH 15
  wire width 5 $add$spi_sram_encoder.v:156$113_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$749
  wire $auto$opt_dff.cc:217:make_patterns_logic$751
  wire $auto$opt_dff.cc:217:make_patterns_logic$753
  wire $auto$opt_dff.cc:217:make_patterns_logic$755
  wire $auto$opt_dff.cc:217:make_patterns_logic$766
  wire $auto$opt_dff.cc:217:make_patterns_logic$768
  wire $auto$opt_dff.cc:217:make_patterns_logic$770
  wire $auto$opt_dff.cc:217:make_patterns_logic$789
  wire $auto$opt_dff.cc:217:make_patterns_logic$795
  wire $auto$opt_dff.cc:217:make_patterns_logic$829
  wire $auto$opt_dff.cc:217:make_patterns_logic$831
  wire $auto$opt_dff.cc:217:make_patterns_logic$835
  wire $auto$opt_dff.cc:217:make_patterns_logic$837
  wire $auto$opt_dff.cc:217:make_patterns_logic$839
  wire $auto$opt_dff.cc:217:make_patterns_logic$841
  wire $auto$opt_dff.cc:217:make_patterns_logic$853
  wire $auto$opt_dff.cc:217:make_patterns_logic$864
  wire $auto$opt_dff.cc:242:make_patterns_logic$759
  wire $auto$opt_dff.cc:242:make_patterns_logic$763
  wire $auto$opt_dff.cc:242:make_patterns_logic$774
  wire $auto$opt_dff.cc:242:make_patterns_logic$797
  wire $auto$opt_dff.cc:242:make_patterns_logic$806
  wire $auto$opt_dff.cc:242:make_patterns_logic$811
  wire $auto$opt_dff.cc:242:make_patterns_logic$825
  wire $auto$opt_dff.cc:242:make_patterns_logic$843
  wire $auto$opt_dff.cc:242:make_patterns_logic$855
  wire $auto$opt_dff.cc:242:make_patterns_logic$866
  wire $auto$opt_dff.cc:242:make_patterns_logic$870
  wire $auto$opt_reduce.cc:134:opt_mux$679
  wire $auto$opt_reduce.cc:134:opt_mux$681
  wire $auto$rtlil.cc:2121:Not$758
  wire width 20 $auto$wreduce.cc:454:run$687
  wire width 3 $auto$wreduce.cc:454:run$688
  attribute \src "spi_sram_encoder.v:223.28-223.59"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$689
  attribute \src "spi_sram_encoder.v:283.27-283.57"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$690
  attribute \src "spi_sram_encoder.v:214.10-214.42"
  wire $eq$spi_sram_encoder.v:214$116_Y
  attribute \src "spi_sram_encoder.v:276.10-276.41"
  wire $eq$spi_sram_encoder.v:276$125_Y
  attribute \src "spi_sram_encoder.v:179.10-179.26"
  wire $logic_and$spi_sram_encoder.v:179$115_Y
  attribute \src "spi_sram_encoder.v:179.21-179.26"
  wire $logic_not$spi_sram_encoder.v:179$114_Y
  attribute \src "spi_sram_encoder.v:143.15-143.24"
  wire $not$spi_sram_encoder.v:143$110_Y
  wire width 3 $procmux$310_Y
  wire width 3 $procmux$312_Y
  wire $procmux$313_CMP
  wire width 3 $procmux$316_Y
  wire width 3 $procmux$318_Y
  wire $procmux$320_CMP
  wire width 3 $procmux$322_Y
  wire $procmux$324_CMP
  wire $procmux$327_CMP
  wire width 20 $procmux$335_Y
  wire width 20 $procmux$337_Y
  wire width 20 $procmux$341_Y
  wire width 20 $procmux$343_Y
  wire width 20 $procmux$347_Y
  wire $procmux$364_Y
  wire $procmux$366_Y
  wire $procmux$370_Y
  wire $procmux$372_Y
  wire $procmux$376_Y
  wire $procmux$383_Y
  wire $procmux$384_CMP
  wire $procmux$385_CMP
  wire $procmux$386_CMP
  wire $procmux$387_CMP
  wire $procmux$388_CMP
  wire $procmux$389_CMP
  wire $procmux$390_CMP
  wire $procmux$391_CMP
  wire $procmux$392_CMP
  wire $procmux$399_CMP
  wire width 5 $procmux$407_Y
  wire width 5 $procmux$409_Y
  wire width 5 $procmux$413_Y
  wire width 5 $procmux$415_Y
  wire width 5 $procmux$419_Y
  wire width 5 $procmux$431_Y
  wire width 5 $procmux$433_Y
  wire width 5 $procmux$437_Y
  wire width 5 $procmux$439_Y
  wire $procmux$455_CMP
  wire width 3 $procmux$503_Y
  wire width 3 $procmux$505_Y
  wire width 3 $procmux$508_Y
  wire width 3 $procmux$515_Y
  wire width 3 $procmux$519_Y
  wire width 3 $procmux$523_Y
  wire width 3 $procmux$526_Y
  wire $procmux$527_CMP
  wire $procmux$538_Y
  wire $procmux$540_Y
  wire $procmux$542_Y
  wire $procmux$544_Y
  wire $procmux$553_Y
  wire $procmux$555_Y
  wire $procmux$558_Y
  wire $procmux$564_Y
  attribute \src "spi_sram_encoder.v:16.33-16.40"
  wire width 15 input 6 \address
  attribute \src "spi_sram_encoder.v:12.14-12.18"
  wire output 4 \busy
  attribute \src "spi_sram_encoder.v:8.13-8.16"
  wire input 1 \clk
  attribute \src "spi_sram_encoder.v:83.11-83.24"
  wire width 3 \current_state
  attribute \src "spi_sram_encoder.v:18.31-18.38"
  wire width 16 output 8 \data_in
  attribute \src "spi_sram_encoder.v:19.30-19.38"
  wire width 16 input 9 \data_out
  attribute \src "spi_sram_encoder.v:13.13-13.24"
  wire output 5 \initialized
  attribute \src "spi_sram_encoder.v:84.11-84.28"
  wire width 5 \initializing_step
  attribute \src "spi_sram_encoder.v:95.58-95.73"
  wire width 5 \input_bits_left
  attribute \src "spi_sram_encoder.v:94.30-94.42"
  wire width 16 \input_buffer
  attribute \src "spi_sram_encoder.v:92.39-92.55"
  wire width 5 \output_bits_left
  attribute \src "spi_sram_encoder.v:91.31-91.44"
  wire width 24 \output_buffer
  attribute \src "spi_sram_encoder.v:11.13-11.20"
  wire input 3 \request
  attribute \src "spi_sram_encoder.v:87.25-87.40"
  wire width 15 \request_address
  attribute \src "spi_sram_encoder.v:88.22-88.38"
  wire width 16 \request_data_out
  attribute \src "spi_sram_encoder.v:89.5-89.18"
  wire \request_write
  attribute \src "spi_sram_encoder.v:9.13-9.18"
  wire input 2 \reset
  attribute \src "spi_sram_encoder.v:105.12-105.17"
  wire width 4 \sio_i
  attribute \src "spi_sram_encoder.v:106.12-106.17"
  wire width 4 \sio_o
  attribute \src "spi_sram_encoder.v:23.13-23.22"
  wire output 10 \sram_cs_n
  attribute \src "spi_sram_encoder.v:24.13-24.21"
  wire output 11 \sram_sck
  attribute \src "spi_sram_encoder.v:28.13-28.24"
  wire input 13 \sram_sio0_i
  attribute \src "spi_sram_encoder.v:33.14-33.25"
  wire output 17 \sram_sio0_o
  attribute \src "spi_sram_encoder.v:29.13-29.24"
  wire input 14 \sram_sio1_i
  attribute \src "spi_sram_encoder.v:34.14-34.25"
  wire output 18 \sram_sio1_o
  attribute \src "spi_sram_encoder.v:30.13-30.24"
  wire input 15 \sram_sio2_i
  attribute \src "spi_sram_encoder.v:35.14-35.25"
  wire output 19 \sram_sio2_o
  attribute \src "spi_sram_encoder.v:31.13-31.24"
  wire input 16 \sram_sio3_i
  attribute \src "spi_sram_encoder.v:36.14-36.25"
  wire output 20 \sram_sio3_o
  attribute \src "spi_sram_encoder.v:26.13-26.24"
  wire output 12 \sram_sio_oe
  attribute \src "spi_sram_encoder.v:17.13-17.25"
  wire input 7 \write_enable
  attribute \src "spi_sram_encoder.v:156.28-156.49"
  cell $add $add$spi_sram_encoder.v:156$113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \initializing_step
    connect \B 1'1
    connect \Y $add$spi_sram_encoder.v:156$113_Y
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$750
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$320_CMP $eq$spi_sram_encoder.v:214$116_Y \request_write }
    connect \B 3'111
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$749
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$752
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$320_CMP $eq$spi_sram_encoder.v:214$116_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$751
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$399_CMP $eq$spi_sram_encoder.v:276$125_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$753
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$756
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$399_CMP $procmux$320_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$755
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$320_CMP $eq$spi_sram_encoder.v:214$116_Y \request_write }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$766
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$769
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$313_CMP $eq$spi_sram_encoder.v:214$116_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$768
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$327_CMP $procmux$324_CMP $procmux$320_CMP $procmux$313_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$770
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$681 $procmux$392_CMP $auto$opt_reduce.cc:134:opt_mux$679 }
    connect \B 3'010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$789
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$796
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $procmux$392_CMP $procmux$327_CMP $procmux$324_CMP $procmux$320_CMP $procmux$313_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$795
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$830
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$455_CMP $logic_and$spi_sram_encoder.v:179$115_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$829
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$832
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$313_CMP $eq$spi_sram_encoder.v:214$116_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$831
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$836
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$324_CMP $eq$spi_sram_encoder.v:214$116_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$835
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$838
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$399_CMP $eq$spi_sram_encoder.v:276$125_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$837
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$840
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$455_CMP $procmux$399_CMP $procmux$392_CMP $procmux$327_CMP $procmux$324_CMP $procmux$320_CMP $procmux$313_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$839
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$842
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$527_CMP $procmux$392_CMP }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$841
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$854
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$455_CMP $procmux$320_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$853
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$865
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$399_CMP $procmux$392_CMP $procmux$327_CMP $procmux$313_CMP }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$864
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$757
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $auto$rtlil.cc:2121:Not$758
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { \sram_sck $auto$rtlil.cc:2121:Not$758 $auto$opt_dff.cc:217:make_patterns_logic$755 $auto$opt_dff.cc:217:make_patterns_logic$753 $auto$opt_dff.cc:217:make_patterns_logic$751 $auto$opt_dff.cc:217:make_patterns_logic$749 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$759
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$399_CMP \sram_sck }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$763
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$775
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \sram_sck $auto$rtlil.cc:2121:Not$758 $auto$opt_dff.cc:217:make_patterns_logic$770 $auto$opt_dff.cc:217:make_patterns_logic$768 $auto$opt_dff.cc:217:make_patterns_logic$766 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$774
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \sram_sck $auto$opt_dff.cc:217:make_patterns_logic$795 $auto$opt_dff.cc:217:make_patterns_logic$768 $auto$opt_dff.cc:217:make_patterns_logic$766 $auto$opt_dff.cc:217:make_patterns_logic$789 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$797
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$807
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { \sram_sck $auto$opt_dff.cc:217:make_patterns_logic$770 $auto$opt_dff.cc:217:make_patterns_logic$768 $auto$opt_dff.cc:217:make_patterns_logic$766 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$806
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$812
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$455_CMP $logic_and$spi_sram_encoder.v:179$115_Y \sram_sck $auto$rtlil.cc:2121:Not$758 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$811
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$826
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$392_CMP \sram_sck }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$825
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$844
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { \sram_sck $auto$opt_dff.cc:217:make_patterns_logic$841 $auto$opt_dff.cc:217:make_patterns_logic$839 $auto$opt_dff.cc:217:make_patterns_logic$837 $auto$opt_dff.cc:217:make_patterns_logic$835 $auto$opt_dff.cc:217:make_patterns_logic$751 $auto$opt_dff.cc:217:make_patterns_logic$831 $auto$opt_dff.cc:217:make_patterns_logic$829 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$843
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$856
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \sram_sck $auto$opt_dff.cc:217:make_patterns_logic$853 $auto$opt_dff.cc:217:make_patterns_logic$751 $auto$opt_dff.cc:217:make_patterns_logic$829 $auto$opt_dff.cc:217:make_patterns_logic$749 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$855
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$867
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { \sram_sck $auto$opt_dff.cc:217:make_patterns_logic$864 $auto$opt_dff.cc:217:make_patterns_logic$837 $auto$opt_dff.cc:217:make_patterns_logic$831 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$866
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$871
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$527_CMP $procmux$392_CMP \sram_sck }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$870
  end
  attribute \src "spi_sram_encoder.v:122.1-297.4"
  cell $sdff $auto$opt_dff.cc:702:run$858
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $not$spi_sram_encoder.v:143$110_Y
    connect \Q \sram_sck
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:122.1-297.4"
  cell $dffe $auto$opt_dff.cc:764:run$761
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $procmux$433_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$759
    connect \Q \input_bits_left
  end
  attribute \src "spi_sram_encoder.v:122.1-297.4"
  cell $sdffe $auto$opt_dff.cc:764:run$765
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D { \input_buffer [11:0] \sram_sio3_i \sram_sio2_i \sram_sio1_i \sram_sio0_i }
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$763
    connect \Q \input_buffer
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:122.1-297.4"
  cell $dffe $auto$opt_dff.cc:764:run$776
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $procmux$409_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$774
    connect \Q \output_bits_left
  end
  attribute \src "spi_sram_encoder.v:122.1-297.4"
  cell $dffe $auto$opt_dff.cc:764:run$788
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 20
    connect \CLK \clk
    connect \D $procmux$337_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$774
    connect \Q \output_buffer [19:0]
  end
  attribute \src "spi_sram_encoder.v:122.1-297.4"
  cell $sdffe $auto$opt_dff.cc:764:run$799
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$366_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$797
    connect \Q \output_buffer [20]
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:122.1-297.4"
  cell $sdffe $auto$opt_dff.cc:764:run$808
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'111
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $procmux$312_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$806
    connect \Q \output_buffer [23:21]
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:122.1-297.4"
  cell $dffe $auto$opt_dff.cc:764:run$813
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \write_enable
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$811
    connect \Q \request_write
  end
  attribute \src "spi_sram_encoder.v:122.1-297.4"
  cell $dffe $auto$opt_dff.cc:764:run$818
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \data_out
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$811
    connect \Q \request_data_out
  end
  attribute \src "spi_sram_encoder.v:122.1-297.4"
  cell $dffe $auto$opt_dff.cc:764:run$823
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 15
    connect \CLK \clk
    connect \D \address
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$811
    connect \Q \request_address
  end
  attribute \src "spi_sram_encoder.v:122.1-297.4"
  cell $sdffe $auto$opt_dff.cc:764:run$827
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 5'00000
    parameter \WIDTH 5
    connect \CLK \clk
    connect \D $add$spi_sram_encoder.v:156$113_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$825
    connect \Q \initializing_step
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:122.1-297.4"
  cell $sdffe $auto$opt_dff.cc:764:run$845
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'111
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $procmux$505_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$843
    connect \Q \current_state
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:122.1-297.4"
  cell $sdffe $auto$opt_dff.cc:764:run$857
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$542_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$855
    connect \Q \sram_sio_oe
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:122.1-297.4"
  cell $sdffe $auto$opt_dff.cc:764:run$868
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$555_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$866
    connect \Q \sram_cs_n
    connect \SRST \reset
  end
  attribute \src "spi_sram_encoder.v:122.1-297.4"
  cell $sdffe $auto$opt_dff.cc:764:run$872
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$870
    connect \Q \initialized
    connect \SRST \reset
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$678
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $procmux$391_CMP $procmux$390_CMP $procmux$386_CMP $procmux$385_CMP $procmux$384_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$679
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$680
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$389_CMP $procmux$388_CMP $procmux$387_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$681
  end
  attribute \src "spi_sram_encoder.v:214.10-214.42"
  cell $eq $eq$spi_sram_encoder.v:214$116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \output_bits_left
    connect \B 3'100
    connect \Y $eq$spi_sram_encoder.v:214$116_Y
  end
  attribute \src "spi_sram_encoder.v:276.10-276.41"
  cell $eq $eq$spi_sram_encoder.v:276$125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \input_bits_left
    connect \B 3'100
    connect \Y $eq$spi_sram_encoder.v:276$125_Y
  end
  attribute \src "spi_sram_encoder.v:179.10-179.26"
  cell $logic_and $logic_and$spi_sram_encoder.v:179$115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request
    connect \B $logic_not$spi_sram_encoder.v:179$114_Y
    connect \Y $logic_and$spi_sram_encoder.v:179$115_Y
  end
  attribute \src "spi_sram_encoder.v:179.21-179.26"
  cell $logic_not $logic_not$spi_sram_encoder.v:179$114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $logic_not$spi_sram_encoder.v:179$114_Y
  end
  attribute \src "spi_sram_encoder.v:112.16-112.41"
  cell $reduce_bool $ne$spi_sram_encoder.v:112$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \Y \busy
  end
  attribute \src "spi_sram_encoder.v:143.15-143.24"
  cell $not $not$spi_sram_encoder.v:143$110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sram_sck
    connect \Y $not$spi_sram_encoder.v:143$110_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:257.10-257.42|spi_sram_encoder.v:257.7-267.10"
  cell $mux $procmux$310
    parameter \WIDTH 3
    connect \A \output_buffer [19:17]
    connect \B 3'xxx
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$310_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:148.4-291.11"
  cell $pmux $procmux$312
    parameter \S_WIDTH 4
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B { 3'000 $procmux$322_Y $procmux$318_Y $procmux$310_Y }
    connect \S { $procmux$327_CMP $procmux$324_CMP $procmux$320_CMP $procmux$313_CMP }
    connect \Y $procmux$312_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:148.4-291.11"
  cell $eq $procmux$313_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 3'101
    connect \Y $procmux$313_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:232.11-232.24|spi_sram_encoder.v:232.8-244.11"
  cell $mux $procmux$316
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B \request_data_out [15:13]
    connect \S \request_write
    connect \Y $procmux$316_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:231.10-231.42|spi_sram_encoder.v:231.7-250.10"
  cell $mux $procmux$318
    parameter \WIDTH 3
    connect \A \output_buffer [19:17]
    connect \B $procmux$316_Y
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$318_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:148.4-291.11"
  cell $eq $procmux$320_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 2'11
    connect \Y $procmux$320_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:214.10-214.42|spi_sram_encoder.v:214.7-224.10"
  cell $mux $procmux$322
    parameter \WIDTH 3
    connect \A \output_buffer [19:17]
    connect \B 3'000
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$322_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:148.4-291.11"
  cell $eq $procmux$324_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 2'10
    connect \Y $procmux$324_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:148.4-291.11"
  cell $eq $procmux$327_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 1'1
    connect \Y $procmux$327_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:257.10-257.42|spi_sram_encoder.v:257.7-267.10"
  cell $mux $procmux$335
    parameter \WIDTH 20
    connect \A { \output_buffer [15:0] 4'0000 }
    connect \B 20'xxxxxxxxxxxxxxxxxxxx
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$335_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:148.4-291.11"
  cell $pmux $procmux$337
    parameter \S_WIDTH 4
    parameter \WIDTH 20
    connect \A 20'xxxxxxxxxxxxxxxxxxxx
    connect \B { 3'001 $auto$wreduce.cc:454:run$687 [16:0] $procmux$347_Y $procmux$343_Y $procmux$335_Y }
    connect \S { $procmux$327_CMP $procmux$324_CMP $procmux$320_CMP $procmux$313_CMP }
    connect \Y $procmux$337_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:232.11-232.24|spi_sram_encoder.v:232.8-244.11"
  cell $mux $procmux$341
    parameter \WIDTH 20
    connect \A 20'xxxxxxxxxxxxxxxxxxxx
    connect \B { \request_data_out [11:0] 8'00000000 }
    connect \S \request_write
    connect \Y $procmux$341_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:231.10-231.42|spi_sram_encoder.v:231.7-250.10"
  cell $mux $procmux$343
    parameter \WIDTH 20
    connect \A { \output_buffer [15:0] 4'0000 }
    connect \B $procmux$341_Y
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$343_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:214.10-214.42|spi_sram_encoder.v:214.7-224.10"
  cell $mux $procmux$347
    parameter \WIDTH 20
    connect \A { \output_buffer [15:0] 4'0000 }
    connect \B { 4'0000 \request_address 1'0 }
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$347_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:201.10-201.22|spi_sram_encoder.v:201.7-207.10"
  cell $mux $procmux$351
    parameter \WIDTH 17
    connect \A 17'10000000000000000
    connect \B 17'00000000000000000
    connect \S \write_enable
    connect \Y $auto$wreduce.cc:454:run$687 [16:0]
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:257.10-257.42|spi_sram_encoder.v:257.7-267.10"
  cell $mux $procmux$364
    parameter \WIDTH 1
    connect \A \output_buffer [16]
    connect \B 1'x
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$364_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:148.4-291.11"
  cell $pmux $procmux$366
    parameter \S_WIDTH 5
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$383_Y 1'0 $procmux$376_Y $procmux$372_Y $procmux$364_Y }
    connect \S { $procmux$392_CMP $procmux$327_CMP $procmux$324_CMP $procmux$320_CMP $procmux$313_CMP }
    connect \Y $procmux$366_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:232.11-232.24|spi_sram_encoder.v:232.8-244.11"
  cell $mux $procmux$370
    parameter \WIDTH 1
    connect \A 1'x
    connect \B \request_data_out [12]
    connect \S \request_write
    connect \Y $procmux$370_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:231.10-231.42|spi_sram_encoder.v:231.7-250.10"
  cell $mux $procmux$372
    parameter \WIDTH 1
    connect \A \output_buffer [16]
    connect \B $procmux$370_Y
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$372_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:214.10-214.42|spi_sram_encoder.v:214.7-224.10"
  cell $mux $procmux$376
    parameter \WIDTH 1
    connect \A \output_buffer [16]
    connect \B 1'0
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$376_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:159.7-174.14"
  cell $pmux $procmux$383
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 2'10
    connect \S { $auto$opt_reduce.cc:134:opt_mux$681 $auto$opt_reduce.cc:134:opt_mux$679 }
    connect \Y $procmux$383_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:159.7-174.14"
  cell $eq $procmux$384_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 3'111
    connect \Y $procmux$384_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:159.7-174.14"
  cell $eq $procmux$385_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 3'110
    connect \Y $procmux$385_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:159.7-174.14"
  cell $eq $procmux$386_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 3'101
    connect \Y $procmux$386_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:159.7-174.14"
  cell $eq $procmux$387_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 3'100
    connect \Y $procmux$387_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:159.7-174.14"
  cell $eq $procmux$388_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 2'11
    connect \Y $procmux$388_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:159.7-174.14"
  cell $eq $procmux$389_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 2'10
    connect \Y $procmux$389_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:159.7-174.14"
  cell $eq $procmux$390_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 1'1
    connect \Y $procmux$390_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:159.7-174.14"
  cell $logic_not $procmux$391_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \Y $procmux$391_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:148.4-291.11"
  cell $eq $procmux$392_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 3'111
    connect \Y $procmux$392_CMP
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:148.4-291.11"
  cell $eq $procmux$399_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 3'100
    connect \Y $procmux$399_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:257.10-257.42|spi_sram_encoder.v:257.7-267.10"
  cell $mux $procmux$407
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$689 [4:0]
    connect \B 5'xxxxx
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$407_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:148.4-291.11"
  cell $pmux $procmux$409
    parameter \S_WIDTH 4
    parameter \WIDTH 5
    connect \A 5'xxxxx
    connect \B { 5'01000 $procmux$419_Y $procmux$415_Y $procmux$407_Y }
    connect \S { $procmux$327_CMP $procmux$324_CMP $procmux$320_CMP $procmux$313_CMP }
    connect \Y $procmux$409_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:232.11-232.24|spi_sram_encoder.v:232.8-244.11"
  cell $mux $procmux$413
    parameter \WIDTH 5
    connect \A 5'xxxxx
    connect \B 5'10000
    connect \S \request_write
    connect \Y $procmux$413_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:231.10-231.42|spi_sram_encoder.v:231.7-250.10"
  cell $mux $procmux$415
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$689 [4:0]
    connect \B $procmux$413_Y
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$415_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:214.10-214.42|spi_sram_encoder.v:214.7-224.10"
  cell $mux $procmux$419
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$689 [4:0]
    connect \B 5'11000
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$419_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:276.10-276.41|spi_sram_encoder.v:276.7-284.10"
  cell $mux $procmux$431
    parameter \WIDTH 5
    connect \A $auto$wreduce.cc:454:run$690 [4:0]
    connect \B 5'xxxxx
    connect \S $eq$spi_sram_encoder.v:276$125_Y
    connect \Y $procmux$431_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:148.4-291.11"
  cell $pmux $procmux$433
    parameter \S_WIDTH 2
    parameter \WIDTH 5
    connect \A 5'xxxxx
    connect \B { $procmux$439_Y $procmux$431_Y }
    connect \S { $procmux$320_CMP $procmux$399_CMP }
    connect \Y $procmux$433_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:232.11-232.24|spi_sram_encoder.v:232.8-244.11"
  cell $mux $procmux$437
    parameter \WIDTH 5
    connect \A 5'11000
    connect \B 5'xxxxx
    connect \S \request_write
    connect \Y $procmux$437_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:231.10-231.42|spi_sram_encoder.v:231.7-250.10"
  cell $mux $procmux$439
    parameter \WIDTH 5
    connect \A 5'xxxxx
    connect \B $procmux$437_Y
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$439_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:148.4-291.11"
  cell $logic_not $procmux$455_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \Y $procmux$455_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:276.10-276.41|spi_sram_encoder.v:276.7-284.10"
  cell $mux $procmux$503
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'000
    connect \S $eq$spi_sram_encoder.v:276$125_Y
    connect \Y $procmux$503_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:148.4-291.11"
  cell $pmux $procmux$505
    parameter \S_WIDTH 7
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B { $procmux$526_Y $procmux$523_Y 3'010 $procmux$519_Y $procmux$515_Y $procmux$508_Y $procmux$503_Y }
    connect \S { $procmux$392_CMP $procmux$455_CMP $procmux$327_CMP $procmux$324_CMP $procmux$320_CMP $procmux$313_CMP $procmux$399_CMP }
    connect \Y $procmux$505_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:257.10-257.42|spi_sram_encoder.v:257.7-267.10"
  cell $mux $procmux$508
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'000
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$508_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:232.11-232.24|spi_sram_encoder.v:232.8-244.11"
  cell $mux $procmux$513
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \request_write
    connect \Y $auto$wreduce.cc:454:run$688 [0]
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:231.10-231.42|spi_sram_encoder.v:231.7-250.10"
  cell $mux $procmux$515
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B { 2'10 $auto$wreduce.cc:454:run$688 [0] }
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$515_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:214.10-214.42|spi_sram_encoder.v:214.7-224.10"
  cell $mux $procmux$519
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'011
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$519_Y
  end
  attribute \src "spi_sram_encoder.v:179.10-179.26|spi_sram_encoder.v:179.7-190.10"
  cell $mux $procmux$523
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'001
    connect \S $logic_and$spi_sram_encoder.v:179$115_Y
    connect \Y $procmux$523_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:159.7-174.14"
  cell $mux $procmux$526
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'000
    connect \S $procmux$527_CMP
    connect \Y $procmux$526_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:159.7-174.14"
  cell $eq $procmux$527_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \initializing_step
    connect \B 4'1000
    connect \Y $procmux$527_CMP
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:232.11-232.24|spi_sram_encoder.v:232.8-244.11"
  cell $mux $procmux$538
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'x
    connect \S \request_write
    connect \Y $procmux$538_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:231.10-231.42|spi_sram_encoder.v:231.7-250.10"
  cell $mux $procmux$540
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$538_Y
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$540_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:148.4-291.11"
  cell $pmux $procmux$542
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$544_Y $procmux$540_Y }
    connect \S { $procmux$455_CMP $procmux$320_CMP }
    connect \Y $procmux$542_Y
  end
  attribute \src "spi_sram_encoder.v:179.10-179.26|spi_sram_encoder.v:179.7-190.10"
  cell $mux $procmux$544
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$spi_sram_encoder.v:179$115_Y
    connect \Y $procmux$544_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:276.10-276.41|spi_sram_encoder.v:276.7-284.10"
  cell $mux $procmux$553
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$spi_sram_encoder.v:276$125_Y
    connect \Y $procmux$553_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:148.4-291.11"
  cell $pmux $procmux$555
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $procmux$564_Y 1'0 $procmux$558_Y $procmux$553_Y }
    connect \S { $procmux$392_CMP $procmux$327_CMP $procmux$313_CMP $procmux$399_CMP }
    connect \Y $procmux$555_Y
  end
  attribute \full_case 1
  attribute \src "spi_sram_encoder.v:257.10-257.42|spi_sram_encoder.v:257.7-267.10"
  cell $mux $procmux$558
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$spi_sram_encoder.v:214$116_Y
    connect \Y $procmux$558_Y
  end
  attribute \src "spi_sram_encoder.v:0.0-0.0|spi_sram_encoder.v:159.7-174.14"
  cell $mux $procmux$564
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$527_CMP
    connect \Y $procmux$564_Y
  end
  attribute \src "spi_sram_encoder.v:223.28-223.59"
  cell $sub $sub$spi_sram_encoder.v:223$118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 5
    connect \A \output_bits_left
    connect \B 3'100
    connect \Y $auto$wreduce.cc:454:run$689 [4:0]
  end
  attribute \src "spi_sram_encoder.v:283.27-283.57"
  cell $sub $sub$spi_sram_encoder.v:283$126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 5
    connect \A \input_bits_left
    connect \B 3'100
    connect \Y $auto$wreduce.cc:454:run$690 [4:0]
  end
  connect $auto$wreduce.cc:454:run$687 [19:17] 3'001
  connect $auto$wreduce.cc:454:run$688 [2:1] 2'10
  connect \data_in \input_buffer
  connect \sio_i { \sram_sio3_i \sram_sio2_i \sram_sio1_i \sram_sio0_i }
  connect \sio_o \output_buffer [23:20]
  connect \sram_sio0_o \output_buffer [20]
  connect \sram_sio1_o \output_buffer [21]
  connect \sram_sio2_o \output_buffer [22]
  connect \sram_sio3_o \output_buffer [23]
end
attribute \hdlname "\\hack_clock"
attribute \src "hack_clock.v:4.1-32.10"
module \hack_clock
  attribute \src "hack_clock.v:21.20-21.34"
  wire width 6 $add$hack_clock.v:21$165_Y
  wire $auto$opt_dff.cc:276:combine_resets$873
  attribute \src "hack_clock.v:23.12-23.23"
  wire $eq$hack_clock.v:23$166_Y
  attribute \src "hack_clock.v:26.25-26.34"
  wire $not$hack_clock.v:26$167_Y
  wire $procmux$223_Y
  attribute \src "hack_clock.v:5.11-5.14"
  wire input 1 \clk
  attribute \src "hack_clock.v:11.11-11.18"
  wire width 6 \counter
  attribute \src "hack_clock.v:7.16-7.24"
  wire output 3 \hack_clk
  attribute \src "hack_clock.v:6.11-6.16"
  wire input 2 \reset
  attribute \src "hack_clock.v:8.16-8.22"
  wire output 4 \strobe
  attribute \src "hack_clock.v:21.20-21.34"
  cell $add $add$hack_clock.v:21$165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \counter
    connect \B 1'1
    connect \Y $add$hack_clock.v:21$165_Y
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$874
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$hack_clock.v:23$166_Y \reset }
    connect \Y $auto$opt_dff.cc:276:combine_resets$873
  end
  attribute \src "hack_clock.v:13.1-30.4"
  cell $sdff $auto$opt_dff.cc:702:run$875
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 6'000000
    parameter \WIDTH 6
    connect \CLK \clk
    connect \D $add$hack_clock.v:21$165_Y
    connect \Q \counter
    connect \SRST $auto$opt_dff.cc:276:combine_resets$873
  end
  attribute \src "hack_clock.v:13.1-30.4"
  cell $sdff $auto$opt_dff.cc:702:run$876
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$223_Y
    connect \Q \strobe
    connect \SRST \reset
  end
  attribute \src "hack_clock.v:13.1-30.4"
  cell $sdffe $auto$opt_dff.cc:764:run$878
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $not$hack_clock.v:26$167_Y
    connect \EN $eq$hack_clock.v:23$166_Y
    connect \Q \hack_clk
    connect \SRST \reset
  end
  attribute \src "hack_clock.v:23.12-23.23"
  cell $eq $eq$hack_clock.v:23$166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 5'10010
    connect \Y $eq$hack_clock.v:23$166_Y
  end
  attribute \src "hack_clock.v:26.25-26.34"
  cell $not $not$hack_clock.v:26$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hack_clk
    connect \Y $not$hack_clock.v:26$167_Y
  end
  attribute \src "hack_clock.v:23.12-23.23|hack_clock.v:23.9-27.12"
  cell $mux $procmux$223
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hack_clock.v:23$166_Y
    connect \Y $procmux$223_Y
  end
end
attribute \dynports 1
attribute \hdlname "\\hack_cpu"
attribute \src "hack_cpu.v:4.1-154.10"
module \hack_cpu
  parameter \WORD_WIDTH 16
  parameter \RAM_WORDS 32768
  parameter \RAM_ADDRESS_WIDTH 15
  parameter \ROM_WORDS 32768
  parameter \ROM_ADDRESS_WIDTH 15
  parameter \INSTRUCTION_WIDTH 16
  parameter \SRAM_ADDRESS_WIDTH 24
  parameter \HACK_GPIO_WIDTH 16
  attribute \src "hack_cpu.v:110.43-110.84"
  wire $and$hack_cpu.v:110$137_Y
  attribute \src "hack_cpu.v:133.32-133.70"
  wire $and$hack_cpu.v:133$145_Y
  attribute \src "hack_cpu.v:134.12-134.38"
  wire $and$hack_cpu.v:134$146_Y
  attribute \src "hack_cpu.v:135.12-135.50"
  wire $and$hack_cpu.v:135$150_Y
  attribute \src "hack_cpu.v:136.12-136.38"
  wire $and$hack_cpu.v:136$152_Y
  attribute \src "hack_cpu.v:137.12-137.39"
  wire $and$hack_cpu.v:137$155_Y
  attribute \src "hack_cpu.v:138.12-138.49"
  wire $and$hack_cpu.v:138$158_Y
  attribute \src "hack_cpu.v:133.52-133.70"
  wire $not$hack_cpu.v:133$144_Y
  attribute \src "hack_cpu.v:135.42-135.49"
  wire $not$hack_cpu.v:135$148_Y
  attribute \src "hack_cpu.v:137.32-137.39"
  wire $not$hack_cpu.v:137$154_Y
  attribute \src "hack_cpu.v:133.54-133.69"
  wire $or$hack_cpu.v:133$143_Y
  attribute \src "hack_cpu.v:133.31-134.39"
  wire $or$hack_cpu.v:133$147_Y
  attribute \src "hack_cpu.v:133.31-135.51"
  wire $or$hack_cpu.v:133$151_Y
  attribute \src "hack_cpu.v:133.31-136.39"
  wire $or$hack_cpu.v:133$153_Y
  attribute \src "hack_cpu.v:133.31-137.40"
  wire $or$hack_cpu.v:133$156_Y
  attribute \src "hack_cpu.v:133.31-138.50"
  wire $or$hack_cpu.v:133$159_Y
  attribute \src "hack_cpu.v:135.33-135.49"
  wire $or$hack_cpu.v:135$149_Y
  attribute \src "hack_cpu.v:11.34-11.42"
  wire width 15 output 7 \addressM
  attribute \src "hack_cpu.v:56.39-56.44"
  wire \alu_f
  attribute \src "hack_cpu.v:58.15-58.21"
  wire \alu_ng
  attribute \src "hack_cpu.v:56.46-56.52"
  wire \alu_no
  attribute \src "hack_cpu.v:56.15-56.21"
  wire \alu_nx
  attribute \src "hack_cpu.v:56.31-56.37"
  wire \alu_ny
  attribute \src "hack_cpu.v:57.24-57.31"
  wire width 16 \alu_out
  attribute \src "hack_cpu.v:54.24-54.29"
  wire width 16 \alu_x
  attribute \src "hack_cpu.v:55.24-55.29"
  wire width 16 \alu_y
  attribute \src "hack_cpu.v:58.7-58.13"
  wire \alu_zr
  attribute \src "hack_cpu.v:56.7-56.13"
  wire \alu_zx
  attribute \src "hack_cpu.v:56.23-56.29"
  wire \alu_zy
  attribute \src "hack_cpu.v:29.24-29.31"
  wire width 16 \areg_in
  attribute \src "hack_cpu.v:30.7-30.16"
  wire \areg_load
  attribute \src "hack_cpu.v:31.24-31.32"
  wire width 16 \areg_out
  attribute \src "hack_cpu.v:5.9-5.12"
  wire input 1 \clk
  attribute \src "hack_cpu.v:35.24-35.31"
  wire width 16 \dreg_in
  attribute \src "hack_cpu.v:36.7-36.16"
  wire \dreg_load
  attribute \src "hack_cpu.v:37.24-37.32"
  wire width 16 \dreg_out
  attribute \src "hack_cpu.v:6.26-6.29"
  wire width 16 input 2 \inM
  attribute \src "hack_cpu.v:7.33-7.44"
  wire width 16 input 3 \instruction
  attribute \src "hack_cpu.v:65.31-65.52"
  wire width 15 \instruction_A_address
  attribute \src "hack_cpu.v:67.7-67.27"
  wire \instruction_C_dest_a
  attribute \src "hack_cpu.v:68.7-68.27"
  wire \instruction_C_dest_d
  attribute \src "hack_cpu.v:69.7-69.27"
  wire \instruction_C_dest_m
  attribute \src "hack_cpu.v:76.7-76.24"
  wire \instruction_C_jeq
  attribute \src "hack_cpu.v:77.7-77.24"
  wire \instruction_C_jge
  attribute \src "hack_cpu.v:75.7-75.24"
  wire \instruction_C_jgt
  attribute \src "hack_cpu.v:80.7-80.24"
  wire \instruction_C_jle
  attribute \src "hack_cpu.v:78.7-78.24"
  wire \instruction_C_jlt
  attribute \src "hack_cpu.v:81.7-81.24"
  wire \instruction_C_jmp
  attribute \src "hack_cpu.v:79.7-79.24"
  wire \instruction_C_jne
  attribute \src "hack_cpu.v:73.7-73.27"
  attribute \unused_bits "0"
  wire \instruction_C_noJump
  attribute \src "hack_cpu.v:70.7-70.29"
  wire \instruction_C_source_m
  attribute \src "hack_cpu.v:64.7-64.25"
  wire \instruction_type_A
  attribute \src "hack_cpu.v:66.7-66.25"
  wire \instruction_type_C
  attribute \src "hack_cpu.v:133.7-133.25"
  wire \jump_condition_met
  attribute \src "hack_cpu.v:9.27-9.31"
  wire width 16 output 5 \outM
  attribute \src "hack_cpu.v:12.34-12.36"
  wire width 15 output 8 \pc
  attribute \src "hack_cpu.v:44.24-44.29"
  wire width 16 \pc_in
  attribute \src "hack_cpu.v:43.7-43.13"
  wire \pc_inc
  attribute \src "hack_cpu.v:42.7-42.14"
  wire \pc_load
  attribute \src "hack_cpu.v:48.24-48.33"
  attribute \unused_bits "15"
  wire width 16 \pc_output
  attribute \src "hack_cpu.v:8.9-8.14"
  wire input 4 \reset
  attribute \src "hack_cpu.v:10.10-10.16"
  wire output 6 \writeM
  attribute \src "hack_cpu.v:110.43-110.84"
  cell $and $and$hack_cpu.v:110$137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_type_C
    connect \B \instruction [5]
    connect \Y $and$hack_cpu.v:110$137_Y
  end
  attribute \src "hack_cpu.v:115.21-115.62"
  cell $and $and$hack_cpu.v:115$140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_type_C
    connect \B \instruction [4]
    connect \Y \dreg_load
  end
  attribute \src "hack_cpu.v:125.18-125.59"
  cell $and $and$hack_cpu.v:125$141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_type_C
    connect \B \instruction [3]
    connect \Y \writeM
  end
  attribute \src "hack_cpu.v:133.32-133.70"
  cell $and $and$hack_cpu.v:133$145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_C_jgt
    connect \B $not$hack_cpu.v:133$144_Y
    connect \Y $and$hack_cpu.v:133$145_Y
  end
  attribute \src "hack_cpu.v:134.12-134.38"
  cell $and $and$hack_cpu.v:134$146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_C_jeq
    connect \B \alu_zr
    connect \Y $and$hack_cpu.v:134$146_Y
  end
  attribute \src "hack_cpu.v:135.12-135.50"
  cell $and $and$hack_cpu.v:135$150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_C_jge
    connect \B $or$hack_cpu.v:135$149_Y
    connect \Y $and$hack_cpu.v:135$150_Y
  end
  attribute \src "hack_cpu.v:136.12-136.38"
  cell $and $and$hack_cpu.v:136$152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_C_jlt
    connect \B \alu_ng
    connect \Y $and$hack_cpu.v:136$152_Y
  end
  attribute \src "hack_cpu.v:137.12-137.39"
  cell $and $and$hack_cpu.v:137$155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_C_jne
    connect \B $not$hack_cpu.v:137$154_Y
    connect \Y $and$hack_cpu.v:137$155_Y
  end
  attribute \src "hack_cpu.v:138.12-138.49"
  cell $and $and$hack_cpu.v:138$158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_C_jle
    connect \B $or$hack_cpu.v:133$143_Y
    connect \Y $and$hack_cpu.v:138$158_Y
  end
  attribute \src "hack_cpu.v:142.19-142.58"
  cell $and $and$hack_cpu.v:142$161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_type_C
    connect \B \jump_condition_met
    connect \Y \pc_load
  end
  attribute \src "hack_cpu.v:133.52-133.70"
  cell $not $not$hack_cpu.v:133$144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$hack_cpu.v:133$143_Y
    connect \Y $not$hack_cpu.v:133$144_Y
  end
  attribute \src "hack_cpu.v:135.42-135.49"
  cell $not $not$hack_cpu.v:135$148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_ng
    connect \Y $not$hack_cpu.v:135$148_Y
  end
  attribute \src "hack_cpu.v:137.32-137.39"
  cell $not $not$hack_cpu.v:137$154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_zr
    connect \Y $not$hack_cpu.v:137$154_Y
  end
  attribute \src "hack_cpu.v:143.18-143.26"
  cell $not $not$hack_cpu.v:143$162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_load
    connect \Y \pc_inc
  end
  attribute \src "hack_cpu.v:110.21-110.85"
  cell $or $or$hack_cpu.v:110$138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instruction_type_A
    connect \B $and$hack_cpu.v:110$137_Y
    connect \Y \areg_load
  end
  attribute \src "hack_cpu.v:133.54-133.69"
  cell $or $or$hack_cpu.v:133$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_zr
    connect \B \alu_ng
    connect \Y $or$hack_cpu.v:133$143_Y
  end
  attribute \src "hack_cpu.v:133.31-134.39"
  cell $or $or$hack_cpu.v:133$147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$hack_cpu.v:133$145_Y
    connect \B $and$hack_cpu.v:134$146_Y
    connect \Y $or$hack_cpu.v:133$147_Y
  end
  attribute \src "hack_cpu.v:133.31-135.51"
  cell $or $or$hack_cpu.v:133$151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$hack_cpu.v:133$147_Y
    connect \B $and$hack_cpu.v:135$150_Y
    connect \Y $or$hack_cpu.v:133$151_Y
  end
  attribute \src "hack_cpu.v:133.31-136.39"
  cell $or $or$hack_cpu.v:133$153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$hack_cpu.v:133$151_Y
    connect \B $and$hack_cpu.v:136$152_Y
    connect \Y $or$hack_cpu.v:133$153_Y
  end
  attribute \src "hack_cpu.v:133.31-137.40"
  cell $or $or$hack_cpu.v:133$156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$hack_cpu.v:133$153_Y
    connect \B $and$hack_cpu.v:137$155_Y
    connect \Y $or$hack_cpu.v:133$156_Y
  end
  attribute \src "hack_cpu.v:133.31-138.50"
  cell $or $or$hack_cpu.v:133$159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$hack_cpu.v:133$156_Y
    connect \B $and$hack_cpu.v:138$158_Y
    connect \Y $or$hack_cpu.v:133$159_Y
  end
  attribute \src "hack_cpu.v:133.31-139.30"
  cell $or $or$hack_cpu.v:133$160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $or$hack_cpu.v:133$159_Y
    connect \B \instruction_C_jmp
    connect \Y \jump_condition_met
  end
  attribute \src "hack_cpu.v:135.33-135.49"
  cell $or $or$hack_cpu.v:135$149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_zr
    connect \B $not$hack_cpu.v:135$148_Y
    connect \Y $or$hack_cpu.v:135$149_Y
  end
  attribute \src "hack_cpu.v:111.19-111.78"
  cell $mux $ternary$hack_cpu.v:111$139
    parameter \WIDTH 16
    connect \A { 1'0 \instruction [14:0] }
    connect \B \alu_out
    connect \S \instruction [15]
    connect \Y \areg_in
  end
  attribute \src "hack_cpu.v:129.17-129.56"
  cell $mux $ternary$hack_cpu.v:129$142
    parameter \WIDTH 16
    connect \A \areg_out
    connect \B \inM
    connect \S \instruction [12]
    connect \Y \alu_y
  end
  attribute \src "hack_cpu.v:148.17-148.47"
  cell $mux $ternary$hack_cpu.v:148$163
    parameter \WIDTH 16
    connect \A \areg_out
    connect \B \areg_in
    connect \S \areg_load
    connect \Y \pc_in
  end
  attribute \src "hack_cpu.v:83.31-83.80"
  cell $mux $ternary$hack_cpu.v:83$134
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \instruction [15]
    connect \Y \instruction_type_A
  end
  attribute \src "hack_cpu.v:84.31-84.80"
  cell $mux $ternary$hack_cpu.v:84$136
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \instruction [15]
    connect \Y \instruction_type_C
  end
  attribute \module_not_derived 1
  attribute \src "hack_cpu.v:59.35-60.52"
  cell $paramod\hack_alu\D_WIDTH=16 \ALU
    connect \f \instruction [7]
    connect \ng \alu_ng
    connect \no \instruction [6]
    connect \nx \instruction [10]
    connect \ny \instruction [8]
    connect \out \alu_out
    connect \x \alu_x
    connect \y \alu_y
    connect \zr \alu_zr
    connect \zx \instruction [11]
    connect \zy \instruction [9]
  end
  attribute \module_not_derived 1
  attribute \src "hack_cpu.v:32.35-32.99"
  cell $paramod\register\D_WIDTH=16 \AReg
    connect \clk \clk
    connect \in \areg_in
    connect \load \areg_load
    connect \out \areg_out
  end
  attribute \module_not_derived 1
  attribute \src "hack_cpu.v:98.26-107.7"
  cell $paramod\dmux8way\D_WIDTH=1 \DMuxJMP
    connect \a \instruction_C_noJump
    connect \b \instruction_C_jgt
    connect \c \instruction_C_jeq
    connect \d \instruction_C_jge
    connect \e \instruction_C_jlt
    connect \f \instruction_C_jne
    connect \g \instruction_C_jle
    connect \h \instruction_C_jmp
    connect \in 1'1
    connect \sel \instruction [2:0]
  end
  attribute \module_not_derived 1
  attribute \src "hack_cpu.v:38.35-38.99"
  cell $paramod\register\D_WIDTH=16 \DReg
    connect \clk \clk
    connect \in \alu_out
    connect \load \dreg_load
    connect \out \alu_x
  end
  attribute \module_not_derived 1
  attribute \src "hack_cpu.v:51.29-51.117"
  cell $paramod\pc\D_WIDTH=16 \PC
    connect \clk \clk
    connect \in \pc_in
    connect \inc \pc_inc
    connect \load \pc_load
    connect \out \pc_output
    connect \reset \reset
  end
  connect \addressM \areg_out [14:0]
  connect \alu_f \instruction [7]
  connect \alu_no \instruction [6]
  connect \alu_nx \instruction [10]
  connect \alu_ny \instruction [8]
  connect \alu_zx \instruction [11]
  connect \alu_zy \instruction [9]
  connect \dreg_in \alu_out
  connect \dreg_out \alu_x
  connect \instruction_A_address \instruction [14:0]
  connect \instruction_C_dest_a \instruction [5]
  connect \instruction_C_dest_d \instruction [4]
  connect \instruction_C_dest_m \instruction [3]
  connect \instruction_C_source_m \instruction [12]
  connect \outM \alu_out
  connect \pc \pc_output [14:0]
end
attribute \keep 1
attribute \hdlname "\\hack_soc"
attribute \dynports 1
attribute \top 1
attribute \src "hack_soc.v:4.1-339.10"
module \hack_soc
  parameter \WORD_WIDTH 16
  parameter \RAM_WORDS 32768
  parameter \RAM_ADDRESS_WIDTH 15
  parameter \ROM_WORDS 32768
  parameter \ROM_ADDRESS_WIDTH 15
  parameter \INSTRUCTION_WIDTH 16
  parameter \SRAM_ADDRESS_WIDTH 24
  parameter \HACK_GPIO_WIDTH 16
  attribute \src "hack_soc.v:0.0-0.0"
  wire $0$formal$hack_soc.v:304$6_EN[0:0]$95
  attribute \src "hack_soc.v:306.5-335.8"
  wire $0$formal$hack_soc.v:315$8_CHECK[0:0]$58
  attribute \src "hack_soc.v:306.5-335.8"
  wire $0$formal$hack_soc.v:315$8_EN[0:0]$59
  attribute \src "hack_soc.v:306.5-335.8"
  wire $0$formal$hack_soc.v:317$9_CHECK[0:0]$60
  attribute \src "hack_soc.v:306.5-335.8"
  wire $0$formal$hack_soc.v:320$10_CHECK[0:0]$62
  attribute \src "hack_soc.v:306.5-335.8"
  wire $0$formal$hack_soc.v:324$11_CHECK[0:0]$64
  attribute \src "hack_soc.v:306.5-335.8"
  wire $0$formal$hack_soc.v:329$12_CHECK[0:0]$66
  attribute \src "hack_soc.v:306.5-335.8"
  wire $0$formal$hack_soc.v:329$12_EN[0:0]$67
  wire $and$hack_soc.v:0$68_Y
  wire $and$hack_soc.v:0$77_Y
  wire $and$hack_soc.v:0$82_Y
  wire $auto$opt_dff.cc:276:combine_resets$879
  wire $auto$rtlil.cc:2811:Anyseq$705
  wire $auto$rtlil.cc:2811:Anyseq$707
  wire $auto$rtlil.cc:2811:Anyseq$709
  wire $auto$rtlil.cc:2811:Anyseq$711
  wire $auto$rtlil.cc:2811:Anyseq$713
  wire $auto$rtlil.cc:2811:Anyseq$715
  wire $auto$rtlil.cc:2811:Anyseq$717
  attribute \src "hack_soc.v:244.6-247.7"
  wire width 32 $auto$wreduce.cc:454:run$697
  attribute \src "hack_soc.v:245.6-247.7"
  wire width 32 $auto$wreduce.cc:454:run$698
  attribute \src "hack_soc.v:246.6-247.7"
  wire width 32 $auto$wreduce.cc:454:run$699
  attribute \src "hack_soc.v:245.7-245.30"
  wire $eq$hack_soc.v:245$37_Y
  attribute \src "hack_soc.v:246.7-246.30"
  wire $eq$hack_soc.v:246$38_Y
  attribute \src "hack_soc.v:266.6-266.22"
  wire $eq$hack_soc.v:266$50_Y
  attribute \src "hack_soc.v:320.41-320.55"
  wire $eq$hack_soc.v:320$74_Y
  attribute \src "hack_soc.v:0.0-0.0"
  wire $formal$hack_soc.v:315$8_CHECK
  attribute \init 1'0
  attribute \src "hack_soc.v:0.0-0.0"
  wire $formal$hack_soc.v:315$8_EN
  attribute \src "hack_soc.v:0.0-0.0"
  wire $formal$hack_soc.v:317$9_CHECK
  attribute \src "hack_soc.v:0.0-0.0"
  wire $formal$hack_soc.v:320$10_CHECK
  attribute \init 1'0
  attribute \src "hack_soc.v:0.0-0.0"
  wire $formal$hack_soc.v:320$10_EN
  attribute \src "hack_soc.v:0.0-0.0"
  wire $formal$hack_soc.v:324$11_CHECK
  attribute \init 1'0
  attribute \src "hack_soc.v:0.0-0.0"
  wire $formal$hack_soc.v:324$11_EN
  attribute \src "hack_soc.v:0.0-0.0"
  wire $formal$hack_soc.v:329$12_CHECK
  attribute \init 1'0
  attribute \src "hack_soc.v:0.0-0.0"
  wire $formal$hack_soc.v:329$12_EN
  attribute \src "hack_soc.v:317.41-317.60"
  wire $le$hack_soc.v:317$72_Y
  attribute \src "hack_soc.v:212.22-212.46"
  wire $logic_and$hack_soc.v:212$22_Y
  attribute \src "hack_soc.v:212.22-212.58"
  wire $logic_and$hack_soc.v:212$23_Y
  attribute \src "hack_soc.v:213.27-213.48"
  wire $logic_and$hack_soc.v:213$26_Y
  attribute \src "hack_soc.v:227.15-227.53"
  wire $logic_and$hack_soc.v:227$32_Y
  attribute \src "hack_soc.v:227.15-227.65"
  wire $logic_and$hack_soc.v:227$33_Y
  attribute \src "hack_soc.v:255.6-255.42"
  wire $logic_and$hack_soc.v:255$48_Y
  attribute \src "hack_soc.v:266.6-266.37"
  wire $logic_and$hack_soc.v:266$51_Y
  attribute \src "hack_soc.v:309.6-309.11"
  wire $logic_and$hack_soc.v:309$71_Y
  attribute \src "hack_soc.v:323.7-323.40"
  wire $logic_and$hack_soc.v:323$76_Y
  attribute \src "hack_soc.v:323.44-323.49"
  wire $logic_and$hack_soc.v:323$80_Y
  attribute \src "hack_soc.v:323.7-323.59"
  wire $logic_and$hack_soc.v:323$81_Y
  attribute \src "hack_soc.v:324.36-324.41"
  wire $logic_and$hack_soc.v:324$85_Y
  attribute \src "hack_soc.v:0.0-0.0"
  wire $logic_not$hack_soc.v:0$70_Y
  attribute \src "hack_soc.v:0.0-0.0"
  wire $logic_not$hack_soc.v:0$78_Y
  attribute \src "hack_soc.v:0.0-0.0"
  wire $logic_not$hack_soc.v:0$83_Y
  attribute \src "hack_soc.v:211.78-211.94"
  wire $logic_not$hack_soc.v:211$16_Y
  attribute \src "hack_soc.v:211.98-211.114"
  wire $logic_not$hack_soc.v:211$18_Y
  attribute \src "hack_soc.v:212.22-212.33"
  wire $logic_not$hack_soc.v:212$20_Y
  attribute \src "hack_soc.v:212.37-212.46"
  wire $logic_not$hack_soc.v:212$21_Y
  attribute \src "hack_soc.v:213.27-213.36"
  wire $logic_not$hack_soc.v:213$25_Y
  attribute \src "hack_soc.v:211.21-211.65"
  wire $logic_or$hack_soc.v:211$14_Y
  attribute \src "hack_soc.v:211.21-211.74"
  wire $logic_or$hack_soc.v:211$15_Y
  attribute \src "hack_soc.v:211.21-211.94"
  wire $logic_or$hack_soc.v:211$17_Y
  attribute \src "hack_soc.v:243.20-243.42"
  wire $lt$hack_soc.v:243$35_Y
  attribute \src "hack_soc.v:244.7-244.29"
  wire $lt$hack_soc.v:244$36_Y
  attribute \src "hack_soc.v:211.45-211.64"
  wire $ne$hack_soc.v:211$13_Y
  attribute \src "hack_soc.v:0.0-0.0"
  wire $past$hack_soc.v:323$2$0
  wire $procmux$595_Y
  wire $procmux$599_Y
  wire $procmux$603_Y
  wire $procmux$607_Y
  attribute \src "hack_soc.v:228.24-228.47"
  wire width 2 $sub$hack_soc.v:228$34_Y
  attribute \src "hack_soc.v:5.8-5.11"
  wire input 1 \clk
  attribute \src "hack_soc.v:52.33-52.47"
  wire width 15 output 33 \debug_addressM
  attribute \src "hack_soc.v:54.30-54.40"
  wire width 16 output 35 \debug_gpio
  attribute \src "hack_soc.v:53.33-53.50"
  wire width 16 output 34 \debug_instruction
  attribute \src "hack_soc.v:51.33-51.41"
  wire width 15 output 32 \debug_pc
  attribute \init 1'0
  attribute \src "hack_soc.v:300.9-300.21"
  wire \f_past_valid
  attribute \src "hack_soc.v:41.35-41.39"
  wire width 16 output 26 \gpio
  attribute \src "hack_soc.v:82.30-82.43"
  wire width 15 \hack_addressM
  attribute \src "hack_soc.v:80.6-80.14"
  wire \hack_clk
  attribute \src "hack_soc.v:69.6-69.21"
  wire \hack_clk_strobe
  attribute \src "hack_soc.v:7.8-7.27"
  wire input 3 \hack_external_reset
  attribute \src "hack_soc.v:84.23-84.31"
  wire width 16 \hack_inM
  attribute \src "hack_soc.v:86.30-86.46"
  wire width 16 \hack_instruction
  attribute \src "hack_soc.v:85.23-85.32"
  wire width 16 \hack_outM
  attribute \src "hack_soc.v:87.30-87.37"
  wire width 15 \hack_pc
  attribute \src "hack_soc.v:81.6-81.16"
  wire \hack_reset
  attribute \src "hack_soc.v:88.6-88.22"
  wire \hack_rom_request
  attribute \src "hack_soc.v:66.11-66.27"
  wire width 2 \hack_wait_clocks
  attribute \src "hack_soc.v:83.6-83.17"
  wire \hack_writeM
  attribute \init 1'0
  attribute \src "hack_soc.v:301.6-301.26"
  wire \initial_reset_passed
  attribute \src "hack_soc.v:132.6-132.14"
  wire \ram_busy
  attribute \src "hack_soc.v:10.9-10.17"
  wire output 4 \ram_cs_n
  attribute \src "hack_soc.v:134.23-134.35"
  wire width 16 \ram_data_out
  attribute \src "hack_soc.v:133.6-133.21"
  wire \ram_initialized
  attribute \src "hack_soc.v:130.6-130.17"
  wire \ram_request
  attribute \src "hack_soc.v:11.9-11.16"
  wire output 5 \ram_sck
  attribute \src "hack_soc.v:14.8-14.18"
  wire input 7 \ram_sio0_i
  attribute \src "hack_soc.v:19.9-19.19"
  wire output 11 \ram_sio0_o
  attribute \src "hack_soc.v:15.8-15.18"
  wire input 8 \ram_sio1_i
  attribute \src "hack_soc.v:20.9-20.19"
  wire output 12 \ram_sio1_o
  attribute \src "hack_soc.v:16.8-16.18"
  wire input 9 \ram_sio2_i
  attribute \src "hack_soc.v:21.9-21.19"
  wire output 13 \ram_sio2_o
  attribute \src "hack_soc.v:17.8-17.18"
  wire input 10 \ram_sio3_i
  attribute \src "hack_soc.v:22.9-22.19"
  wire output 14 \ram_sio3_o
  attribute \src "hack_soc.v:12.9-12.19"
  wire output 6 \ram_sio_oe
  attribute \src "hack_soc.v:6.8-6.13"
  wire input 2 \reset
  attribute \src "hack_soc.v:169.30-169.41"
  wire width 15 \rom_address
  attribute \src "hack_soc.v:171.6-171.14"
  wire \rom_busy
  attribute \src "hack_soc.v:26.9-26.17"
  wire output 15 \rom_cs_n
  attribute \src "hack_soc.v:172.6-172.21"
  wire \rom_initialized
  attribute \src "hack_soc.v:47.9-47.23"
  wire output 30 \rom_loader_ack
  attribute \src "hack_soc.v:46.32-46.47"
  wire width 16 input 29 \rom_loader_data
  attribute \src "hack_soc.v:45.8-45.23"
  wire input 28 \rom_loader_load
  attribute \src "hack_soc.v:48.9-48.33"
  wire output 31 \rom_loader_load_received
  attribute \src "hack_soc.v:109.30-109.55"
  wire width 15 \rom_loader_output_address
  attribute \src "hack_soc.v:108.30-108.52"
  wire width 16 \rom_loader_output_data
  attribute \src "hack_soc.v:107.6-107.24"
  wire \rom_loader_request
  attribute \src "hack_soc.v:44.8-44.24"
  wire input 27 \rom_loader_reset
  attribute \src "hack_soc.v:67.6-67.25"
  wire \rom_loading_process
  attribute \src "hack_soc.v:168.6-168.17"
  wire \rom_request
  attribute \src "hack_soc.v:27.9-27.16"
  wire output 16 \rom_sck
  attribute \src "hack_soc.v:30.8-30.18"
  wire input 18 \rom_sio0_i
  attribute \src "hack_soc.v:35.9-35.19"
  wire output 22 \rom_sio0_o
  attribute \src "hack_soc.v:31.8-31.18"
  wire input 19 \rom_sio1_i
  attribute \src "hack_soc.v:36.9-36.19"
  wire output 23 \rom_sio1_o
  attribute \src "hack_soc.v:32.8-32.18"
  wire input 20 \rom_sio2_i
  attribute \src "hack_soc.v:37.9-37.19"
  wire output 24 \rom_sio2_o
  attribute \src "hack_soc.v:33.8-33.18"
  wire input 21 \rom_sio3_i
  attribute \src "hack_soc.v:38.9-38.19"
  wire output 25 \rom_sio3_o
  attribute \src "hack_soc.v:28.9-28.19"
  wire output 17 \rom_sio_oe
  attribute \src "hack_soc.v:173.6-173.22"
  wire \rom_write_enable
  attribute \src "hack_soc.v:304.12-304.26"
  cell $assume $assume$hack_soc.v:304$90
    connect \A \reset
    connect \EN $0$formal$hack_soc.v:304$6_EN[0:0]$95
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$880
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \hack_external_reset \reset }
    connect \Y $auto$opt_dff.cc:276:combine_resets$879
  end
  attribute \src "hack_soc.v:306.5-335.8"
  cell $sdff $auto$opt_dff.cc:702:run$887
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$603_Y
    connect \Q $formal$hack_soc.v:324$11_EN
    connect \SRST \initial_reset_passed
  end
  attribute \src "hack_soc.v:306.5-335.8"
  cell $sdff $auto$opt_dff.cc:702:run$888
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$595_Y
    connect \Q $formal$hack_soc.v:320$10_EN
    connect \SRST \initial_reset_passed
  end
  attribute \src "hack_soc.v:220.1-232.4"
  cell $sdffe $auto$opt_dff.cc:764:run$882
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'10
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $sub$hack_soc.v:228$34_Y
    connect \EN $logic_and$hack_soc.v:227$33_Y
    connect \Q \hack_wait_clocks
    connect \SRST $auto$opt_dff.cc:276:combine_resets$879
  end
  attribute \src "hack_soc.v:251.1-259.4"
  cell $sdffe $auto$opt_dff.cc:764:run$884
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \hack_clk
    connect \D \hack_outM
    connect \EN $logic_and$hack_soc.v:255$48_Y
    connect \Q \gpio
    connect \SRST \hack_reset
  end
  attribute \src "hack_soc.v:262.1-271.4"
  cell $sdffe $auto$opt_dff.cc:764:run$886
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \hack_clk
    connect \D \hack_outM
    connect \EN $logic_and$hack_soc.v:266$51_Y
    connect \Q \debug_gpio
    connect \SRST \hack_reset
  end
  attribute \src "hack_soc.v:306.5-335.8"
  cell $dffe $auto$opt_dff.cc:764:run$889
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN $logic_and$hack_soc.v:309$71_Y
    connect \Q \initial_reset_passed
  end
  cell $anyseq $auto$setundef.cc:501:execute$704
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$705
  end
  cell $anyseq $auto$setundef.cc:501:execute$706
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$707
  end
  cell $anyseq $auto$setundef.cc:501:execute$708
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$709
  end
  cell $anyseq $auto$setundef.cc:501:execute$710
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$711
  end
  cell $anyseq $auto$setundef.cc:501:execute$712
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$713
  end
  cell $anyseq $auto$setundef.cc:501:execute$714
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$715
  end
  cell $anyseq $auto$setundef.cc:501:execute$716
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$717
  end
  attribute \src "hack_soc.v:245.7-245.30"
  cell $eq $eq$hack_soc.v:245$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_SIGNED 0
    parameter \B_WIDTH 15
    parameter \Y_WIDTH 1
    connect \A \hack_addressM
    connect \B 15'110000000000000
    connect \Y $eq$hack_soc.v:245$37_Y
  end
  attribute \src "hack_soc.v:246.7-246.30"
  cell $eq $eq$hack_soc.v:246$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_SIGNED 0
    parameter \B_WIDTH 15
    parameter \Y_WIDTH 1
    connect \A \hack_addressM
    connect \B 15'110000000000001
    connect \Y $eq$hack_soc.v:246$38_Y
  end
  attribute \src "hack_soc.v:266.6-266.22"
  cell $eq $eq$hack_soc.v:266$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hack_addressM
    connect \B 1'1
    connect \Y $eq$hack_soc.v:266$50_Y
  end
  attribute \src "hack_soc.v:320.41-320.55"
  cell $not $eq$hack_soc.v:320$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ram_request
    connect \Y $eq$hack_soc.v:320$74_Y
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc.v:0.0-0.0"
  cell $initstate $initstate$7
    connect \Y $0$formal$hack_soc.v:304$6_EN[0:0]$95
  end
  attribute \src "hack_soc.v:317.41-317.60"
  cell $le $le$hack_soc.v:317$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \hack_wait_clocks
    connect \B 2'10
    connect \Y $le$hack_soc.v:317$72_Y
  end
  attribute \src "hack_soc.v:212.22-212.46"
  cell $logic_and $logic_and$hack_soc.v:212$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hack_soc.v:212$20_Y
    connect \B $logic_not$hack_soc.v:212$21_Y
    connect \Y $logic_and$hack_soc.v:212$22_Y
  end
  attribute \src "hack_soc.v:212.22-212.58"
  cell $logic_and $logic_and$hack_soc.v:212$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hack_soc.v:212$22_Y
    connect \B \hack_clk
    connect \Y $logic_and$hack_soc.v:212$23_Y
  end
  attribute \src "hack_soc.v:212.22-212.77"
  cell $logic_and $logic_and$hack_soc.v:212$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hack_soc.v:212$23_Y
    connect \B \hack_clk_strobe
    connect \Y \ram_request
  end
  attribute \src "hack_soc.v:213.27-213.48"
  cell $logic_and $logic_and$hack_soc.v:213$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hack_soc.v:213$25_Y
    connect \B \hack_clk
    connect \Y $logic_and$hack_soc.v:213$26_Y
  end
  attribute \src "hack_soc.v:213.27-213.67"
  cell $logic_and $logic_and$hack_soc.v:213$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hack_soc.v:213$26_Y
    connect \B \hack_clk_strobe
    connect \Y \hack_rom_request
  end
  attribute \src "hack_soc.v:227.15-227.53"
  cell $logic_and $logic_and$hack_soc.v:227$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hack_soc.v:211$13_Y
    connect \B \hack_clk_strobe
    connect \Y $logic_and$hack_soc.v:227$32_Y
  end
  attribute \src "hack_soc.v:227.15-227.65"
  cell $logic_and $logic_and$hack_soc.v:227$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hack_soc.v:227$32_Y
    connect \B \hack_clk
    connect \Y $logic_and$hack_soc.v:227$33_Y
  end
  attribute \src "hack_soc.v:255.6-255.42"
  cell $logic_and $logic_and$hack_soc.v:255$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hack_soc.v:246$38_Y
    connect \B \hack_writeM
    connect \Y $logic_and$hack_soc.v:255$48_Y
  end
  attribute \src "hack_soc.v:266.6-266.37"
  cell $logic_and $logic_and$hack_soc.v:266$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hack_soc.v:266$50_Y
    connect \B \hack_writeM
    connect \Y $logic_and$hack_soc.v:266$51_Y
  end
  attribute \src "hack_soc.v:309.6-309.11"
  cell $logic_and $logic_and$hack_soc.v:309$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hack_soc.v:0$68_Y }
    connect \B $logic_not$hack_soc.v:0$70_Y
    connect \Y $logic_and$hack_soc.v:309$71_Y
  end
  attribute \src "hack_soc.v:323.7-323.40"
  cell $logic_and $logic_and$hack_soc.v:323$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hack_soc.v:323$2$0
    connect \B $logic_not$hack_soc.v:212$20_Y
    connect \Y $logic_and$hack_soc.v:323$76_Y
  end
  attribute \src "hack_soc.v:323.44-323.49"
  cell $logic_and $logic_and$hack_soc.v:323$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$hack_soc.v:0$78_Y
    connect \B { 31'0000000000000000000000000000000 \hack_clk }
    connect \Y $logic_and$hack_soc.v:323$80_Y
  end
  attribute \src "hack_soc.v:323.7-323.59"
  cell $logic_and $logic_and$hack_soc.v:323$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hack_soc.v:323$76_Y
    connect \B $logic_and$hack_soc.v:323$80_Y
    connect \Y $logic_and$hack_soc.v:323$81_Y
  end
  attribute \src "hack_soc.v:324.36-324.41"
  cell $logic_and $logic_and$hack_soc.v:324$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$hack_soc.v:0$83_Y
    connect \B { 31'0000000000000000000000000000000 \ram_sck }
    connect \Y $logic_and$hack_soc.v:324$85_Y
  end
  attribute \src "hack_soc.v:0.0-0.0"
  cell $logic_not $logic_not$hack_soc.v:0$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \reset }
    connect \Y $logic_not$hack_soc.v:0$70_Y
  end
  attribute \src "hack_soc.v:0.0-0.0"
  cell $logic_not $logic_not$hack_soc.v:0$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hack_soc.v:0$77_Y }
    connect \Y $logic_not$hack_soc.v:0$78_Y
  end
  attribute \src "hack_soc.v:0.0-0.0"
  cell $logic_not $logic_not$hack_soc.v:0$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hack_soc.v:0$82_Y }
    connect \Y $logic_not$hack_soc.v:0$83_Y
  end
  attribute \src "hack_soc.v:211.78-211.94"
  cell $logic_not $logic_not$hack_soc.v:211$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ram_initialized
    connect \Y $logic_not$hack_soc.v:211$16_Y
  end
  attribute \src "hack_soc.v:211.98-211.114"
  cell $logic_not $logic_not$hack_soc.v:211$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_initialized
    connect \Y $logic_not$hack_soc.v:211$18_Y
  end
  attribute \src "hack_soc.v:212.22-212.33"
  cell $logic_not $logic_not$hack_soc.v:212$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hack_reset
    connect \Y $logic_not$hack_soc.v:212$20_Y
  end
  attribute \src "hack_soc.v:212.37-212.46"
  cell $logic_not $logic_not$hack_soc.v:212$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ram_busy
    connect \Y $logic_not$hack_soc.v:212$21_Y
  end
  attribute \src "hack_soc.v:213.27-213.36"
  cell $logic_not $logic_not$hack_soc.v:213$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_busy
    connect \Y $logic_not$hack_soc.v:213$25_Y
  end
  attribute \src "hack_soc.v:211.21-211.65"
  cell $logic_or $logic_or$hack_soc.v:211$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hack_external_reset
    connect \B $ne$hack_soc.v:211$13_Y
    connect \Y $logic_or$hack_soc.v:211$14_Y
  end
  attribute \src "hack_soc.v:211.21-211.74"
  cell $logic_or $logic_or$hack_soc.v:211$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hack_soc.v:211$14_Y
    connect \B \reset
    connect \Y $logic_or$hack_soc.v:211$15_Y
  end
  attribute \src "hack_soc.v:211.21-211.94"
  cell $logic_or $logic_or$hack_soc.v:211$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hack_soc.v:211$15_Y
    connect \B $logic_not$hack_soc.v:211$16_Y
    connect \Y $logic_or$hack_soc.v:211$17_Y
  end
  attribute \src "hack_soc.v:211.21-211.114"
  cell $logic_or $logic_or$hack_soc.v:211$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hack_soc.v:211$17_Y
    connect \B $logic_not$hack_soc.v:211$18_Y
    connect \Y \hack_reset
  end
  attribute \src "hack_soc.v:243.20-243.42"
  cell $lt $lt$hack_soc.v:243$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_SIGNED 0
    parameter \B_WIDTH 15
    parameter \Y_WIDTH 1
    connect \A \hack_addressM
    connect \B 15'100000000000000
    connect \Y $lt$hack_soc.v:243$35_Y
  end
  attribute \src "hack_soc.v:244.7-244.29"
  cell $lt $lt$hack_soc.v:244$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_SIGNED 0
    parameter \B_WIDTH 15
    parameter \Y_WIDTH 1
    connect \A \hack_addressM
    connect \B 15'110000000000000
    connect \Y $lt$hack_soc.v:244$36_Y
  end
  attribute \src "hack_soc.v:211.45-211.64"
  cell $reduce_bool $ne$hack_soc.v:211$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \hack_wait_clocks
    connect \Y $ne$hack_soc.v:211$13_Y
  end
  attribute \src "hack_soc.v:306.5-335.8"
  cell $dff $procdff$658
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \Q \f_past_valid
  end
  attribute \src "hack_soc.v:306.5-335.8"
  cell $dff $procdff$660
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \reset
    connect \Q $and$hack_soc.v:0$68_Y
  end
  attribute \src "hack_soc.v:306.5-335.8"
  cell $dff $procdff$661
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \ram_request
    connect \Q $past$hack_soc.v:323$2$0
  end
  attribute \src "hack_soc.v:306.5-335.8"
  cell $dff $procdff$662
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \hack_clk
    connect \Q $and$hack_soc.v:0$77_Y
  end
  attribute \src "hack_soc.v:306.5-335.8"
  cell $dff $procdff$663
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \ram_sck
    connect \Q $and$hack_soc.v:0$82_Y
  end
  attribute \src "hack_soc.v:306.5-335.8"
  cell $dff $procdff$665
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$hack_soc.v:315$8_CHECK[0:0]$58
    connect \Q $formal$hack_soc.v:315$8_CHECK
  end
  attribute \src "hack_soc.v:306.5-335.8"
  cell $dff $procdff$666
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$hack_soc.v:315$8_EN[0:0]$59
    connect \Q $formal$hack_soc.v:315$8_EN
  end
  attribute \src "hack_soc.v:306.5-335.8"
  cell $dff $procdff$667
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$hack_soc.v:317$9_CHECK[0:0]$60
    connect \Q $formal$hack_soc.v:317$9_CHECK
  end
  attribute \src "hack_soc.v:306.5-335.8"
  cell $dff $procdff$669
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$hack_soc.v:320$10_CHECK[0:0]$62
    connect \Q $formal$hack_soc.v:320$10_CHECK
  end
  attribute \src "hack_soc.v:306.5-335.8"
  cell $dff $procdff$671
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$hack_soc.v:324$11_CHECK[0:0]$64
    connect \Q $formal$hack_soc.v:324$11_CHECK
  end
  attribute \src "hack_soc.v:306.5-335.8"
  cell $dff $procdff$673
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$hack_soc.v:329$12_CHECK[0:0]$66
    connect \Q $formal$hack_soc.v:329$12_CHECK
  end
  attribute \src "hack_soc.v:306.5-335.8"
  cell $dff $procdff$674
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$hack_soc.v:329$12_EN[0:0]$67
    connect \Q $formal$hack_soc.v:329$12_EN
  end
  attribute \src "hack_soc.v:313.6-313.26|hack_soc.v:313.3-326.6"
  cell $mux $procmux$587
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \initial_reset_passed
    connect \Y $0$formal$hack_soc.v:315$8_EN[0:0]$59
  end
  attribute \src "hack_soc.v:313.6-313.26|hack_soc.v:313.3-326.6"
  cell $mux $procmux$589
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$705
    connect \B \ram_initialized
    connect \S \initial_reset_passed
    connect \Y $0$formal$hack_soc.v:315$8_CHECK[0:0]$58
  end
  attribute \src "hack_soc.v:313.6-313.26|hack_soc.v:313.3-326.6"
  cell $mux $procmux$593
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$707
    connect \B $le$hack_soc.v:317$72_Y
    connect \S \initial_reset_passed
    connect \Y $0$formal$hack_soc.v:317$9_CHECK[0:0]$60
  end
  attribute \src "hack_soc.v:319.7-319.23|hack_soc.v:319.4-321.7"
  cell $mux $procmux$595
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \ram_initialized
    connect \Y $procmux$595_Y
  end
  attribute \src "hack_soc.v:319.7-319.23|hack_soc.v:319.4-321.7"
  cell $mux $procmux$599
    parameter \WIDTH 1
    connect \A $eq$hack_soc.v:320$74_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$709
    connect \S \ram_initialized
    connect \Y $procmux$599_Y
  end
  attribute \src "hack_soc.v:313.6-313.26|hack_soc.v:313.3-326.6"
  cell $mux $procmux$601
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$711
    connect \B $procmux$599_Y
    connect \S \initial_reset_passed
    connect \Y $0$formal$hack_soc.v:320$10_CHECK[0:0]$62
  end
  attribute \src "hack_soc.v:323.7-323.59|hack_soc.v:323.4-325.7"
  cell $mux $procmux$603
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hack_soc.v:323$81_Y
    connect \Y $procmux$603_Y
  end
  attribute \src "hack_soc.v:323.7-323.59|hack_soc.v:323.4-325.7"
  cell $mux $procmux$607
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$713
    connect \B $logic_and$hack_soc.v:324$85_Y
    connect \S $logic_and$hack_soc.v:323$81_Y
    connect \Y $procmux$607_Y
  end
  attribute \src "hack_soc.v:313.6-313.26|hack_soc.v:313.3-326.6"
  cell $mux $procmux$609
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$715
    connect \B $procmux$607_Y
    connect \S \initial_reset_passed
    connect \Y $0$formal$hack_soc.v:324$11_CHECK[0:0]$64
  end
  attribute \src "hack_soc.v:328.6-328.18|hack_soc.v:328.3-330.6"
  cell $mux $procmux$611
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$hack_soc.v:329$12_EN[0:0]$67
  end
  attribute \src "hack_soc.v:328.6-328.18|hack_soc.v:328.3-330.6"
  cell $mux $procmux$613
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$717
    connect \B $logic_and$hack_soc.v:323$80_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hack_soc.v:329$12_CHECK[0:0]$66
  end
  attribute \src "hack_soc.v:228.24-228.47"
  cell $sub $sub$hack_soc.v:228$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \hack_wait_clocks
    connect \B 1'1
    connect \Y $sub$hack_soc.v:228$34_Y
  end
  attribute \src "hack_soc.v:214.22-214.81"
  cell $mux $ternary$hack_soc.v:214$28
    parameter \WIDTH 1
    connect \A \hack_rom_request
    connect \B \rom_loader_request
    connect \S \rom_loader_load
    connect \Y \rom_request
  end
  attribute \src "hack_soc.v:215.22-215.79"
  cell $mux $ternary$hack_soc.v:215$29
    parameter \WIDTH 15
    connect \A \hack_pc
    connect \B \rom_loader_output_address
    connect \S \rom_loader_load
    connect \Y \rom_address
  end
  attribute \src "hack_soc.v:243.19-247.7"
  cell $mux $ternary$hack_soc.v:243$45
    parameter \WIDTH 16
    connect \A $auto$wreduce.cc:454:run$697 [15:0]
    connect \B \ram_data_out
    connect \S $lt$hack_soc.v:243$35_Y
    connect \Y \hack_inM
  end
  attribute \src "hack_soc.v:244.6-247.7"
  cell $mux $ternary$hack_soc.v:244$43
    parameter \WIDTH 16
    connect \A $auto$wreduce.cc:454:run$698 [15:0]
    connect \B \ram_data_out
    connect \S $lt$hack_soc.v:244$36_Y
    connect \Y $auto$wreduce.cc:454:run$697 [15:0]
  end
  attribute \src "hack_soc.v:245.6-247.7"
  cell $mux $ternary$hack_soc.v:245$41
    parameter \WIDTH 16
    connect \A $auto$wreduce.cc:454:run$699 [15:0]
    connect \B 16'0000000000000000
    connect \S $eq$hack_soc.v:245$37_Y
    connect \Y $auto$wreduce.cc:454:run$698 [15:0]
  end
  attribute \src "hack_soc.v:246.6-247.7"
  cell $mux $ternary$hack_soc.v:246$40
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B \gpio
    connect \S $eq$hack_soc.v:246$38_Y
    connect \Y $auto$wreduce.cc:454:run$699 [15:0]
  end
  attribute \src "hack_soc.v:324.5-324.51"
  cell $assert \ASSERT_RAM_CLK_SYNCHRO
    connect \A $formal$hack_soc.v:324$11_CHECK
    connect \EN $formal$hack_soc.v:324$11_EN
  end
  attribute \src "hack_soc.v:320.5-320.56"
  cell $assert \ASSERT_RAM_REQUESTS_ON_INIT
    connect \A $formal$hack_soc.v:320$10_CHECK
    connect \EN $formal$hack_soc.v:320$10_EN
  end
  attribute \src "hack_soc.v:317.4-317.61"
  cell $assert \ASSERT_WAIT_CLOCK_BOUNDARIES
    connect \A $formal$hack_soc.v:317$9_CHECK
    connect \EN $formal$hack_soc.v:315$8_EN
  end
  attribute \src "hack_soc.v:329.4-329.50"
  cell $cover \COVER_HACK_CLOCK_START
    connect \A $formal$hack_soc.v:329$12_CHECK
    connect \EN $formal$hack_soc.v:329$12_EN
  end
  attribute \src "hack_soc.v:315.4-315.42"
  cell $cover \COVER_RAM_INIT
    connect \A $formal$hack_soc.v:315$8_CHECK
    connect \EN $formal$hack_soc.v:315$8_EN
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc.v:89.10-98.4"
  cell \hack_cpu \cpu
    connect \addressM \hack_addressM
    connect \clk \hack_clk
    connect \inM \hack_inM
    connect \instruction \hack_instruction
    connect \outM \hack_outM
    connect \pc \hack_pc
    connect \reset \hack_reset
    connect \writeM \hack_writeM
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc.v:72.12-77.2"
  cell \hack_clock \hack_clock_0
    connect \clk \clk
    connect \hack_clk \hack_clk
    connect \reset \reset
    connect \strobe \hack_clk_strobe
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc.v:136.3-164.4"
  cell $paramod\spi_sram_encoder\WORD_WIDTH=16\ADDRESS_WIDTH=15 \ram_encoder_0
    connect \address \hack_addressM
    connect \busy \ram_busy
    connect \clk \clk
    connect \data_in \ram_data_out
    connect \data_out \hack_outM
    connect \initialized \ram_initialized
    connect \request \ram_request
    connect \reset \reset
    connect \sram_cs_n \ram_cs_n
    connect \sram_sck \ram_sck
    connect \sram_sio0_i \ram_sio0_i
    connect \sram_sio0_o \ram_sio0_o
    connect \sram_sio1_i \ram_sio1_i
    connect \sram_sio1_o \ram_sio1_o
    connect \sram_sio2_i \ram_sio2_i
    connect \sram_sio2_o \ram_sio2_o
    connect \sram_sio3_i \ram_sio3_i
    connect \sram_sio3_o \ram_sio3_o
    connect \sram_sio_oe \ram_sio_oe
    connect \write_enable \hack_writeM
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc.v:176.3-204.4"
  cell $paramod\spi_sram_encoder\WORD_WIDTH=16\ADDRESS_WIDTH=15 \rom_encoder_0
    connect \address \rom_address
    connect \busy \rom_busy
    connect \clk \clk
    connect \data_in \hack_instruction
    connect \data_out \rom_loader_output_data
    connect \initialized \rom_initialized
    connect \request \rom_request
    connect \reset \reset
    connect \sram_cs_n \rom_cs_n
    connect \sram_sck \rom_sck
    connect \sram_sio0_i \rom_sio0_i
    connect \sram_sio0_o \rom_sio0_o
    connect \sram_sio1_i \rom_sio1_i
    connect \sram_sio1_o \rom_sio1_o
    connect \sram_sio2_i \rom_sio2_i
    connect \sram_sio2_o \rom_sio2_o
    connect \sram_sio3_i \rom_sio3_i
    connect \sram_sio3_o \rom_sio3_o
    connect \sram_sio_oe \rom_sio_oe
    connect \write_enable \rom_loader_load
  end
  attribute \module_not_derived 1
  attribute \src "hack_soc.v:111.2-125.2"
  cell $paramod\rom_stream_loader\DATA_WIDTH=16\ADDRESS_WIDTH=15 \rom_loader
    connect \ack \rom_loader_ack
    connect \clk \clk
    connect \input_data \rom_loader_data
    connect \load \rom_loader_load
    connect \load_recevied \rom_loader_load_received
    connect \output_address \rom_loader_output_address
    connect \output_data \rom_loader_output_data
    connect \reset \rom_loader_reset
    connect \rom_busy \rom_busy
    connect \rom_initialized \rom_initialized
    connect \rom_request \rom_loader_request
  end
  connect $auto$wreduce.cc:454:run$697 [31:16] 16'0000000000000000
  connect $auto$wreduce.cc:454:run$698 [31:16] 16'0000000000000000
  connect $auto$wreduce.cc:454:run$699 [31:16] 16'0000000000000000
  connect \debug_addressM \hack_addressM
  connect \debug_instruction \hack_instruction
  connect \debug_pc \hack_pc
  connect \rom_loading_process \rom_loader_load
  connect \rom_write_enable \rom_loader_load
end
