<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="F"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="PA4MGL2500_N" family="IGLOO2" package="vf256"/><componentInstances/><component name="desgin_0::work"/><component name="mipi_csi2_rxdecoder_C0::work"/><component name="FCCC_C0::work"/><component name="OSC_C0::work"/><component name="LVDS_RX_7_1_C0::work"/><SmartGen version="8.0"/></workspace>