;redcode
;assert 1
	SPL 0, <708
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 102, 0
	CMP -207, <-126
	MOV <3, @103
	SUB @127, 106
	SUB @127, 106
	SUB 1, 20
	ADD 210, 30
	ADD 270, 60
	SUB -7, <-20
	SLT 20, @18
	SLT 20, @18
	ADD 210, 30
	ADD <0, @2
	JMP @102, -101
	JMN @12, #209
	SUB #110, @590
	MOV -7, <-20
	SPL 12, #10
	ADD 210, 30
	SPL 12, #10
	SPL 12, #10
	SUB @121, 106
	SUB @121, 106
	MOV -1, <-20
	SUB 901, 20
	SUB 901, 20
	SLT 20, @12
	SLT 20, @12
	SUB #-10, @-10
	ADD #12, @209
	SUB #12, @209
	SUB <0, @2
	SUB @121, 106
	SPL 2, -1
	SUB @121, 106
	DAT <270, #1
	MOV 20, @12
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-126
	ADD #270, <1
	CMP -207, <-126
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
