#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 27 12:01:06 2020
# Process ID: 50073
# Current directory: /home/dalila/HLStools/vivado/ready/Chebyshev/proj/sol/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/chebyshev_openmp/xsim_script.tcl}
# Log file: /home/dalila/HLStools/vivado/ready/Chebyshev/proj/sol/sim/verilog/xsim.log
# Journal file: /home/dalila/HLStools/vivado/ready/Chebyshev/proj/sol/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/chebyshev_openmp/xsim_script.tcl
# xsim {chebyshev_openmp} -autoloadwcfg -tclbatch {chebyshev_openmp.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source chebyshev_openmp.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "302165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 302205 ns : File "/home/dalila/HLStools/vivado/ready/Chebyshev/proj/sol/sim/verilog/chebyshev_openmp.autotb.v" Line 308
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 27 12:01:15 2020...
