{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762477789078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762477789079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  7 08:09:48 2025 " "Processing started: Fri Nov  7 08:09:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762477789079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1762477789079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Question2 -c Question2 " "Command: quartus_sta Question2 -c Question2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1762477789079 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1762477789100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1762477789452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1762477789452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477789489 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477789489 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_t0j3 " "Entity altpll_t0j3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762477789995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762477789995 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762477789995 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o9k1 " "Entity dcfifo_o9k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762477789995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762477789995 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762477789995 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q9k1 " "Entity dcfifo_q9k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762477789995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762477789995 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762477789995 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1762477789995 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1762477790068 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1762477790115 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1762477790224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1762477790226 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" 0 0 "Timing Analyzer" 0 0 1762477790226 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "Timing Analyzer" 0 0 1762477790381 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/Question2.sdc " "Reading SDC File: '../sdc/Question2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1762477790414 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_PLL50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762477790415 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762477790415 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477790415 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1762477790415 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1762477790415 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1762477790415 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1762477790415 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1762477790415 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1762477790415 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Question2.sdc 29 HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|rSysError\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at Question2.sdc(29): HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|rSysError\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/hextex/Documents/GitHub/DDCamp/Contest_2/sdc/Question2.sdc" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_2/sdc/Question2.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1762477790416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Question2.sdc 29 Argument <to> is not an object ID " "Ignored set_false_path at Question2.sdc(29): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \{HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|rSysError\[0\]\} " "set_false_path -from * -to \{HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|rSysError\[0\]\}" {  } { { "/home/hextex/Documents/GitHub/DDCamp/Contest_2/sdc/Question2.sdc" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_2/sdc/Question2.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762477790416 ""}  } { { "/home/hextex/Documents/GitHub/DDCamp/Contest_2/sdc/Question2.sdc" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_2/sdc/Question2.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1762477790416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477790466 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1762477790466 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762477790468 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762477790468 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762477790468 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762477790468 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1762477790468 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1762477790469 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762477790484 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1762477790548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.201 " "Worst-case setup slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.201               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.323               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.526               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.784               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869               0.000 DDR3_CK_p\[0\]  " "    0.869               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.054               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.330               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    1.330               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    1.405               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.416               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.416               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.150               0.000 DDR3_CLK_50  " "   18.150               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.101               0.000 Clk50  " "   19.101               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477790574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.030 " "Worst-case hold slack is 0.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.030               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.061               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.272               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.293               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.354               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 Clk50  " "    0.361               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.555               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    0.649               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    0.834               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 DDR3_CK_p\[0\]  " "    0.961               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.322               0.000 DDR3_CLK_50  " "    1.322               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477790599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.096 " "Worst-case recovery slack is 1.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.096               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    1.096               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.385               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    4.385               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.638               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.638               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.760               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.760               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477790610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.602 " "Worst-case removal slack is 0.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.602               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.981               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.981               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.137               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.483               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    1.483               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477790619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.033 " "Worst-case minimum pulse width slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_n\[0\]  " "    0.033               0.000 DDR3_CK_n\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_p\[0\]  " "    0.033               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_IN  " "    0.033               0.000 DDR3_DQS_p\[0\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_IN  " "    0.033               0.000 DDR3_DQS_p\[1\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.865               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.111               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.182               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.182               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.035               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    3.035               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.067               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    3.067               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.652               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.652               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.457               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.457               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.672               0.000 Clk50  " "    9.672               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.694               0.000 DDR3_CLK_50  " "    9.694               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477790623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477790623 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 66 synchronizer chains. " "Report Metastability: Found 66 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477790672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477790672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 66 " "Number of Synchronizer Chains Found: 66" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477790672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477790672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.121 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.121" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477790672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.891 ns " "Worst Case Available Settling Time: 9.891 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477790672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477790672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477790672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477790672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477790672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477790672 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477790672 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" 0 0 "Timing Analyzer" 0 0 1762477790751 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "Timing Analyzer" 0 0 1762477790904 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.201 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.201" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791286 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477791286 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.030 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.030" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791317 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477791317 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.096 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.096" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791336 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477791336 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.981 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.981" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477791351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477791351 ""}
{ "Info" "0" "" "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "Timing Analyzer" 0 0 1762477791365 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1762477791365 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 85C Model)               \|  1.131  1.223" {  } {  } 0 0 "Address Command (Slow 1200mV 85C Model)               \|  1.131  1.223" 0 0 "Timing Analyzer" 0 0 1762477791365 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1200mV 85C Model)           \|  8.783     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1200mV 85C Model)           \|  8.783     --" 0 0 "Timing Analyzer" 0 0 1762477791365 ""}
{ "Info" "0" "" "Core (Slow 1200mV 85C Model)                          \|  0.201   0.03" {  } {  } 0 0 "Core (Slow 1200mV 85C Model)                          \|  0.201   0.03" 0 0 "Timing Analyzer" 0 0 1762477791365 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1200mV 85C Model)         \|  1.096  0.981" {  } {  } 0 0 "Core Recovery/Removal (Slow 1200mV 85C Model)         \|  1.096  0.981" 0 0 "Timing Analyzer" 0 0 1762477791365 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.632  1.658" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.632  1.658" 0 0 "Timing Analyzer" 0 0 1762477791365 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 85C Model)                  \|  0.132  0.132" {  } {  } 0 0 "Read Capture (Slow 1200mV 85C Model)                  \|  0.132  0.132" 0 0 "Timing Analyzer" 0 0 1762477791365 ""}
{ "Info" "0" "" "Write (Slow 1200mV 85C Model)                         \|    0.0    0.0" {  } {  } 0 0 "Write (Slow 1200mV 85C Model)                         \|    0.0    0.0" 0 0 "Timing Analyzer" 0 0 1762477791365 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762477791429 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762477791468 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1762477791468 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762477792562 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477792815 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1762477792815 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762477792816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762477792816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762477792816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762477792816 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1762477792816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.373 " "Worst-case setup slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.373               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.589               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.843               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 DDR3_CK_p\[0\]  " "    0.865               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.950               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.950               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.163               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.163               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.486               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    1.486               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.550               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    1.550               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.727               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.727               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.319               0.000 DDR3_CLK_50  " "   18.319               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.177               0.000 Clk50  " "   19.177               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477792918 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762477792954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.005 " "Worst-case hold slack is -0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.009 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "   -0.005              -0.009 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.005               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.250               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.259               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.277               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 Clk50  " "    0.335               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.429               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    0.559               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    0.788               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 DDR3_CK_p\[0\]  " "    0.911               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.230               0.000 DDR3_CLK_50  " "    1.230               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477792962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.776 " "Worst-case recovery slack is 1.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.776               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    1.776               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.634               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    4.634               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.812               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.812               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.909               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.909               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477792978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.524 " "Worst-case removal slack is 0.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.524               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.870               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.870               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.973               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.973               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.274               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    1.274               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477792993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477792993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.033 " "Worst-case minimum pulse width slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_n\[0\]  " "    0.033               0.000 DDR3_CK_n\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_p\[0\]  " "    0.033               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_IN  " "    0.033               0.000 DDR3_DQS_p\[0\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_IN  " "    0.033               0.000 DDR3_DQS_p\[1\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.865               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.111               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.162               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.162               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.027               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    3.027               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.037               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    3.037               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.673               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.673               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.388               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.388               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.681               0.000 DDR3_CLK_50  " "    9.681               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.689               0.000 Clk50  " "    9.689               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477793003 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 66 synchronizer chains. " "Report Metastability: Found 66 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477793049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477793049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 66 " "Number of Synchronizer Chains Found: 66" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477793049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477793049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.121 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.121" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477793049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.125 ns " "Worst Case Available Settling Time: 10.125 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477793049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477793049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477793049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477793049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477793049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477793049 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477793049 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" 0 0 "Timing Analyzer" 0 0 1762477793127 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "Timing Analyzer" 0 0 1762477793280 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.373 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.373" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793551 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477793551 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (2 violated).  Worst case slack is -0.005 " "Report Timing: Found 10 hold paths (2 violated).  Worst case slack is -0.005" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793588 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477793588 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.776 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.776" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793610 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477793610 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.870 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.870" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477793637 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477793637 ""}
{ "Info" "0" "" "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "Timing Analyzer" 0 0 1762477793663 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1762477793663 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 0C Model)                \|  1.111  1.157" {  } {  } 0 0 "Address Command (Slow 1200mV 0C Model)                \|  1.111  1.157" 0 0 "Timing Analyzer" 0 0 1762477793663 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1200mV 0C Model)            \|  8.717     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1200mV 0C Model)            \|  8.717     --" 0 0 "Timing Analyzer" 0 0 1762477793663 ""}
{ "Warning" "0" "" "Core (Slow 1200mV 0C Model)                        \|  0.373 -0.005" {  } {  } 0 0 "Core (Slow 1200mV 0C Model)                        \|  0.373 -0.005" 0 0 "Timing Analyzer" 0 0 1762477793663 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1200mV 0C Model)          \|  1.776   0.87" {  } {  } 0 0 "Core Recovery/Removal (Slow 1200mV 0C Model)          \|  1.776   0.87" 0 0 "Timing Analyzer" 0 0 1762477793663 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.632  1.605" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.632  1.605" 0 0 "Timing Analyzer" 0 0 1762477793663 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 0C Model)                   \|  0.134  0.134" {  } {  } 0 0 "Read Capture (Slow 1200mV 0C Model)                   \|  0.134  0.134" 0 0 "Timing Analyzer" 0 0 1762477793663 ""}
{ "Info" "0" "" "Write (Slow 1200mV 0C Model)                          \|    0.0    0.0" {  } {  } 0 0 "Write (Slow 1200mV 0C Model)                          \|    0.0    0.0" 0 0 "Timing Analyzer" 0 0 1762477793663 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Timing Analyzer" 0 0 1762477793663 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762477793749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477793924 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1762477793925 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762477793926 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762477793926 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762477793926 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762477793926 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1762477793926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.754 " "Worst-case setup slack is 0.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.754               0.000 DDR3_CK_p\[0\]  " "    0.754               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    1.053               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    1.077               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.879               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.879               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.883               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.883               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.123               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.123               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.346               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    2.346               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.374               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    2.374               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.471               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.471               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.011               0.000 DDR3_CLK_50  " "   19.011               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.573               0.000 Clk50  " "   19.573               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477793978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477793978 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762477794006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.014 " "Worst-case hold slack is -0.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.029 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "   -0.014              -0.029 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.042               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.115               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.146               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 Clk50  " "    0.158               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.181               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    0.284               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.285               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 DDR3_CLK_50  " "    0.623               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    0.835               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.056               0.000 DDR3_CK_p\[0\]  " "    1.056               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477794019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.807 " "Worst-case recovery slack is 3.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.807               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    3.807               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.420               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    5.420               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.859               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.859               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.131               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.131               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477794048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.291 " "Worst-case removal slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.291               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.472               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.555               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.741               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477794074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.033 " "Worst-case minimum pulse width slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_n\[0\]  " "    0.033               0.000 DDR3_CK_n\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_p\[0\]  " "    0.033               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_IN  " "    0.033               0.000 DDR3_DQS_p\[0\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_IN  " "    0.033               0.000 DDR3_DQS_p\[1\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.313               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    1.313               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.333               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.288               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.288               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.969               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    2.969               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.031               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    3.031               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.716               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.716               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.493               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.493               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.476               0.000 Clk50  " "    9.476               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.780               0.000 DDR3_CLK_50  " "    9.780               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762477794091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762477794091 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 66 synchronizer chains. " "Report Metastability: Found 66 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477794130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477794130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 66 " "Number of Synchronizer Chains Found: 66" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477794130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477794130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.121 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.121" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477794130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.716 ns " "Worst Case Available Settling Time: 11.716 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477794130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477794130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477794130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477794130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477794130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762477794130 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477794130 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" 0 0 "Timing Analyzer" 0 0 1762477794231 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "Timing Analyzer" 0 0 1762477794383 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.053 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.053" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794796 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477794796 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (3 violated).  Worst case slack is -0.014 " "Report Timing: Found 10 hold paths (3 violated).  Worst case slack is -0.014" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794851 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477794851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.807 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.807" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794885 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477794885 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.472 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.472" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762477794913 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762477794913 ""}
{ "Info" "0" "" "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "Timing Analyzer" 0 0 1762477794949 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1762477794949 ""}
{ "Info" "0" "" "Address Command (Fast 1200mV 0C Model)                \|   1.14  1.201" {  } {  } 0 0 "Address Command (Fast 1200mV 0C Model)                \|   1.14  1.201" 0 0 "Timing Analyzer" 0 0 1762477794949 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1200mV 0C Model)            \|  8.798     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1200mV 0C Model)            \|  8.798     --" 0 0 "Timing Analyzer" 0 0 1762477794949 ""}
{ "Warning" "0" "" "Core (Fast 1200mV 0C Model)                        \|  1.053 -0.014" {  } {  } 0 0 "Core (Fast 1200mV 0C Model)                        \|  1.053 -0.014" 0 0 "Timing Analyzer" 0 0 1762477794949 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1200mV 0C Model)          \|  3.807  0.472" {  } {  } 0 0 "Core Recovery/Removal (Fast 1200mV 0C Model)          \|  3.807  0.472" 0 0 "Timing Analyzer" 0 0 1762477794949 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1200mV 0C Model)                      \|  0.899  1.704" {  } {  } 0 0 "DQS vs CK (Fast 1200mV 0C Model)                      \|  0.899  1.704" 0 0 "Timing Analyzer" 0 0 1762477794949 ""}
{ "Info" "0" "" "Read Capture (Fast 1200mV 0C Model)                   \|  0.143  0.143" {  } {  } 0 0 "Read Capture (Fast 1200mV 0C Model)                   \|  0.143  0.143" 0 0 "Timing Analyzer" 0 0 1762477794949 ""}
{ "Info" "0" "" "Write (Fast 1200mV 0C Model)                          \|    0.0    0.0" {  } {  } 0 0 "Write (Fast 1200mV 0C Model)                          \|    0.0    0.0" 0 0 "Timing Analyzer" 0 0 1762477794949 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Timing Analyzer" 0 0 1762477794949 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762477795730 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762477795730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762477795954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  7 08:09:55 2025 " "Processing ended: Fri Nov  7 08:09:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762477795954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762477795954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762477795954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762477795954 ""}
