#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Jun  8 13:16:00 2024
# Process ID: 41936
# Current directory: C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43700 C:\Users\LENOVO\Desktop\MyProjects\RISCV-PROCESSOR-PIPELINE\NguyenGiaBaoNgoc_21520366_Lab0405\RiscV_Pipeline\RiscV_Pipeline.xpr
# Log file: C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/vivado.log
# Journal file: C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline\vivado.jou
# Running On: BaoNgoc, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 8379 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/LENOVO/Desktop/CE409/PRACTICE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.668 ; gain = 187.387
update_compile_order -fileset sources_1
set_property top RiscVProcessor_test_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RiscVProcessor_test_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RiscVProcessor_test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj RiscVProcessor_test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'rdata' is not allowed [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/DataMemory.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RiscV_processor
WARNING: [VRFC 10-3248] data object 'ID_jump' is already declared [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:630]
WARNING: [VRFC 10-9364] second declaration of 'ID_jump' is ignored [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:630]
WARNING: [VRFC 10-3248] data object 'ID_pc4' is already declared [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:635]
WARNING: [VRFC 10-9364] second declaration of 'ID_pc4' is ignored [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:635]
WARNING: [VRFC 10-3248] data object 'ID_rd' is already declared [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:640]
WARNING: [VRFC 10-9364] second declaration of 'ID_rd' is ignored [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:640]
WARNING: [VRFC 10-2938] 'MEM_pc4' is already implicitly declared on line 709 [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:743]
WARNING: [VRFC 10-2938] 'WB_wdata_regf' is already implicitly declared on line 710 [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:790]
WARNING: [VRFC 10-3248] data object 'WB_rd' is already declared [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:791]
WARNING: [VRFC 10-9364] second declaration of 'WB_rd' is ignored [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:791]
WARNING: [VRFC 10-3248] data object 'WB_jump' is already declared [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:792]
WARNING: [VRFC 10-9364] second declaration of 'WB_jump' is ignored [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:792]
WARNING: [VRFC 10-3380] identifier 'ID_AluSrc0' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:50]
WARNING: [VRFC 10-3380] identifier 'ID_AluSrc1' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:51]
WARNING: [VRFC 10-3380] identifier 'fwdA' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:52]
WARNING: [VRFC 10-3380] identifier 'fwdB' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:53]
WARNING: [VRFC 10-3380] identifier 'WB_regwrite' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:391]
WARNING: [VRFC 10-3380] identifier 'WB_rd' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:392]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:425]
WARNING: [VRFC 10-3380] identifier 'MEM_rd' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:426]
WARNING: [VRFC 10-3380] identifier 'MEM_jump' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:427]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:428]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:429]
WARNING: [VRFC 10-3380] identifier 'MEM_rd' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:435]
WARNING: [VRFC 10-3380] identifier 'MEM_rd' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:436]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:492]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:493]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:494]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:495]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:496]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:497]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:498]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:499]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:500]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:501]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:507]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:508]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:509]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:510]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:511]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:512]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:513]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:514]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:515]
WARNING: [VRFC 10-3380] identifier 'ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:516]
WARNING: [VRFC 10-3380] identifier 'MEM_rd' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:522]
WARNING: [VRFC 10-3380] identifier 'MEM_jump' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:523]
WARNING: [VRFC 10-3380] identifier 'MEM_rd' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:524]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:526]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:527]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:528]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:529]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:530]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:531]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:532]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:533]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:534]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:535]
WARNING: [VRFC 10-3380] identifier 'MEM_rd' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:538]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:540]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:541]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:542]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:543]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:544]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:545]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:546]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:547]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:548]
WARNING: [VRFC 10-3380] identifier 'MEM_pc4' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:549]
WARNING: [VRFC 10-3380] identifier 'MEM_rd' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:554]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:556]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:557]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:558]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:559]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:560]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:561]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:562]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:563]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:564]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:565]
WARNING: [VRFC 10-3380] identifier 'MEM_rd' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:568]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:570]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:571]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:572]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:573]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:574]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:575]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:576]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:577]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:578]
WARNING: [VRFC 10-3380] identifier 'MEM_ALU_result' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:579]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:588]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:589]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:590]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:591]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:592]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:593]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:594]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:595]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:596]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:597]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:602]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:603]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:604]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:605]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:606]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:607]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:608]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:609]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:610]
WARNING: [VRFC 10-3380] identifier 'WB_wdata_regf' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:611]
WARNING: [VRFC 10-3380] identifier 'ID_MemRead' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:623]
WARNING: [VRFC 10-3380] identifier 'MEM_RegWrite' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:690]
WARNING: [VRFC 10-3380] identifier 'WB_regwrite' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:693]
WARNING: [VRFC 10-3380] identifier 'MEM_RegWrite' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:694]
WARNING: [VRFC 10-3380] identifier 'MEM_RegWrite' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:697]
WARNING: [VRFC 10-3380] identifier 'WB_regwrite' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:700]
WARNING: [VRFC 10-3380] identifier 'MEM_RegWrite' is used before its declaration [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v:701]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RiscVProcessor_test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.957 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'create' called as a task without void casting [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv:233]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_OOP_sv
Compiling module xil_defaultlib.processor_io
Compiling module xil_defaultlib.test_1
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.RiscV_processor
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.RiscVProcessor_test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot RiscVProcessor_test_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RiscVProcessor_test_top_behav -key {Behavioral:sim_1:Functional:RiscVProcessor_test_top} -tclbatch {RiscVProcessor_test_top.tcl} -view {C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
WARNING: Simulation object /tb_RiscV/clk was not found in the design.
WARNING: Simulation object /tb_RiscV/sys_rst was not found in the design.
WARNING: Simulation object /tb_RiscV/prg_addr was not found in the design.
WARNING: Simulation object /tb_RiscV/prg_data was not found in the design.
WARNING: Simulation object /tb_RiscV/raddr was not found in the design.
WARNING: Simulation object /tb_RiscV/waddr was not found in the design.
WARNING: Simulation object /tb_RiscV/wdata was not found in the design.
WARNING: Simulation object /tb_RiscV/we was not found in the design.
WARNING: Simulation object /tb_RiscV/re was not found in the design.
WARNING: Simulation object /tb_RiscV/rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/i was not found in the design.
WARNING: Simulation object /tb_RiscV/CLK_LO was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/wdata was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/we was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/re was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/waddr was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/raddr was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/mem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[31] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[30] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[29] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[28] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[27] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[26] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[25] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[24] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[23] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[22] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[21] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[20] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[19] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[18] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[17] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[16] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[15] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[14] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[13] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[12] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[11] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[10] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[9] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[8] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[7] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[6] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[5] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[4] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[3] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[2] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[1] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[0] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[31] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[30] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[29] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[28] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[27] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[26] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[25] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[24] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[23] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[22] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[21] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[20] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[19] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[18] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[17] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[16] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[15] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[14] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[13] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[12] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[11] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[10] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[9] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[8] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[7] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[6] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[5] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[4] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[3] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[2] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[1] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[0] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Instructions was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/clk was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/sys_rst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Ins_addr was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/raddr_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/waddr_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wdata_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/write_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/read_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_incr4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_branch was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_next was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_shift1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_temp was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_addRs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_src1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_src2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/inst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_pc_incr4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_ins was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/funct3 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/funct7 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/opcode was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_src0 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_src1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/unsign was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/branch_access was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_control was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/mem_write was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rs2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/imm was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/immOut was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf_rdata1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf_rdata2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/data_rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_data was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/taken was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/taken1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_RegWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemtoReg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_unsigned was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluSrc0 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluSrc1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluControl was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_ReadData1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_ReadData2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_Imm_out was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rs2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/fwdA was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/fwdB was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_Op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_Op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_RegWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemtoReg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_unsigned was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_ReadData2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_WB_dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wData was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rData was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_alu_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_wdata_regf was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_mem_to_reg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wb_tmp was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_WB_wdata_regf was not found in the design.
source RiscVProcessor_test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: File: C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv Line: 75 : Accessing non-static members of a null object is not allowed.
Time: 5 ns  Iteration: 2  Process: /RiscVProcessor_test_top/t/gen/Block233_1
  File: C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RiscVProcessor_test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1189.820 ; gain = 45.863
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RiscVProcessor_test_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RiscVProcessor_test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj RiscVProcessor_test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RiscVProcessor_test_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'create' called as a task without void casting [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv:233]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_OOP_sv
Compiling module xil_defaultlib.processor_io
Compiling module xil_defaultlib.test_1
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.RiscV_processor
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.RiscVProcessor_test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot RiscVProcessor_test_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RiscVProcessor_test_top_behav -key {Behavioral:sim_1:Functional:RiscVProcessor_test_top} -tclbatch {RiscVProcessor_test_top.tcl} -view {C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
WARNING: Simulation object /tb_RiscV/clk was not found in the design.
WARNING: Simulation object /tb_RiscV/sys_rst was not found in the design.
WARNING: Simulation object /tb_RiscV/prg_addr was not found in the design.
WARNING: Simulation object /tb_RiscV/prg_data was not found in the design.
WARNING: Simulation object /tb_RiscV/raddr was not found in the design.
WARNING: Simulation object /tb_RiscV/waddr was not found in the design.
WARNING: Simulation object /tb_RiscV/wdata was not found in the design.
WARNING: Simulation object /tb_RiscV/we was not found in the design.
WARNING: Simulation object /tb_RiscV/re was not found in the design.
WARNING: Simulation object /tb_RiscV/rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/i was not found in the design.
WARNING: Simulation object /tb_RiscV/CLK_LO was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/wdata was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/we was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/re was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/waddr was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/raddr was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/mem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[31] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[30] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[29] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[28] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[27] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[26] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[25] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[24] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[23] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[22] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[21] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[20] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[19] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[18] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[17] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[16] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[15] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[14] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[13] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[12] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[11] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[10] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[9] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[8] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[7] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[6] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[5] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[4] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[3] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[2] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[1] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[0] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[31] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[30] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[29] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[28] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[27] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[26] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[25] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[24] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[23] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[22] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[21] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[20] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[19] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[18] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[17] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[16] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[15] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[14] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[13] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[12] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[11] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[10] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[9] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[8] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[7] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[6] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[5] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[4] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[3] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[2] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[1] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[0] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Instructions was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/clk was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/sys_rst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Ins_addr was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/raddr_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/waddr_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wdata_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/write_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/read_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_incr4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_branch was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_next was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_shift1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_temp was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_addRs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_src1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_src2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/inst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_pc_incr4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_ins was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/funct3 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/funct7 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/opcode was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_src0 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_src1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/unsign was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/branch_access was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_control was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/mem_write was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rs2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/imm was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/immOut was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf_rdata1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf_rdata2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/data_rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_data was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/taken was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/taken1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_RegWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemtoReg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_unsigned was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluSrc0 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluSrc1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluControl was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_ReadData1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_ReadData2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_Imm_out was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rs2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/fwdA was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/fwdB was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_Op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_Op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_RegWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemtoReg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_unsigned was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_ReadData2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_WB_dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wData was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rData was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_alu_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_wdata_regf was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_mem_to_reg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wb_tmp was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_WB_wdata_regf was not found in the design.
source RiscVProcessor_test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: File: C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv Line: 75 : Accessing non-static members of a null object is not allowed.
Time: 5 ns  Iteration: 2  Process: /RiscVProcessor_test_top/t/gen/Block233_1
  File: C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RiscVProcessor_test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1189.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RiscVProcessor_test_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RiscVProcessor_test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj RiscVProcessor_test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RiscVProcessor_test_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'create' called as a task without void casting [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv:233]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_OOP_sv
Compiling module xil_defaultlib.processor_io
Compiling module xil_defaultlib.test_1
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.RiscV_processor
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.RiscVProcessor_test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot RiscVProcessor_test_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RiscVProcessor_test_top_behav -key {Behavioral:sim_1:Functional:RiscVProcessor_test_top} -tclbatch {RiscVProcessor_test_top.tcl} -view {C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
WARNING: Simulation object /tb_RiscV/clk was not found in the design.
WARNING: Simulation object /tb_RiscV/sys_rst was not found in the design.
WARNING: Simulation object /tb_RiscV/prg_addr was not found in the design.
WARNING: Simulation object /tb_RiscV/prg_data was not found in the design.
WARNING: Simulation object /tb_RiscV/raddr was not found in the design.
WARNING: Simulation object /tb_RiscV/waddr was not found in the design.
WARNING: Simulation object /tb_RiscV/wdata was not found in the design.
WARNING: Simulation object /tb_RiscV/we was not found in the design.
WARNING: Simulation object /tb_RiscV/re was not found in the design.
WARNING: Simulation object /tb_RiscV/rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/i was not found in the design.
WARNING: Simulation object /tb_RiscV/CLK_LO was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/wdata was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/we was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/re was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/waddr was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/raddr was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/mem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[31] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[30] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[29] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[28] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[27] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[26] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[25] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[24] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[23] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[22] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[21] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[20] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[19] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[18] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[17] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[16] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[15] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[14] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[13] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[12] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[11] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[10] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[9] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[8] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[7] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[6] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[5] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[4] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[3] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[2] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[1] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[0] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[31] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[30] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[29] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[28] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[27] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[26] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[25] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[24] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[23] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[22] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[21] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[20] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[19] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[18] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[17] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[16] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[15] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[14] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[13] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[12] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[11] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[10] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[9] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[8] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[7] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[6] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[5] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[4] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[3] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[2] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[1] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[0] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Instructions was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/clk was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/sys_rst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Ins_addr was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/raddr_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/waddr_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wdata_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/write_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/read_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_incr4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_branch was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_next was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_shift1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_temp was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_addRs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_src1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_src2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/inst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_pc_incr4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_ins was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/funct3 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/funct7 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/opcode was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_src0 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_src1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/unsign was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/branch_access was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_control was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/mem_write was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rs2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/imm was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/immOut was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf_rdata1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf_rdata2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/data_rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_data was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/taken was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/taken1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_RegWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemtoReg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_unsigned was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluSrc0 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluSrc1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluControl was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_ReadData1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_ReadData2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_Imm_out was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rs2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/fwdA was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/fwdB was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_Op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_Op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_RegWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemtoReg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_unsigned was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_ReadData2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_WB_dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wData was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rData was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_alu_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_wdata_regf was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_mem_to_reg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wb_tmp was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_WB_wdata_regf was not found in the design.
source RiscVProcessor_test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
     12599
2852192531
2863268407
       439
  16900499
   4293011
   4260115
    106531
   2199587
    106627
4265645795
       623
REG [          0]         0
REG [          1]     10916
REG [          2]     10920
REG [          3]        24
REG [          4]2863267840
REG [          5]         0
REG [          6]         0
REG [          7]         0
REG [          8]         0
REG [          9]         0
REG [         10]         0
REG [         11]         0
REG [         12]         0
REG [         13]         0
REG [         14]         0
REG [         15]         0
REG [         16]         0
REG [         17]         0
REG [         18]         0
REG [         19]         0
REG [         20]         0
REG [         21]         0
REG [         22]         0
REG [         23]         0
REG [         24]         0
REG [         25]         0
REG [         26]         0
REG [         27]         0
REG [         28]         0
REG [         29]         0
REG [         30]         0
REG [         31]         0
$stop called at time : 350 ns : File "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv" Line 276
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RiscVProcessor_test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1189.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RiscVProcessor_test_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RiscVProcessor_test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj RiscVProcessor_test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RiscVProcessor_test_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'create' called as a task without void casting [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv:233]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_OOP_sv
Compiling module xil_defaultlib.processor_io
Compiling module xil_defaultlib.test_1
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.RiscV_processor
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.RiscVProcessor_test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot RiscVProcessor_test_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RiscVProcessor_test_top_behav -key {Behavioral:sim_1:Functional:RiscVProcessor_test_top} -tclbatch {RiscVProcessor_test_top.tcl} -view {C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
WARNING: Simulation object /tb_RiscV/clk was not found in the design.
WARNING: Simulation object /tb_RiscV/sys_rst was not found in the design.
WARNING: Simulation object /tb_RiscV/prg_addr was not found in the design.
WARNING: Simulation object /tb_RiscV/prg_data was not found in the design.
WARNING: Simulation object /tb_RiscV/raddr was not found in the design.
WARNING: Simulation object /tb_RiscV/waddr was not found in the design.
WARNING: Simulation object /tb_RiscV/wdata was not found in the design.
WARNING: Simulation object /tb_RiscV/we was not found in the design.
WARNING: Simulation object /tb_RiscV/re was not found in the design.
WARNING: Simulation object /tb_RiscV/rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/i was not found in the design.
WARNING: Simulation object /tb_RiscV/CLK_LO was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/wdata was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/we was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/re was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/waddr was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/raddr was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/mem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[31] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[30] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[29] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[28] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[27] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[26] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[25] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[24] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[23] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[22] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[21] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[20] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[19] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[18] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[17] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[16] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[15] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[14] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[13] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[12] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[11] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[10] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[9] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[8] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[7] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[6] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[5] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[4] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[3] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[2] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[1] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[0] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[31] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[30] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[29] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[28] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[27] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[26] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[25] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[24] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[23] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[22] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[21] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[20] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[19] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[18] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[17] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[16] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[15] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[14] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[13] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[12] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[11] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[10] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[9] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[8] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[7] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[6] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[5] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[4] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[3] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[2] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[1] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[0] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Instructions was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/clk was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/sys_rst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Ins_addr was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/raddr_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/waddr_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wdata_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/write_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/read_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_incr4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_branch was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_next was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_shift1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_temp was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_addRs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_src1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_src2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/inst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_pc_incr4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_ins was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/funct3 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/funct7 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/opcode was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_src0 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_src1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/unsign was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/branch_access was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_control was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/mem_write was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rs2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/imm was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/immOut was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf_rdata1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf_rdata2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/data_rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_data was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/taken was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/taken1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_RegWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemtoReg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_unsigned was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluSrc0 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluSrc1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluControl was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_ReadData1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_ReadData2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_Imm_out was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rs2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/fwdA was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/fwdB was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_Op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_Op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_RegWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemtoReg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_unsigned was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_ReadData2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_WB_dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wData was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rData was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_alu_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_wdata_regf was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_mem_to_reg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wb_tmp was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_WB_wdata_regf was not found in the design.
source RiscVProcessor_test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000000000000000011000100110111
10101010000000010000000100010011
10101010101010100000001000110111
00000000000000000000000110110111
00000001000000011110000110010011
00000000010000011000000110010011
00000000010000010000000100010011
00000000000000011010000000100011
00000000001000011001000000100011
00000000000000011010000010000011
11111110010000001001011011100011
00000000000000000000001001101111
REG [          0]         0
REG [          1]     10916
REG [          2]     10920
REG [          3]        24
REG [          4]2863267840
REG [          5]         0
REG [          6]         0
REG [          7]         0
REG [          8]         0
REG [          9]         0
REG [         10]         0
REG [         11]         0
REG [         12]         0
REG [         13]         0
REG [         14]         0
REG [         15]         0
REG [         16]         0
REG [         17]         0
REG [         18]         0
REG [         19]         0
REG [         20]         0
REG [         21]         0
REG [         22]         0
REG [         23]         0
REG [         24]         0
REG [         25]         0
REG [         26]         0
REG [         27]         0
REG [         28]         0
REG [         29]         0
REG [         30]         0
REG [         31]         0
$stop called at time : 350 ns : File "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv" Line 276
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RiscVProcessor_test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1189.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RiscVProcessor_test_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RiscVProcessor_test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj RiscVProcessor_test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RiscVProcessor_test_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'create' called as a task without void casting [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv:233]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_OOP_sv
Compiling module xil_defaultlib.processor_io
Compiling module xil_defaultlib.test_1
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.RiscV_processor
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.RiscVProcessor_test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot RiscVProcessor_test_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RiscVProcessor_test_top_behav -key {Behavioral:sim_1:Functional:RiscVProcessor_test_top} -tclbatch {RiscVProcessor_test_top.tcl} -view {C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
WARNING: Simulation object /tb_RiscV/clk was not found in the design.
WARNING: Simulation object /tb_RiscV/sys_rst was not found in the design.
WARNING: Simulation object /tb_RiscV/prg_addr was not found in the design.
WARNING: Simulation object /tb_RiscV/prg_data was not found in the design.
WARNING: Simulation object /tb_RiscV/raddr was not found in the design.
WARNING: Simulation object /tb_RiscV/waddr was not found in the design.
WARNING: Simulation object /tb_RiscV/wdata was not found in the design.
WARNING: Simulation object /tb_RiscV/we was not found in the design.
WARNING: Simulation object /tb_RiscV/re was not found in the design.
WARNING: Simulation object /tb_RiscV/rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/i was not found in the design.
WARNING: Simulation object /tb_RiscV/CLK_LO was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/wdata was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/we was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/re was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/waddr was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/raddr was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/mem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[31] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[30] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[29] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[28] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[27] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[26] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[25] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[24] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[23] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[22] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[21] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[20] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[19] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[18] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[17] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[16] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[15] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[14] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[13] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[12] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[11] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[10] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[9] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[8] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[7] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[6] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[5] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[4] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[3] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[2] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[1] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[0] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[31] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[30] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[29] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[28] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[27] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[26] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[25] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[24] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[23] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[22] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[21] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[20] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[19] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[18] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[17] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[16] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[15] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[14] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[13] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[12] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[11] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[10] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[9] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[8] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[7] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[6] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[5] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[4] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[3] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[2] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[1] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[0] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Instructions was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/clk was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/sys_rst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Ins_addr was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/raddr_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/waddr_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wdata_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/write_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/read_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_incr4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_branch was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_next was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_shift1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_temp was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_addRs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_src1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_src2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/inst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_pc_incr4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_ins was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/funct3 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/funct7 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/opcode was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_src0 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_src1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/unsign was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/branch_access was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_control was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/mem_write was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rs2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/imm was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/immOut was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf_rdata1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf_rdata2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/data_rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_data was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/taken was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/taken1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_RegWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemtoReg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_unsigned was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluSrc0 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluSrc1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluControl was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_ReadData1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_ReadData2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_Imm_out was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rs2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/fwdA was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/fwdB was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_Op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_Op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_RegWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemtoReg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_unsigned was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_ReadData2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_WB_dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wData was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rData was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_alu_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_wdata_regf was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_mem_to_reg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wb_tmp was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_WB_wdata_regf was not found in the design.
source RiscVProcessor_test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000000000000001011000100110111
10101010000000010000000100010011
10101010101010100000001000110111
00000000000000000000000110110111
00000001000000011110000110010011
00000000010000011000000110010011
00000000010000010000000100010011
00000000000000011010000000100011
00000000001000011001000000100011
00000000000000011010000010000011
11111110010000001001011011100011
00000000000000000000001001101111
REG [          0]         0
REG [          1]     43684
REG [          2]     43688
REG [          3]        24
REG [          4]2863267840
REG [          5]         0
REG [          6]         0
REG [          7]         0
REG [          8]         0
REG [          9]         0
REG [         10]         0
REG [         11]         0
REG [         12]         0
REG [         13]         0
REG [         14]         0
REG [         15]         0
REG [         16]         0
REG [         17]         0
REG [         18]         0
REG [         19]         0
REG [         20]         0
REG [         21]         0
REG [         22]         0
REG [         23]         0
REG [         24]         0
REG [         25]         0
REG [         26]         0
REG [         27]         0
REG [         28]         0
REG [         29]         0
REG [         30]         0
REG [         31]         0
$stop called at time : 350 ns : File "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv" Line 276
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RiscVProcessor_test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1189.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RiscVProcessor_test_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RiscVProcessor_test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj RiscVProcessor_test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RiscVProcessor_test_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'create' called as a task without void casting [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv:233]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_OOP_sv
Compiling module xil_defaultlib.processor_io
Compiling module xil_defaultlib.test_1
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.RiscV_processor
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.RiscVProcessor_test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot RiscVProcessor_test_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RiscVProcessor_test_top_behav -key {Behavioral:sim_1:Functional:RiscVProcessor_test_top} -tclbatch {RiscVProcessor_test_top.tcl} -view {C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
WARNING: Simulation object /tb_RiscV/clk was not found in the design.
WARNING: Simulation object /tb_RiscV/sys_rst was not found in the design.
WARNING: Simulation object /tb_RiscV/prg_addr was not found in the design.
WARNING: Simulation object /tb_RiscV/prg_data was not found in the design.
WARNING: Simulation object /tb_RiscV/raddr was not found in the design.
WARNING: Simulation object /tb_RiscV/waddr was not found in the design.
WARNING: Simulation object /tb_RiscV/wdata was not found in the design.
WARNING: Simulation object /tb_RiscV/we was not found in the design.
WARNING: Simulation object /tb_RiscV/re was not found in the design.
WARNING: Simulation object /tb_RiscV/rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/i was not found in the design.
WARNING: Simulation object /tb_RiscV/CLK_LO was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/wdata was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/we was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/re was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/waddr was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/raddr was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/mem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[31] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[30] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[29] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[28] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[27] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[26] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[25] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[24] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[23] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[22] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[21] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[20] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[19] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[18] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[17] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[16] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[15] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[14] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[13] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[12] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[11] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[10] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[9] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[8] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[7] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[6] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[5] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[4] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[3] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[2] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[1] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[0] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[31] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[30] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[29] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[28] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[27] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[26] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[25] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[24] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[23] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[22] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[21] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[20] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[19] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[18] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[17] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[16] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[15] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[14] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[13] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[12] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[11] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[10] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[9] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[8] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[7] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[6] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[5] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[4] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[3] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[2] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[1] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[0] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Instructions was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/clk was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/sys_rst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Ins_addr was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/raddr_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/waddr_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wdata_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/write_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/read_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_incr4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_branch was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_next was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_shift1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_temp was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_addRs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_src1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_src2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/inst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_pc_incr4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_ins was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/funct3 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/funct7 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/opcode was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_src0 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_src1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/unsign was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/branch_access was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_control was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/mem_write was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rs2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/imm was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/immOut was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf_rdata1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf_rdata2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/data_rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_data was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/taken was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/taken1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_RegWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemtoReg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_unsigned was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluSrc0 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluSrc1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluControl was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_ReadData1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_ReadData2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_Imm_out was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rs2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/fwdA was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/fwdB was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_Op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_Op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_RegWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemtoReg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_unsigned was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_ReadData2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_WB_dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wData was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rData was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_alu_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_wdata_regf was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_mem_to_reg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wb_tmp was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_WB_wdata_regf was not found in the design.
source RiscVProcessor_test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000000000000001011000100110111
10101010000000010000000100010011
10101010101010100000001000110111
00000000000000000000000110110111
00000001000000011110000110010011
00000000010000011000000110010011
00000000010000010000000100010011
00000000000000011010000000100011
00000000001000011001000100100011
00000000000000011010000010000011
11111110010000001001011011100011
00000000000000000000001001101111
REG [          0]         0
REG [          1]         0
REG [          2]     43688
REG [          3]        24
REG [          4]2863267840
REG [          5]         0
REG [          6]         0
REG [          7]         0
REG [          8]         0
REG [          9]         0
REG [         10]         0
REG [         11]         0
REG [         12]         0
REG [         13]         0
REG [         14]         0
REG [         15]         0
REG [         16]         0
REG [         17]         0
REG [         18]         0
REG [         19]         0
REG [         20]         0
REG [         21]         0
REG [         22]         0
REG [         23]         0
REG [         24]         0
REG [         25]         0
REG [         26]         0
REG [         27]         0
REG [         28]         0
REG [         29]         0
REG [         30]         0
REG [         31]         0
$stop called at time : 350 ns : File "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv" Line 276
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RiscVProcessor_test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1189.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RiscVProcessor_test_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RiscVProcessor_test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj RiscVProcessor_test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RiscVProcessor_test_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'create' called as a task without void casting [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv:233]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_OOP_sv
Compiling module xil_defaultlib.processor_io
Compiling module xil_defaultlib.test_1
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.RiscV_processor
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.RiscVProcessor_test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot RiscVProcessor_test_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RiscVProcessor_test_top_behav -key {Behavioral:sim_1:Functional:RiscVProcessor_test_top} -tclbatch {RiscVProcessor_test_top.tcl} -view {C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
WARNING: Simulation object /tb_RiscV/clk was not found in the design.
WARNING: Simulation object /tb_RiscV/sys_rst was not found in the design.
WARNING: Simulation object /tb_RiscV/prg_addr was not found in the design.
WARNING: Simulation object /tb_RiscV/prg_data was not found in the design.
WARNING: Simulation object /tb_RiscV/raddr was not found in the design.
WARNING: Simulation object /tb_RiscV/waddr was not found in the design.
WARNING: Simulation object /tb_RiscV/wdata was not found in the design.
WARNING: Simulation object /tb_RiscV/we was not found in the design.
WARNING: Simulation object /tb_RiscV/re was not found in the design.
WARNING: Simulation object /tb_RiscV/rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/i was not found in the design.
WARNING: Simulation object /tb_RiscV/CLK_LO was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/wdata was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/we was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/re was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/waddr was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/raddr was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/RAM/mem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[31] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[30] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[29] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[28] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[27] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[26] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[25] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[24] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[23] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[22] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[21] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[20] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[19] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[18] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[17] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[16] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[15] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[14] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[13] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[12] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[11] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[10] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[9] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[8] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[7] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[6] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[5] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[4] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[3] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[2] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[1] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[0] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[31] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[30] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[29] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[28] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[27] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[26] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[25] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[24] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[23] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[22] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[21] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[20] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[19] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[18] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[17] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[16] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[15] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[14] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[13] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[12] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[11] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[10] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[9] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[8] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[7] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[6] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[5] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[4] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[3] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[2] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[1] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf[0] was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Instructions was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/clk was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/sys_rst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Ins_addr was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/raddr_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/waddr_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wdata_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/write_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/read_dmem was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_incr4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_branch was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_next was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_shift1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_temp was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_addRs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_src1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc_src2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/inst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rst was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_pc_incr4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/IF_ins was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/funct3 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/funct7 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/opcode was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_src0 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_src1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/unsign was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/branch_access was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/alu_control was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/mem_write was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rs2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/imm was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/immOut was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf_rdata1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/regf_rdata2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/data_rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_data was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_memtoreg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/EX_mem_read was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/taken was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/taken1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_RegWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemtoReg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_unsigned was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluSrc0 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluSrc1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_AluControl was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_pc was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_ReadData1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_ReadData2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_Imm_out was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rs1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ID_rs2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/Op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/fwdA was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/fwdB was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_Op1 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_Op2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_RegWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_jump was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemtoReg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemWrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_MemRead was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_unsigned was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_ALU_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_ReadData2 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/MEM_rd was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/temp_WB_dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wData was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/rData was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_dmem_rdata was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_alu_result was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_pc4 was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_wdata_regf was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_mem_to_reg was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/WB_regwrite was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/wb_tmp was not found in the design.
WARNING: Simulation object /tb_RiscV/DUT/tmp_WB_wdata_regf was not found in the design.
source RiscVProcessor_test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000000000000001011000100110111
10101010000000010000000100010011
10101010101010100000001000110111
00000000000000000000000110110111
00000001000000011110000110010011
00000000010000011000000110010011
00000000000100010000000100010011
00000000000000011010000000100011
00000000001000011001000100100011
00000000000000011010000010000011
11111110010000001001011011100011
00000000000000000000001001101111
REG [          0]         0
REG [          1]         0
REG [          2]     43682
REG [          3]        24
REG [          4]2863267840
REG [          5]         0
REG [          6]         0
REG [          7]         0
REG [          8]         0
REG [          9]         0
REG [         10]         0
REG [         11]         0
REG [         12]         0
REG [         13]         0
REG [         14]         0
REG [         15]         0
REG [         16]         0
REG [         17]         0
REG [         18]         0
REG [         19]         0
REG [         20]         0
REG [         21]         0
REG [         22]         0
REG [         23]         0
REG [         24]         0
REG [         25]         0
REG [         26]         0
REG [         27]         0
REG [         28]         0
REG [         29]         0
REG [         30]         0
REG [         31]         0
$stop called at time : 350 ns : File "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv" Line 276
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RiscVProcessor_test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1189.820 ; gain = 0.000
current_wave_config {tb_RiscV_behav.wcfg}
tb_RiscV_behav.wcfg
add_wave {{/RiscVProcessor_test_top}} 
current_wave_config {tb_RiscV_behav.wcfg}
tb_RiscV_behav.wcfg
add_wave {{/RiscVProcessor_test_top/DUT}} 
save_wave_config {C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RiscVProcessor_test_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RiscVProcessor_test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj RiscVProcessor_test_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'create' called as a task without void casting [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv:233]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RiscVProcessor_test_top_behav -key {Behavioral:sim_1:Functional:RiscVProcessor_test_top} -tclbatch {RiscVProcessor_test_top.tcl} -view {C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
source RiscVProcessor_test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000000000000001011000100110111
10101010000000010000000100010011
10101010101010100000001000110111
00000000000000000000000110110111
00000001000000011110000110010011
00000000010000011000000110010011
00000000000100010000000100010011
00000000000000011010000000100011
00000000001000011001000100100011
00000000000000011010000010000011
11111110010000001001011011100011
00000000000000000000001001101111
REG [          0]         0
REG [          1]         0
REG [          2]     43682
REG [          3]        24
REG [          4]2863267840
REG [          5]         0
REG [          6]         0
REG [          7]         0
REG [          8]         0
REG [          9]         0
REG [         10]         0
REG [         11]         0
REG [         12]         0
REG [         13]         0
REG [         14]         0
REG [         15]         0
REG [         16]         0
REG [         17]         0
REG [         18]         0
REG [         19]         0
REG [         20]         0
REG [         21]         0
REG [         22]         0
REG [         23]         0
REG [         24]         0
REG [         25]         0
REG [         26]         0
REG [         27]         0
REG [         28]         0
REG [         29]         0
REG [         30]         0
REG [         31]         0
$stop called at time : 350 ns : File "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv" Line 276
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RiscVProcessor_test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RiscVProcessor_test_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RiscVProcessor_test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj RiscVProcessor_test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RiscVProcessor_test_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RiscVProcessor_test_top_behav xil_defaultlib.RiscVProcessor_test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'create' called as a task without void casting [C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv:233]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_OOP_sv
Compiling module xil_defaultlib.processor_io
Compiling module xil_defaultlib.test_1
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.RiscV_processor
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.RiscVProcessor_test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot RiscVProcessor_test_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RiscVProcessor_test_top_behav -key {Behavioral:sim_1:Functional:RiscVProcessor_test_top} -tclbatch {RiscVProcessor_test_top.tcl} -view {C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/tb_RiscV_behav.wcfg
source RiscVProcessor_test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000000000000001011000100110111
10101010000000010000000100010011
10101010101010100000001000110111
00000000000000000000000110110111
00000001000000011110000110010011
00000000010000011000000110010011
00000000000100010000000100010011
00000000000000011010000000100011
00000000001000011001000100100011
00000000000000011010000010000011
11111110010000001001011011100011
00000000000000000000001001101111
REG [          0]         0
REG [          1]         0
REG [          2]     43682
REG [          3]        24
REG [          4]2863267840
REG [          5]         0
REG [          6]         0
REG [          7]         0
REG [          8]         0
REG [          9]         0
REG [         10]         0
REG [         11]         0
REG [         12]         0
REG [         13]         0
REG [         14]         0
REG [         15]         0
REG [         16]         0
REG [         17]         0
REG [         18]         0
REG [         19]         0
REG [         20]         0
REG [         21]         0
REG [         22]         0
REG [         23]         0
REG [         24]         0
REG [         25]         0
REG [         26]         0
REG [         27]         0
REG [         28]         0
REG [         29]         0
REG [         30]         0
REG [         31]         0
$finish called at time : 495 ns : File "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv" Line 173
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RiscVProcessor_test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1215.398 ; gain = 0.000
set_property top tb_RiscV [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_RiscV'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  8 14:52:47 2024...
