// Seed: 1175896897
module module_0 (
    output tri   id_0,
    output uwire id_1
);
  parameter id_3 = 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    input  wor  id_2,
    input  tri  id_3,
    output wand id_4,
    input  tri  id_5
);
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_6, id_7;
endmodule
