0.7
2020.2
Apr 18 2022
16:05:34
D:/Programs/Work/SoC_Lecture_2022_fall/Homework/SoC_design/HW_5/sram_controller_hw5/sram_controller_hw5.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
D:/Programs/Work/SoC_Lecture_2022_fall/Homework/SoC_design/HW_5/sram_controller_hw5/sram_controller_hw5.srcs/sim_1/imports/HW_5/tb_sram_controller.v,1665912074,verilog,,,,tb_sram_controller,,,,,,,,
D:/Programs/Work/SoC_Lecture_2022_fall/Homework/SoC_design/HW_5/sram_controller_hw5/sram_controller_hw5.srcs/sources_1/imports/HW_5/sram.v,1665836088,verilog,,D:/Programs/Work/SoC_Lecture_2022_fall/Homework/SoC_design/HW_5/sram_controller_hw5/sram_controller_hw5.srcs/sources_1/imports/HW_5/sram_controller.v,,sram_16x8,,,,,,,,
D:/Programs/Work/SoC_Lecture_2022_fall/Homework/SoC_design/HW_5/sram_controller_hw5/sram_controller_hw5.srcs/sources_1/imports/HW_5/sram_controller.v,1665912490,verilog,,D:/Programs/Work/SoC_Lecture_2022_fall/Homework/SoC_design/HW_5/sram_controller_hw5/sram_controller_hw5.srcs/sim_1/imports/HW_5/tb_sram_controller.v,,sram_controller,,,,,,,,
