Info: Generated by version: 24.2 build 40
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\ip\xcvr_test_system\xcvr_test_system_data_pattern_checker_0.ip --block-symbol-file --output-directory=C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\ip\xcvr_test_system\xcvr_test_system_data_pattern_checker_0 --family="Agilex 7" --part=AGIC040R39A2E2VR0
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\ip\xcvr_test_system\xcvr_test_system_data_pattern_checker_0.ip --synthesis=VERILOG --output-directory=C:\Users\Haas1S\Downloads\agilex_xcvr\qsfp_xcvr_012\ip\xcvr_test_system\xcvr_test_system_data_pattern_checker_0 --family="Agilex 7" --part=AGIC040R39A2E2VR0
Info: xcvr_test_system_data_pattern_checker_0: "Transforming system: xcvr_test_system_data_pattern_checker_0"
Info: xcvr_test_system_data_pattern_checker_0: "Naming system components in system: xcvr_test_system_data_pattern_checker_0"
Info: xcvr_test_system_data_pattern_checker_0: "Processing generation queue"
Info: xcvr_test_system_data_pattern_checker_0: "Generating: xcvr_test_system_data_pattern_checker_0"
Info: xcvr_test_system_data_pattern_checker_0: "Generating: xcvr_test_system_data_pattern_checker_0_data_pattern_checker_10_4b6b3ca"
Info: xcvr_test_system_data_pattern_checker_0: "Generating: data_pattern_checker"
Info: xcvr_test_system_data_pattern_checker_0: Done "xcvr_test_system_data_pattern_checker_0" with 3 modules, 7 files
Info: Finished: Create HDL design files for synthesis
