[12:55:46.410] <TB0>     INFO: *** Welcome to pxar ***
[12:55:46.410] <TB0>     INFO: *** Today: 2016/08/15
[12:55:46.416] <TB0>     INFO: *** Version: b2a7-dirty
[12:55:46.416] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C15.dat
[12:55:46.417] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:55:46.417] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//defaultMaskFile.dat
[12:55:46.417] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters_C15.dat
[12:55:46.492] <TB0>     INFO:         clk: 4
[12:55:46.492] <TB0>     INFO:         ctr: 4
[12:55:46.492] <TB0>     INFO:         sda: 19
[12:55:46.492] <TB0>     INFO:         tin: 9
[12:55:46.492] <TB0>     INFO:         level: 15
[12:55:46.492] <TB0>     INFO:         triggerdelay: 0
[12:55:46.492] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:55:46.492] <TB0>     INFO: Log level: DEBUG
[12:55:46.502] <TB0>     INFO: Found DTB DTB_WWXGRB
[12:55:46.514] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[12:55:46.517] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[12:55:46.520] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[12:55:48.070] <TB0>     INFO: DUT info: 
[12:55:48.070] <TB0>     INFO: The DUT currently contains the following objects:
[12:55:48.070] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:55:48.070] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[12:55:48.070] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[12:55:48.070] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:55:48.070] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:48.070] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:48.070] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:48.070] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:48.070] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:48.070] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:48.070] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:48.070] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:48.070] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:48.070] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:48.070] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:48.071] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:48.071] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:48.071] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:48.071] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:48.071] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:55:48.071] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:55:48.072] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:55:48.073] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:55:48.082] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28512256
[12:55:48.082] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1accf90
[12:55:48.082] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1a41770
[12:55:48.082] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f0be9d94010
[12:55:48.082] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f0beffff510
[12:55:48.082] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28577792 fPxarMemory = 0x7f0be9d94010
[12:55:48.083] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 354.5mA
[12:55:48.084] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 456.6mA
[12:55:48.084] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.5 C
[12:55:48.084] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:55:48.484] <TB0>     INFO: enter 'restricted' command line mode
[12:55:48.484] <TB0>     INFO: enter test to run
[12:55:48.485] <TB0>     INFO:   test: FPIXTest no parameter change
[12:55:48.485] <TB0>     INFO:   running: fpixtest
[12:55:48.485] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:55:48.488] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:55:48.488] <TB0>     INFO: ######################################################################
[12:55:48.488] <TB0>     INFO: PixTestFPIXTest::doTest()
[12:55:48.488] <TB0>     INFO: ######################################################################
[12:55:48.491] <TB0>     INFO: ######################################################################
[12:55:48.491] <TB0>     INFO: PixTestPretest::doTest()
[12:55:48.491] <TB0>     INFO: ######################################################################
[12:55:48.494] <TB0>     INFO:    ----------------------------------------------------------------------
[12:55:48.494] <TB0>     INFO:    PixTestPretest::programROC() 
[12:55:48.494] <TB0>     INFO:    ----------------------------------------------------------------------
[12:56:06.511] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:56:06.511] <TB0>     INFO: IA differences per ROC:  18.5 17.7 16.9 16.9 16.1 19.3 19.3 17.7 19.3 16.9 17.7 16.1 19.3 18.5 16.9 17.7
[12:56:06.580] <TB0>     INFO:    ----------------------------------------------------------------------
[12:56:06.580] <TB0>     INFO:    PixTestPretest::checkIdig() 
[12:56:06.580] <TB0>     INFO:    ----------------------------------------------------------------------
[12:56:07.833] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[12:56:08.335] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[12:56:08.837] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 0.8 mA
[12:56:09.338] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 0.8 mA
[12:56:09.840] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 0.8 mA
[12:56:10.342] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[12:56:10.843] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 3.2 mA
[12:56:11.345] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 0.8 mA
[12:56:11.847] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[12:56:12.349] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[12:56:12.850] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[12:56:13.352] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[12:56:13.854] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[12:56:14.355] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[12:56:14.857] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[12:56:15.359] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[12:56:15.613] <TB0>     INFO: Idig [mA/ROC]: 2.4 1.6 0.8 0.8 0.8 1.6 3.2 0.8 1.6 2.4 2.4 1.6 2.4 1.6 1.6 1.6 
[12:56:15.613] <TB0>     INFO: Test took 9036 ms.
[12:56:15.613] <TB0>     INFO: PixTestPretest::checkIdig() done.
[12:56:15.646] <TB0>     INFO:    ----------------------------------------------------------------------
[12:56:15.646] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:56:15.646] <TB0>     INFO:    ----------------------------------------------------------------------
[12:56:15.749] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 64.0312 mA
[12:56:15.850] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.5687 mA
[12:56:15.951] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  81 Ia 24.3688 mA
[12:56:16.052] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  80 Ia 24.3688 mA
[12:56:16.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  79 Ia 23.5687 mA
[12:56:16.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  82 Ia 25.1688 mA
[12:56:16.354] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  76 Ia 23.5687 mA
[12:56:16.454] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  79 Ia 23.5687 mA
[12:56:16.555] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  82 Ia 25.1688 mA
[12:56:16.656] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  76 Ia 22.7687 mA
[12:56:16.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  83 Ia 25.1688 mA
[12:56:16.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  77 Ia 23.5687 mA
[12:56:16.959] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  80 Ia 24.3688 mA
[12:56:17.061] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.9688 mA
[12:56:17.161] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  90 Ia 24.3688 mA
[12:56:17.262] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  89 Ia 24.3688 mA
[12:56:17.363] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  88 Ia 24.3688 mA
[12:56:17.464] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  87 Ia 24.3688 mA
[12:56:17.565] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  86 Ia 24.3688 mA
[12:56:17.667] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  85 Ia 23.5687 mA
[12:56:17.767] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  88 Ia 23.5687 mA
[12:56:17.868] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  91 Ia 25.1688 mA
[12:56:17.969] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  85 Ia 23.5687 mA
[12:56:18.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  88 Ia 24.3688 mA
[12:56:18.170] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  87 Ia 24.3688 mA
[12:56:18.272] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 21.9688 mA
[12:56:18.372] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  90 Ia 24.3688 mA
[12:56:18.474] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  89 Ia 24.3688 mA
[12:56:18.575] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  88 Ia 23.5687 mA
[12:56:18.675] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  91 Ia 24.3688 mA
[12:56:18.776] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  90 Ia 24.3688 mA
[12:56:18.877] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  89 Ia 24.3688 mA
[12:56:18.977] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  88 Ia 23.5687 mA
[12:56:19.078] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  91 Ia 24.3688 mA
[12:56:19.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  90 Ia 24.3688 mA
[12:56:19.280] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  89 Ia 24.3688 mA
[12:56:19.381] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  88 Ia 23.5687 mA
[12:56:19.482] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 21.1688 mA
[12:56:19.583] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  95 Ia 25.1688 mA
[12:56:19.684] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  89 Ia 23.5687 mA
[12:56:19.785] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  92 Ia 24.3688 mA
[12:56:19.886] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  91 Ia 24.3688 mA
[12:56:19.987] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  90 Ia 24.3688 mA
[12:56:20.088] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  89 Ia 23.5687 mA
[12:56:20.189] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  92 Ia 24.3688 mA
[12:56:20.289] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  91 Ia 24.3688 mA
[12:56:20.390] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  90 Ia 23.5687 mA
[12:56:20.491] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  93 Ia 24.3688 mA
[12:56:20.592] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  92 Ia 24.3688 mA
[12:56:20.693] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 20.3688 mA
[12:56:20.794] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana 100 Ia 24.3688 mA
[12:56:20.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  99 Ia 24.3688 mA
[12:56:20.995] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  98 Ia 24.3688 mA
[12:56:21.096] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  97 Ia 24.3688 mA
[12:56:21.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  96 Ia 23.5687 mA
[12:56:21.298] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  99 Ia 24.3688 mA
[12:56:21.399] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  98 Ia 24.3688 mA
[12:56:21.500] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  97 Ia 24.3688 mA
[12:56:21.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  96 Ia 23.5687 mA
[12:56:21.701] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  99 Ia 24.3688 mA
[12:56:21.802] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  98 Ia 24.3688 mA
[12:56:21.903] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.5687 mA
[12:56:21.004] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  81 Ia 25.1688 mA
[12:56:22.105] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  75 Ia 23.5687 mA
[12:56:22.206] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  78 Ia 23.5687 mA
[12:56:22.307] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  81 Ia 25.1688 mA
[12:56:22.408] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  75 Ia 23.5687 mA
[12:56:22.509] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  78 Ia 24.3688 mA
[12:56:22.611] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  77 Ia 23.5687 mA
[12:56:22.712] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  80 Ia 24.3688 mA
[12:56:22.812] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  79 Ia 24.3688 mA
[12:56:22.912] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  78 Ia 23.5687 mA
[12:56:23.014] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  81 Ia 25.1688 mA
[12:56:23.115] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.5687 mA
[12:56:23.216] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  81 Ia 24.3688 mA
[12:56:23.317] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 24.3688 mA
[12:56:23.417] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  79 Ia 24.3688 mA
[12:56:23.518] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  78 Ia 24.3688 mA
[12:56:23.619] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  77 Ia 23.5687 mA
[12:56:23.719] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  80 Ia 24.3688 mA
[12:56:23.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  79 Ia 24.3688 mA
[12:56:23.921] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  78 Ia 23.5687 mA
[12:56:24.022] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  81 Ia 24.3688 mA
[12:56:24.122] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  80 Ia 24.3688 mA
[12:56:24.223] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  79 Ia 23.5687 mA
[12:56:24.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.9688 mA
[12:56:24.425] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  90 Ia 24.3688 mA
[12:56:24.526] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  89 Ia 24.3688 mA
[12:56:24.627] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  88 Ia 24.3688 mA
[12:56:24.727] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  87 Ia 24.3688 mA
[12:56:24.828] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  86 Ia 24.3688 mA
[12:56:24.929] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  85 Ia 23.5687 mA
[12:56:25.030] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  88 Ia 23.5687 mA
[12:56:25.132] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  91 Ia 25.1688 mA
[12:56:25.233] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  85 Ia 23.5687 mA
[12:56:25.333] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  88 Ia 24.3688 mA
[12:56:25.434] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  87 Ia 24.3688 mA
[12:56:25.535] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.5687 mA
[12:56:25.636] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  81 Ia 25.1688 mA
[12:56:25.737] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  75 Ia 22.7687 mA
[12:56:25.838] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  82 Ia 25.1688 mA
[12:56:25.939] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  76 Ia 23.5687 mA
[12:56:26.040] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  79 Ia 24.3688 mA
[12:56:26.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  78 Ia 23.5687 mA
[12:56:26.241] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  81 Ia 25.1688 mA
[12:56:26.342] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  75 Ia 22.7687 mA
[12:56:26.443] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  82 Ia 25.1688 mA
[12:56:26.544] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  76 Ia 23.5687 mA
[12:56:26.644] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  79 Ia 24.3688 mA
[12:56:26.746] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 21.1688 mA
[12:56:26.846] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  95 Ia 25.1688 mA
[12:56:26.948] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  89 Ia 23.5687 mA
[12:56:27.048] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  92 Ia 24.3688 mA
[12:56:27.149] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  91 Ia 24.3688 mA
[12:56:27.249] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  90 Ia 23.5687 mA
[12:56:27.350] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  93 Ia 24.3688 mA
[12:56:27.451] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  92 Ia 24.3688 mA
[12:56:27.552] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  91 Ia 24.3688 mA
[12:56:27.652] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  90 Ia 23.5687 mA
[12:56:27.753] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  93 Ia 24.3688 mA
[12:56:27.854] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  92 Ia 24.3688 mA
[12:56:27.955] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 21.9688 mA
[12:56:28.056] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  90 Ia 24.3688 mA
[12:56:28.156] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  89 Ia 24.3688 mA
[12:56:28.257] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  88 Ia 24.3688 mA
[12:56:28.358] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  87 Ia 24.3688 mA
[12:56:28.458] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  86 Ia 24.3688 mA
[12:56:28.559] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  85 Ia 24.3688 mA
[12:56:28.660] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  84 Ia 23.5687 mA
[12:56:28.761] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  87 Ia 24.3688 mA
[12:56:28.861] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  86 Ia 24.3688 mA
[12:56:28.962] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  85 Ia 23.5687 mA
[12:56:29.063] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  88 Ia 24.3688 mA
[12:56:29.164] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.1688 mA
[12:56:29.265] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  95 Ia 24.3688 mA
[12:56:29.365] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  94 Ia 24.3688 mA
[12:56:29.466] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  93 Ia 24.3688 mA
[12:56:29.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  92 Ia 24.3688 mA
[12:56:29.667] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  91 Ia 23.5687 mA
[12:56:29.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  94 Ia 24.3688 mA
[12:56:29.870] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  93 Ia 23.5687 mA
[12:56:29.971] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  96 Ia 24.3688 mA
[12:56:30.071] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  95 Ia 24.3688 mA
[12:56:30.173] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  94 Ia 24.3688 mA
[12:56:30.273] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  93 Ia 23.5687 mA
[12:56:30.375] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.5687 mA
[12:56:30.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  81 Ia 24.3688 mA
[12:56:30.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 24.3688 mA
[12:56:30.677] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  79 Ia 23.5687 mA
[12:56:30.778] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  82 Ia 24.3688 mA
[12:56:30.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  81 Ia 24.3688 mA
[12:56:30.979] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  80 Ia 24.3688 mA
[12:56:31.079] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  79 Ia 23.5687 mA
[12:56:31.180] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  82 Ia 24.3688 mA
[12:56:31.280] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  81 Ia 24.3688 mA
[12:56:31.381] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  80 Ia 24.3688 mA
[12:56:31.482] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  79 Ia 23.5687 mA
[12:56:31.583] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.5687 mA
[12:56:31.684] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  81 Ia 24.3688 mA
[12:56:31.785] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  80 Ia 24.3688 mA
[12:56:31.886] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  79 Ia 23.5687 mA
[12:56:31.987] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  82 Ia 24.3688 mA
[12:56:32.088] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  81 Ia 24.3688 mA
[12:56:32.189] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  80 Ia 24.3688 mA
[12:56:32.289] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  79 Ia 23.5687 mA
[12:56:32.390] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  82 Ia 24.3688 mA
[12:56:32.491] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  81 Ia 24.3688 mA
[12:56:32.591] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  80 Ia 23.5687 mA
[12:56:32.692] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  83 Ia 24.3688 mA
[12:56:32.793] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 21.1688 mA
[12:56:32.894] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  95 Ia 24.3688 mA
[12:56:32.995] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  94 Ia 24.3688 mA
[12:56:33.096] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  93 Ia 24.3688 mA
[12:56:33.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  92 Ia 23.5687 mA
[12:56:33.298] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  95 Ia 25.1688 mA
[12:56:33.398] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  89 Ia 23.5687 mA
[12:56:33.499] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  92 Ia 24.3688 mA
[12:56:33.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  91 Ia 24.3688 mA
[12:56:33.700] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  90 Ia 23.5687 mA
[12:56:33.801] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  93 Ia 24.3688 mA
[12:56:33.902] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  92 Ia 24.3688 mA
[12:56:33.003] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 21.9688 mA
[12:56:34.104] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  90 Ia 24.3688 mA
[12:56:34.205] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  89 Ia 23.5687 mA
[12:56:34.305] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  92 Ia 25.1688 mA
[12:56:34.406] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  86 Ia 23.5687 mA
[12:56:34.507] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  89 Ia 24.3688 mA
[12:56:34.608] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  88 Ia 23.5687 mA
[12:56:34.708] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  91 Ia 25.1688 mA
[12:56:34.810] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  85 Ia 23.5687 mA
[12:56:34.910] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  88 Ia 23.5687 mA
[12:56:35.011] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  91 Ia 24.3688 mA
[12:56:35.112] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  90 Ia 24.3688 mA
[12:56:35.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  80
[12:56:35.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  87
[12:56:35.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  88
[12:56:35.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  92
[12:56:35.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  98
[12:56:35.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[12:56:35.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  79
[12:56:35.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  87
[12:56:35.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  79
[12:56:35.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  92
[12:56:35.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  88
[12:56:35.145] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  93
[12:56:35.145] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  79
[12:56:35.145] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  83
[12:56:35.145] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  92
[12:56:35.145] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  90
[12:56:36.975] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[12:56:36.975] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  20.9  20.1  20.9  19.3  20.1  20.1  19.3  20.1  19.3  19.3  20.1  20.1  20.1
[12:56:37.009] <TB0>     INFO:    ----------------------------------------------------------------------
[12:56:37.009] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[12:56:37.009] <TB0>     INFO:    ----------------------------------------------------------------------
[12:56:37.147] <TB0>     INFO: Expecting 231680 events.
[12:56:45.392] <TB0>     INFO: 231680 events read in total (7528ms).
[12:56:45.548] <TB0>     INFO: Test took 8536ms.
[12:56:45.750] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 108 and Delta(CalDel) = 60
[12:56:45.754] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 97 and Delta(CalDel) = 61
[12:56:45.757] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 85 and Delta(CalDel) = 59
[12:56:45.761] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 93 and Delta(CalDel) = 61
[12:56:45.764] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 78 and Delta(CalDel) = 63
[12:56:45.769] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 125 and Delta(CalDel) = 60
[12:56:45.773] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 88 and Delta(CalDel) = 60
[12:56:45.777] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 114 and Delta(CalDel) = 60
[12:56:45.780] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 96 and Delta(CalDel) = 63
[12:56:45.788] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 97 and Delta(CalDel) = 64
[12:56:45.792] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 93 and Delta(CalDel) = 62
[12:56:45.796] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 75 and Delta(CalDel) = 61
[12:56:45.800] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 92 and Delta(CalDel) = 61
[12:56:45.804] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 100 and Delta(CalDel) = 63
[12:56:45.808] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 108 and Delta(CalDel) = 64
[12:56:45.812] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 81 and Delta(CalDel) = 63
[12:56:45.852] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:56:45.883] <TB0>     INFO:    ----------------------------------------------------------------------
[12:56:45.883] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:56:45.883] <TB0>     INFO:    ----------------------------------------------------------------------
[12:56:46.021] <TB0>     INFO: Expecting 231680 events.
[12:56:54.155] <TB0>     INFO: 231680 events read in total (7419ms).
[12:56:54.160] <TB0>     INFO: Test took 8271ms.
[12:56:54.184] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 30
[12:56:54.496] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[12:56:54.500] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 30
[12:56:54.505] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31
[12:56:54.508] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31.5
[12:56:54.512] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 102 +/- 27.5
[12:56:54.518] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30
[12:56:54.521] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29.5
[12:56:54.525] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31.5
[12:56:54.528] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[12:56:54.535] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 31.5
[12:56:54.538] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29.5
[12:56:54.542] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[12:56:54.545] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31.5
[12:56:54.549] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31.5
[12:56:54.553] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31.5
[12:56:54.588] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:56:54.588] <TB0>     INFO: CalDel:      113   128   110   127   146   102   124   119   142   143   136   120   131   140   138   142
[12:56:54.588] <TB0>     INFO: VthrComp:     51    51    51    51    51    53    51    56    51    51    51    51    51    51    52    51
[12:56:54.592] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C0.dat
[12:56:54.593] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C1.dat
[12:56:54.593] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C2.dat
[12:56:54.593] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C3.dat
[12:56:54.593] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C4.dat
[12:56:54.593] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C5.dat
[12:56:54.594] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C6.dat
[12:56:54.594] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C7.dat
[12:56:54.594] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C8.dat
[12:56:54.594] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C9.dat
[12:56:54.594] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C10.dat
[12:56:54.594] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C11.dat
[12:56:54.594] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C12.dat
[12:56:54.595] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C13.dat
[12:56:54.595] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C14.dat
[12:56:54.595] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C15.dat
[12:56:54.595] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:56:54.595] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:56:54.595] <TB0>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[12:56:54.595] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:56:54.686] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:56:54.686] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:56:54.686] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:56:54.686] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:56:54.689] <TB0>     INFO: ######################################################################
[12:56:54.689] <TB0>     INFO: PixTestTiming::doTest()
[12:56:54.689] <TB0>     INFO: ######################################################################
[12:56:54.689] <TB0>     INFO:    ----------------------------------------------------------------------
[12:56:54.689] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[12:56:54.689] <TB0>     INFO:    ----------------------------------------------------------------------
[12:56:54.689] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:56:56.584] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:56:58.858] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:57:01.135] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:57:03.408] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:57:05.685] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:57:07.962] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:57:11.553] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:57:13.841] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:57:16.117] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:57:18.392] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:57:20.680] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:57:22.953] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:57:25.228] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:57:27.510] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:57:31.858] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:57:34.131] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:57:35.652] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:57:37.171] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:57:38.691] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:57:40.211] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:57:41.731] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:57:43.250] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:57:50.514] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:57:52.034] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:57:55.058] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:57:56.581] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:57:58.103] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:57:59.630] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:58:01.152] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:58:02.676] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:58:30.637] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:58:32.162] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:58:33.684] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:58:36.525] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:58:39.172] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:58:41.821] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:58:44.657] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:58:47.116] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:59:00.139] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:59:02.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:59:05.251] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:59:07.525] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:59:09.798] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:59:12.076] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:59:14.349] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:59:16.622] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:59:18.156] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:59:20.414] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:59:22.687] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:59:24.963] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:59:27.238] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:59:29.516] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:59:31.792] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:59:34.065] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:59:36.417] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:59:38.690] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:59:40.964] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:59:43.237] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:59:45.511] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:59:47.787] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:59:50.060] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:59:52.333] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:59:54.882] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:59:57.155] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:59:59.428] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:00:01.701] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:00:03.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:00:06.251] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:00:08.528] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:00:10.800] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:00:21.160] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:00:23.435] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:00:24.955] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:00:27.228] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:00:29.503] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:00:31.776] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:00:34.051] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:00:36.325] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:00:46.683] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:00:48.957] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:00:50.853] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:00:52.373] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:00:53.892] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:00:55.413] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:00:56.933] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:00:58.453] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:01:09.458] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:01:10.979] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:01:13.066] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:01:16.849] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:01:20.625] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:01:24.402] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:01:28.179] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:01:31.956] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:01:33.663] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:01:37.441] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:01:38.962] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:01:40.483] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:01:41.004] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:01:43.527] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:01:45.048] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:01:46.569] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:01:48.466] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:01:49.987] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:01:52.260] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:01:54.535] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:01:56.814] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:01:59.087] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:02:01.361] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:02:03.638] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:02:05.157] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:02:07.429] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:02:09.703] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:02:11.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:02:14.249] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:02:16.522] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:02:18.795] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:02:21.068] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:02:23.434] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:02:25.707] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:02:27.980] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:02:30.254] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:02:32.531] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:02:34.805] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:02:37.079] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:02:39.353] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:02:41.716] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:02:44.374] <TB0>     INFO: TBM Phase Settings: 236
[13:02:44.374] <TB0>     INFO: 400MHz Phase: 3
[13:02:44.374] <TB0>     INFO: 160MHz Phase: 7
[13:02:44.374] <TB0>     INFO: Functional Phase Area: 5
[13:02:44.379] <TB0>     INFO: Test took 349690 ms.
[13:02:44.379] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:02:44.379] <TB0>     INFO:    ----------------------------------------------------------------------
[13:02:44.379] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:02:44.379] <TB0>     INFO:    ----------------------------------------------------------------------
[13:02:44.379] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:02:47.025] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:02:50.049] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:02:52.885] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:02:56.096] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:02:58.744] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:03:01.207] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:03:04.982] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:03:06.691] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:03:08.211] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:03:09.732] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:03:11.252] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:03:12.772] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:03:14.293] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:03:15.814] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:03:17.333] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:03:18.855] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:03:20.378] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:03:21.899] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:03:24.173] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:03:26.446] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:03:28.719] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:03:30.996] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:03:32.516] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:03:34.036] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:03:35.556] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:03:37.076] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:03:38.596] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:03:40.869] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:03:43.144] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:03:45.421] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:03:46.942] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:03:48.464] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:03:49.991] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:03:51.512] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:03:53.787] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:03:56.062] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:03:58.337] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:04:00.616] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:04:02.135] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:04:03.655] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:04:05.176] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:04:06.698] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:04:08.971] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:04:11.245] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:04:13.518] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:04:15.791] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:04:17.310] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:04:18.830] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:04:20.351] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:04:21.872] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:04:24.146] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:04:26.419] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:04:28.693] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:04:30.966] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:04:32.488] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:04:34.008] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:04:35.529] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:04:37.049] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:04:38.569] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:04:40.088] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:04:41.612] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:04:43.132] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:04:44.654] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:04:46.558] <TB0>     INFO: ROC Delay Settings: 228
[13:04:46.558] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:04:46.558] <TB0>     INFO: ROC Port 0 Delay: 4
[13:04:46.558] <TB0>     INFO: ROC Port 1 Delay: 4
[13:04:46.558] <TB0>     INFO: Functional ROC Area: 3
[13:04:46.561] <TB0>     INFO: Test took 122182 ms.
[13:04:46.561] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:04:46.562] <TB0>     INFO:    ----------------------------------------------------------------------
[13:04:46.562] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:04:46.562] <TB0>     INFO:    ----------------------------------------------------------------------
[13:04:47.704] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 40cb 40cb 40cb 40cb 40c8 40cb 40c8 40ca e062 c000 a101 8000 40c8 40c9 40c8 40c9 40c8 40c8 40c8 40c8 e062 c000 
[13:04:47.704] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 40c8 40c8 40c8 40c8 40c9 40c8 40c9 40c8 e022 c000 a102 8040 40c8 40c8 40c8 40c9 40c8 40c8 40c8 40c8 e022 c000 
[13:04:47.704] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 40c8 40c8 40c8 40c8 40c8 40c9 40c9 40c9 e022 c000 a103 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:04:47.704] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:05:01.919] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:01.919] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:05:16.021] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:16.021] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:05:30.226] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:30.227] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:05:44.433] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:44.433] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:05:58.595] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:58.595] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:06:12.695] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:12.695] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:06:26.761] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:26.761] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:06:40.887] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:40.887] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:06:55.145] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:55.145] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:07:09.415] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:09.794] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:09.807] <TB0>     INFO: Decoding statistics:
[13:07:09.807] <TB0>     INFO:   General information:
[13:07:09.807] <TB0>     INFO: 	 16bit words read:         240000000
[13:07:09.807] <TB0>     INFO: 	 valid events total:       20000000
[13:07:09.807] <TB0>     INFO: 	 empty events:             20000000
[13:07:09.807] <TB0>     INFO: 	 valid events with pixels: 0
[13:07:09.807] <TB0>     INFO: 	 valid pixel hits:         0
[13:07:09.807] <TB0>     INFO:   Event errors: 	           0
[13:07:09.807] <TB0>     INFO: 	 start marker:             0
[13:07:09.807] <TB0>     INFO: 	 stop marker:              0
[13:07:09.807] <TB0>     INFO: 	 overflow:                 0
[13:07:09.807] <TB0>     INFO: 	 invalid 5bit words:       0
[13:07:09.807] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:07:09.807] <TB0>     INFO:   TBM errors: 		           0
[13:07:09.807] <TB0>     INFO: 	 flawed TBM headers:       0
[13:07:09.807] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:07:09.807] <TB0>     INFO: 	 event ID mismatches:      0
[13:07:09.807] <TB0>     INFO:   ROC errors: 		           0
[13:07:09.807] <TB0>     INFO: 	 missing ROC header(s):    0
[13:07:09.807] <TB0>     INFO: 	 misplaced readback start: 0
[13:07:09.807] <TB0>     INFO:   Pixel decoding errors:	   0
[13:07:09.807] <TB0>     INFO: 	 pixel data incomplete:    0
[13:07:09.807] <TB0>     INFO: 	 pixel address:            0
[13:07:09.807] <TB0>     INFO: 	 pulse height fill bit:    0
[13:07:09.807] <TB0>     INFO: 	 buffer corruption:        0
[13:07:09.807] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:09.807] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:07:09.807] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:09.807] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:09.807] <TB0>     INFO:    Read back bit status: 1
[13:07:09.807] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:09.807] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:09.807] <TB0>     INFO:    Timings are good!
[13:07:09.807] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:09.807] <TB0>     INFO: Test took 143245 ms.
[13:07:09.807] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:07:09.807] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:07:09.807] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:07:09.807] <TB0>     INFO: PixTestTiming::doTest took 615121 ms.
[13:07:09.807] <TB0>     INFO: PixTestTiming::doTest() done
[13:07:09.808] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:07:09.808] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:07:09.808] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:07:09.808] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:07:09.808] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:07:09.809] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:07:09.809] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:07:10.162] <TB0>     INFO: ######################################################################
[13:07:10.162] <TB0>     INFO: PixTestAlive::doTest()
[13:07:10.162] <TB0>     INFO: ######################################################################
[13:07:10.166] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:10.166] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:07:10.166] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:10.167] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:07:10.510] <TB0>     INFO: Expecting 41600 events.
[13:07:14.577] <TB0>     INFO: 41600 events read in total (3352ms).
[13:07:14.578] <TB0>     INFO: Test took 4411ms.
[13:07:14.587] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:14.587] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:07:14.587] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:07:14.961] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:07:14.961] <TB0>     INFO: number of dead pixels (per ROC):     0    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:07:14.961] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:07:14.966] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:14.966] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:07:14.966] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:14.968] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:07:15.318] <TB0>     INFO: Expecting 41600 events.
[13:07:18.288] <TB0>     INFO: 41600 events read in total (2255ms).
[13:07:18.288] <TB0>     INFO: Test took 3320ms.
[13:07:18.288] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:18.288] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:07:18.288] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:07:18.288] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:07:18.692] <TB0>     INFO: PixTestAlive::maskTest() done
[13:07:18.692] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:07:18.696] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:18.696] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:07:18.696] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:18.697] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:07:19.040] <TB0>     INFO: Expecting 41600 events.
[13:07:23.138] <TB0>     INFO: 41600 events read in total (3383ms).
[13:07:23.139] <TB0>     INFO: Test took 4442ms.
[13:07:23.147] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:23.147] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:07:23.147] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:07:23.529] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:07:23.529] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:07:23.529] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:07:23.529] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:07:23.538] <TB0>     INFO: ######################################################################
[13:07:23.538] <TB0>     INFO: PixTestTrim::doTest()
[13:07:23.538] <TB0>     INFO: ######################################################################
[13:07:23.541] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:23.541] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:07:23.541] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:23.617] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:07:23.617] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:07:23.641] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:07:23.641] <TB0>     INFO:     run 1 of 1
[13:07:23.641] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:07:23.984] <TB0>     INFO: Expecting 5025280 events.
[13:08:09.687] <TB0>     INFO: 1433296 events read in total (44989ms).
[13:08:54.574] <TB0>     INFO: 2853320 events read in total (89876ms).
[13:09:40.293] <TB0>     INFO: 4282200 events read in total (135596ms).
[13:10:03.666] <TB0>     INFO: 5025280 events read in total (158968ms).
[13:10:03.707] <TB0>     INFO: Test took 160066ms.
[13:10:03.760] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:10:03.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:10:05.326] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:10:06.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:10:08.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:10:09.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:10:10.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:10:12.179] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:10:13.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:10:14.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:10:16.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:10:17.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:10:18.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:10:20.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:10:21.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:10:22.964] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:10:24.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:10:25.687] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 207478784
[13:10:25.692] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.424 minThrLimit = 104.403 minThrNLimit = 133.079 -> result = 104.424 -> 104
[13:10:25.692] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.137 minThrLimit = 103.128 minThrNLimit = 125.88 -> result = 103.137 -> 103
[13:10:25.693] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3532 minThrLimit = 92.1336 minThrNLimit = 110.415 -> result = 92.3532 -> 92
[13:10:25.693] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8623 minThrLimit = 96.8617 minThrNLimit = 116.081 -> result = 96.8623 -> 96
[13:10:25.694] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.546 minThrLimit = 98.5399 minThrNLimit = 116.83 -> result = 98.546 -> 98
[13:10:25.694] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.698 minThrLimit = 106.662 minThrNLimit = 136.44 -> result = 106.698 -> 106
[13:10:25.695] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.0257 minThrLimit = 98.9952 minThrNLimit = 118.388 -> result = 99.0257 -> 99
[13:10:25.695] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.507 minThrLimit = 100.503 minThrNLimit = 118.768 -> result = 100.507 -> 100
[13:10:25.695] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7567 minThrLimit = 96.7548 minThrNLimit = 116.804 -> result = 96.7567 -> 96
[13:10:25.696] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.0509 minThrLimit = 86.0041 minThrNLimit = 104.853 -> result = 86.0509 -> 86
[13:10:25.696] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.124 minThrLimit = 101.102 minThrNLimit = 119.968 -> result = 101.124 -> 101
[13:10:25.697] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4155 minThrLimit = 94.4127 minThrNLimit = 112.304 -> result = 94.4155 -> 94
[13:10:25.697] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.238 minThrLimit = 101.214 minThrNLimit = 120.526 -> result = 101.238 -> 101
[13:10:25.697] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.254 minThrLimit = 101.252 minThrNLimit = 123.254 -> result = 101.254 -> 101
[13:10:25.698] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.527 minThrLimit = 102.436 minThrNLimit = 123.501 -> result = 102.527 -> 102
[13:10:25.698] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2209 minThrLimit = 96.185 minThrNLimit = 117.052 -> result = 96.2209 -> 96
[13:10:25.698] <TB0>     INFO: ROC 0 VthrComp = 104
[13:10:25.698] <TB0>     INFO: ROC 1 VthrComp = 103
[13:10:25.699] <TB0>     INFO: ROC 2 VthrComp = 92
[13:10:25.699] <TB0>     INFO: ROC 3 VthrComp = 96
[13:10:25.699] <TB0>     INFO: ROC 4 VthrComp = 98
[13:10:25.699] <TB0>     INFO: ROC 5 VthrComp = 106
[13:10:25.699] <TB0>     INFO: ROC 6 VthrComp = 99
[13:10:25.699] <TB0>     INFO: ROC 7 VthrComp = 100
[13:10:25.699] <TB0>     INFO: ROC 8 VthrComp = 96
[13:10:25.700] <TB0>     INFO: ROC 9 VthrComp = 86
[13:10:25.700] <TB0>     INFO: ROC 10 VthrComp = 101
[13:10:25.701] <TB0>     INFO: ROC 11 VthrComp = 94
[13:10:25.701] <TB0>     INFO: ROC 12 VthrComp = 101
[13:10:25.701] <TB0>     INFO: ROC 13 VthrComp = 101
[13:10:25.701] <TB0>     INFO: ROC 14 VthrComp = 102
[13:10:25.701] <TB0>     INFO: ROC 15 VthrComp = 96
[13:10:25.701] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:10:25.701] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:10:25.720] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:10:25.720] <TB0>     INFO:     run 1 of 1
[13:10:25.720] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:10:26.063] <TB0>     INFO: Expecting 5025280 events.
[13:11:02.117] <TB0>     INFO: 892424 events read in total (35339ms).
[13:11:37.808] <TB0>     INFO: 1782440 events read in total (71030ms).
[13:12:13.426] <TB0>     INFO: 2670744 events read in total (106649ms).
[13:12:48.891] <TB0>     INFO: 3548672 events read in total (142113ms).
[13:13:24.769] <TB0>     INFO: 4421696 events read in total (177991ms).
[13:13:48.868] <TB0>     INFO: 5025280 events read in total (202090ms).
[13:13:48.948] <TB0>     INFO: Test took 203229ms.
[13:13:49.130] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:49.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:13:51.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:13:52.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:13:54.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:13:55.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:13:57.484] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:13:59.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:14:00.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:14:02.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:14:03.910] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:14:05.509] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:14:07.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:14:08.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:14:10.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:14:11.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:14:13.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:14:15.114] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277213184
[13:14:15.119] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 62.9338 for pixel 49/3 mean/min/max = 48.6709/34.1452/63.1967
[13:14:15.119] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 62.188 for pixel 19/2 mean/min/max = 46.964/31.5941/62.3339
[13:14:15.120] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.3931 for pixel 39/8 mean/min/max = 46.1262/33.8027/58.4496
[13:14:15.120] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.0305 for pixel 3/16 mean/min/max = 45.6111/32.9648/58.2573
[13:14:15.121] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.3199 for pixel 20/0 mean/min/max = 45.6895/31.9903/59.3887
[13:14:15.121] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 61.2233 for pixel 6/12 mean/min/max = 47.8763/34.4977/61.2548
[13:14:15.121] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.5947 for pixel 19/78 mean/min/max = 44.7417/30.8799/58.6034
[13:14:15.122] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 64.0509 for pixel 51/7 mean/min/max = 48.0037/31.9356/64.0719
[13:14:15.122] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 64.4436 for pixel 0/79 mean/min/max = 48.0636/31.4506/64.6767
[13:14:15.123] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 61.5021 for pixel 0/18 mean/min/max = 46.5197/31.4295/61.6098
[13:14:15.123] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.0871 for pixel 20/0 mean/min/max = 45.5204/31.9047/59.1361
[13:14:15.123] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.7203 for pixel 24/29 mean/min/max = 45.7183/33.5995/57.8371
[13:14:15.124] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.3351 for pixel 46/3 mean/min/max = 44.3812/31.4078/57.3546
[13:14:15.124] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 61.9464 for pixel 15/0 mean/min/max = 46.574/31.1403/62.0078
[13:14:15.124] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 62.9118 for pixel 1/4 mean/min/max = 47.6615/32.386/62.9369
[13:14:15.125] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.2818 for pixel 36/3 mean/min/max = 44.0874/32.6065/55.5683
[13:14:15.125] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:14:15.260] <TB0>     INFO: Expecting 411648 events.
[13:14:22.964] <TB0>     INFO: 411648 events read in total (6984ms).
[13:14:22.972] <TB0>     INFO: Expecting 411648 events.
[13:14:30.662] <TB0>     INFO: 411648 events read in total (7032ms).
[13:14:30.671] <TB0>     INFO: Expecting 411648 events.
[13:14:38.368] <TB0>     INFO: 411648 events read in total (7038ms).
[13:14:38.380] <TB0>     INFO: Expecting 411648 events.
[13:14:46.010] <TB0>     INFO: 411648 events read in total (6971ms).
[13:14:46.023] <TB0>     INFO: Expecting 411648 events.
[13:14:53.644] <TB0>     INFO: 411648 events read in total (6960ms).
[13:14:53.661] <TB0>     INFO: Expecting 411648 events.
[13:15:01.254] <TB0>     INFO: 411648 events read in total (6935ms).
[13:15:01.276] <TB0>     INFO: Expecting 411648 events.
[13:15:08.795] <TB0>     INFO: 411648 events read in total (6869ms).
[13:15:08.816] <TB0>     INFO: Expecting 411648 events.
[13:15:16.289] <TB0>     INFO: 411648 events read in total (6823ms).
[13:15:16.313] <TB0>     INFO: Expecting 411648 events.
[13:15:23.931] <TB0>     INFO: 411648 events read in total (6965ms).
[13:15:23.956] <TB0>     INFO: Expecting 411648 events.
[13:15:31.613] <TB0>     INFO: 411648 events read in total (7005ms).
[13:15:31.642] <TB0>     INFO: Expecting 411648 events.
[13:15:39.291] <TB0>     INFO: 411648 events read in total (7007ms).
[13:15:39.323] <TB0>     INFO: Expecting 411648 events.
[13:15:46.941] <TB0>     INFO: 411648 events read in total (6977ms).
[13:15:46.972] <TB0>     INFO: Expecting 411648 events.
[13:15:54.587] <TB0>     INFO: 411648 events read in total (6975ms).
[13:15:54.623] <TB0>     INFO: Expecting 411648 events.
[13:16:02.283] <TB0>     INFO: 411648 events read in total (7026ms).
[13:16:02.340] <TB0>     INFO: Expecting 411648 events.
[13:16:09.911] <TB0>     INFO: 411648 events read in total (6959ms).
[13:16:09.951] <TB0>     INFO: Expecting 411648 events.
[13:16:17.548] <TB0>     INFO: 411648 events read in total (6962ms).
[13:16:17.590] <TB0>     INFO: Test took 122465ms.
[13:16:18.058] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 255 < 35 for itrim+1 = 205; old thr = 17.9672 ... break
[13:16:18.096] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9602 < 35 for itrim = 120; old thr = 33.7445 ... break
[13:16:18.130] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0287 < 35 for itrim = 115; old thr = 33.4154 ... break
[13:16:18.160] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4451 < 35 for itrim+1 = 101; old thr = 33.8136 ... break
[13:16:18.194] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1301 < 35 for itrim = 99; old thr = 34.6802 ... break
[13:16:18.227] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4762 < 35 for itrim = 112; old thr = 33.2738 ... break
[13:16:18.258] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2075 < 35 for itrim = 102; old thr = 34.5138 ... break
[13:16:18.275] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9839 < 35 for itrim = 102; old thr = 33.8648 ... break
[13:16:18.296] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1046 < 35 for itrim = 109; old thr = 34.8572 ... break
[13:16:18.325] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1876 < 35 for itrim+1 = 116; old thr = 34.9254 ... break
[13:16:18.358] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0777 < 35 for itrim = 106; old thr = 34.7923 ... break
[13:16:18.387] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.162 < 35 for itrim+1 = 96; old thr = 34.8437 ... break
[13:16:18.418] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5252 < 35 for itrim+1 = 97; old thr = 34.6685 ... break
[13:16:18.455] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.544 < 35 for itrim = 120; old thr = 34.0089 ... break
[13:16:18.483] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5608 < 35 for itrim+1 = 111; old thr = 34.7442 ... break
[13:16:18.518] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2385 < 35 for itrim = 96; old thr = 33.8188 ... break
[13:16:18.594] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:16:18.605] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:16:18.605] <TB0>     INFO:     run 1 of 1
[13:16:18.605] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:16:18.950] <TB0>     INFO: Expecting 5025280 events.
[13:16:54.702] <TB0>     INFO: 868008 events read in total (35037ms).
[13:17:29.946] <TB0>     INFO: 1736024 events read in total (70281ms).
[13:18:05.338] <TB0>     INFO: 2603856 events read in total (105673ms).
[13:18:40.650] <TB0>     INFO: 3462584 events read in total (140985ms).
[13:19:15.853] <TB0>     INFO: 4316576 events read in total (176189ms).
[13:19:44.548] <TB0>     INFO: 5025280 events read in total (204883ms).
[13:19:44.629] <TB0>     INFO: Test took 206024ms.
[13:19:44.817] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:45.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:19:46.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:19:48.423] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:19:50.055] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:19:51.674] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:19:53.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:19:54.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:19:56.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:19:58.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:19:59.858] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:20:01.494] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:20:03.109] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:20:04.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:20:06.384] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:20:08.013] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:20:09.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:20:11.319] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271732736
[13:20:11.320] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 5.148678 .. 255.000000
[13:20:11.394] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 5 .. 255 (-1/-1) hits flags = 528 (plus default)
[13:20:11.405] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:20:11.405] <TB0>     INFO:     run 1 of 1
[13:20:11.405] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:20:11.748] <TB0>     INFO: Expecting 8353280 events.
[13:20:46.794] <TB0>     INFO: 818656 events read in total (34325ms).
[13:21:21.160] <TB0>     INFO: 1637408 events read in total (68691ms).
[13:21:55.305] <TB0>     INFO: 2456296 events read in total (102837ms).
[13:22:29.418] <TB0>     INFO: 3275376 events read in total (136949ms).
[13:23:03.718] <TB0>     INFO: 4094152 events read in total (171249ms).
[13:23:37.624] <TB0>     INFO: 4912440 events read in total (205155ms).
[13:24:11.878] <TB0>     INFO: 5729544 events read in total (239409ms).
[13:24:46.048] <TB0>     INFO: 6545552 events read in total (273579ms).
[13:25:20.099] <TB0>     INFO: 7360648 events read in total (307630ms).
[13:25:54.318] <TB0>     INFO: 8175696 events read in total (341849ms).
[13:26:01.749] <TB0>     INFO: 8353280 events read in total (349280ms).
[13:26:01.869] <TB0>     INFO: Test took 350464ms.
[13:26:02.195] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:02.906] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:26:04.891] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:26:06.920] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:26:08.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:26:10.983] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:26:13.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:26:15.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:26:17.044] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:26:19.087] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:26:21.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:26:23.085] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:26:25.070] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:26:27.109] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:26:29.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:26:31.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:26:33.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:26:35.230] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288714752
[13:26:35.325] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.902312 .. 52.775124
[13:26:35.401] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 62 (-1/-1) hits flags = 528 (plus default)
[13:26:35.412] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:26:35.412] <TB0>     INFO:     run 1 of 1
[13:26:35.412] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:26:35.757] <TB0>     INFO: Expecting 1930240 events.
[13:27:17.425] <TB0>     INFO: 1096040 events read in total (40954ms).
[13:27:46.670] <TB0>     INFO: 1930240 events read in total (70198ms).
[13:27:46.691] <TB0>     INFO: Test took 71279ms.
[13:27:46.737] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:46.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:27:47.930] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:27:49.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:27:50.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:27:51.231] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:27:52.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:27:53.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:27:54.571] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:27:55.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:27:56.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:27:57.852] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:27:58.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:28:00.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:28:01.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:28:02.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:28:03.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:28:04.418] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 347365376
[13:28:04.499] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.220586 .. 52.775124
[13:28:04.575] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 62 (-1/-1) hits flags = 528 (plus default)
[13:28:04.586] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:28:04.586] <TB0>     INFO:     run 1 of 1
[13:28:04.586] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:28:04.929] <TB0>     INFO: Expecting 1763840 events.
[13:28:45.601] <TB0>     INFO: 1058152 events read in total (39957ms).
[13:29:11.735] <TB0>     INFO: 1763840 events read in total (66091ms).
[13:29:11.755] <TB0>     INFO: Test took 67169ms.
[13:29:11.799] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:11.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:29:12.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:29:13.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:29:15.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:29:16.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:29:17.124] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:29:18.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:29:19.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:29:20.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:29:21.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:29:22.368] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:29:23.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:24.453] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:29:25.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:29:26.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:29:27.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:29:28.638] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351219712
[13:29:28.728] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.751808 .. 52.775124
[13:29:28.806] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 62 (-1/-1) hits flags = 528 (plus default)
[13:29:28.820] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:29:28.820] <TB0>     INFO:     run 1 of 1
[13:29:28.820] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:29:29.172] <TB0>     INFO: Expecting 1697280 events.
[13:30:07.594] <TB0>     INFO: 1041928 events read in total (37707ms).
[13:30:31.984] <TB0>     INFO: 1697280 events read in total (62097ms).
[13:30:32.004] <TB0>     INFO: Test took 63184ms.
[13:30:32.049] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:32.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:30:33.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:30:34.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:30:35.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:30:36.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:30:37.333] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:30:38.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:30:39.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:30:40.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:30:41.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:30:42.623] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:30:43.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:30:44.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:30:45.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:30:46.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:30:48.332] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:30:49.799] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334397440
[13:30:49.937] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:30:49.937] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:30:49.950] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:30:49.951] <TB0>     INFO:     run 1 of 1
[13:30:49.957] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:30:50.354] <TB0>     INFO: Expecting 1364480 events.
[13:31:30.011] <TB0>     INFO: 1075856 events read in total (38940ms).
[13:31:40.892] <TB0>     INFO: 1364480 events read in total (49821ms).
[13:31:40.904] <TB0>     INFO: Test took 50944ms.
[13:31:40.939] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:41.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:31:41.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:31:42.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:31:43.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:31:44.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:31:45.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:31:46.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:31:47.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:31:48.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:31:49.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:31:50.673] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:31:51.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:31:52.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:31:53.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:31:54.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:31:55.491] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:31:56.463] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354787328
[13:31:56.501] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C0.dat
[13:31:56.502] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C1.dat
[13:31:56.502] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C2.dat
[13:31:56.502] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C3.dat
[13:31:56.502] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C4.dat
[13:31:56.502] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C5.dat
[13:31:56.502] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C6.dat
[13:31:56.502] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C7.dat
[13:31:56.502] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C8.dat
[13:31:56.502] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C9.dat
[13:31:56.502] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C10.dat
[13:31:56.503] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C11.dat
[13:31:56.503] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C12.dat
[13:31:56.503] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C13.dat
[13:31:56.503] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C14.dat
[13:31:56.503] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C15.dat
[13:31:56.503] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C0.dat
[13:31:56.510] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C1.dat
[13:31:56.518] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C2.dat
[13:31:56.525] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C3.dat
[13:31:56.532] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C4.dat
[13:31:56.538] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C5.dat
[13:31:56.545] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C6.dat
[13:31:56.552] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C7.dat
[13:31:56.559] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C8.dat
[13:31:56.566] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C9.dat
[13:31:56.573] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C10.dat
[13:31:56.580] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C11.dat
[13:31:56.587] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C12.dat
[13:31:56.594] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C13.dat
[13:31:56.600] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C14.dat
[13:31:56.607] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C15.dat
[13:31:56.614] <TB0>     INFO: PixTestTrim::trimTest() done
[13:31:56.614] <TB0>     INFO: vtrim:     205 120 115 101  99 112 102 102 109 116 106  96  97 120 111  96 
[13:31:56.614] <TB0>     INFO: vthrcomp:  104 103  92  96  98 106  99 100  96  86 101  94 101 101 102  96 
[13:31:56.614] <TB0>     INFO: vcal mean:  34.92  34.95  34.97  34.91  34.96  34.99  34.92  35.05  35.01  34.97  34.97  34.97  34.90  34.95  34.96  34.95 
[13:31:56.614] <TB0>     INFO: vcal RMS:    1.39   1.06   0.86   0.87   0.89   0.85   0.92   0.92   0.87   0.95   0.89   0.85   0.92   0.93   0.94   0.84 
[13:31:56.614] <TB0>     INFO: bits mean:  10.98   9.17   9.38   9.41   9.44   8.82   9.92   8.33   8.26   9.65   9.62   9.32  10.13   9.75   8.94   9.99 
[13:31:56.614] <TB0>     INFO: bits RMS:    1.63   2.81   2.52   2.64   2.73   2.45   2.76   2.99   3.09   2.65   2.69   2.57   2.57   2.63   2.75   2.48 
[13:31:56.626] <TB0>     INFO:    ----------------------------------------------------------------------
[13:31:56.626] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:31:56.626] <TB0>     INFO:    ----------------------------------------------------------------------
[13:31:56.628] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:31:56.628] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:31:56.639] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:31:56.639] <TB0>     INFO:     run 1 of 1
[13:31:56.639] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:31:56.983] <TB0>     INFO: Expecting 4160000 events.
[13:32:45.421] <TB0>     INFO: 1210740 events read in total (47723ms).
[13:33:32.481] <TB0>     INFO: 2402980 events read in total (94783ms).
[13:34:18.528] <TB0>     INFO: 3578755 events read in total (140830ms).
[13:34:41.142] <TB0>     INFO: 4160000 events read in total (163444ms).
[13:34:41.199] <TB0>     INFO: Test took 164559ms.
[13:34:41.307] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:41.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:34:43.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:34:45.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:34:47.199] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:34:49.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:34:50.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:34:52.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:34:54.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:34:56.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:34:58.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:35:00.358] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:35:02.222] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:35:04.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:35:06.044] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:35:07.907] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:35:09.764] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:35:11.676] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 344543232
[13:35:11.677] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:35:11.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:35:11.753] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 201 (-1/-1) hits flags = 528 (plus default)
[13:35:11.764] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:35:11.764] <TB0>     INFO:     run 1 of 1
[13:35:11.764] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:35:12.107] <TB0>     INFO: Expecting 4201600 events.
[13:35:59.166] <TB0>     INFO: 1152130 events read in total (46344ms).
[13:36:45.357] <TB0>     INFO: 2289265 events read in total (92535ms).
[13:37:30.354] <TB0>     INFO: 3411500 events read in total (137532ms).
[13:38:01.934] <TB0>     INFO: 4201600 events read in total (169112ms).
[13:38:01.991] <TB0>     INFO: Test took 170228ms.
[13:38:02.114] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:02.378] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:04.299] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:06.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:08.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:10.014] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:11.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:13.964] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:15.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:17.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:38:19.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:38:21.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:38:23.657] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:38:25.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:38:27.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:38:29.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:38:31.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:38:33.291] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407511040
[13:38:33.292] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:38:33.366] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:38:33.366] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 190 (-1/-1) hits flags = 528 (plus default)
[13:38:33.377] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:38:33.377] <TB0>     INFO:     run 1 of 1
[13:38:33.377] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:38:33.720] <TB0>     INFO: Expecting 3972800 events.
[13:39:21.586] <TB0>     INFO: 1186410 events read in total (47142ms).
[13:40:08.383] <TB0>     INFO: 2354675 events read in total (93939ms).
[13:40:55.784] <TB0>     INFO: 3508370 events read in total (141341ms).
[13:41:14.066] <TB0>     INFO: 3972800 events read in total (159622ms).
[13:41:14.113] <TB0>     INFO: Test took 160736ms.
[13:41:14.225] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:14.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:16.309] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:18.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:19.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:21.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:23.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:25.553] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:27.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:29.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:31.074] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:32.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:34.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:36.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:38.486] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:40.333] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:42.179] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:44.020] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314417152
[13:41:44.021] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:41:44.094] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:41:44.094] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 188 (-1/-1) hits flags = 528 (plus default)
[13:41:44.105] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:41:44.105] <TB0>     INFO:     run 1 of 1
[13:41:44.105] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:44.449] <TB0>     INFO: Expecting 3931200 events.
[13:42:32.378] <TB0>     INFO: 1193225 events read in total (47214ms).
[13:43:19.161] <TB0>     INFO: 2367870 events read in total (93997ms).
[13:44:07.811] <TB0>     INFO: 3527460 events read in total (142648ms).
[13:44:24.143] <TB0>     INFO: 3931200 events read in total (158979ms).
[13:44:24.202] <TB0>     INFO: Test took 160097ms.
[13:44:24.312] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:24.539] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:26.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:28.194] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:30.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:31.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:33.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:35.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:37.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:39.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:41.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:43.242] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:45.058] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:46.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:48.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:50.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:52.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:54.218] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 363630592
[13:44:54.219] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:44:54.295] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:44:54.295] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[13:44:54.306] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:44:54.306] <TB0>     INFO:     run 1 of 1
[13:44:54.306] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:54.657] <TB0>     INFO: Expecting 3868800 events.
[13:45:42.756] <TB0>     INFO: 1204310 events read in total (47385ms).
[13:46:30.297] <TB0>     INFO: 2387950 events read in total (94926ms).
[13:47:16.927] <TB0>     INFO: 3557080 events read in total (141556ms).
[13:47:29.700] <TB0>     INFO: 3868800 events read in total (154329ms).
[13:47:29.749] <TB0>     INFO: Test took 155443ms.
[13:47:29.854] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:30.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:31.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:33.891] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:35.799] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:37.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:39.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:41.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:43.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:45.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:47.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:49.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:51.016] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:52.932] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:54.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:56.755] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:58.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:00.534] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375095296
[13:48:00.535] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.3058, thr difference RMS: 1.18384
[13:48:00.535] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.3452, thr difference RMS: 1.31882
[13:48:00.536] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.64864, thr difference RMS: 1.62857
[13:48:00.536] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.63391, thr difference RMS: 1.66878
[13:48:00.536] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 11.238, thr difference RMS: 1.32908
[13:48:00.536] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 11.4939, thr difference RMS: 1.29516
[13:48:00.537] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.4904, thr difference RMS: 1.57903
[13:48:00.537] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.8917, thr difference RMS: 1.43646
[13:48:00.537] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.7515, thr difference RMS: 1.31675
[13:48:00.537] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.39696, thr difference RMS: 1.59791
[13:48:00.537] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.3502, thr difference RMS: 1.21177
[13:48:00.538] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.1835, thr difference RMS: 1.61118
[13:48:00.538] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.7622, thr difference RMS: 1.39592
[13:48:00.538] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.3961, thr difference RMS: 1.22845
[13:48:00.538] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 11.3808, thr difference RMS: 1.38075
[13:48:00.538] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.45731, thr difference RMS: 1.76685
[13:48:00.539] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.1883, thr difference RMS: 1.19261
[13:48:00.539] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.1819, thr difference RMS: 1.28887
[13:48:00.539] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.52651, thr difference RMS: 1.63593
[13:48:00.539] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.57629, thr difference RMS: 1.66161
[13:48:00.540] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 11.218, thr difference RMS: 1.33365
[13:48:00.540] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 11.5351, thr difference RMS: 1.25826
[13:48:00.540] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.426, thr difference RMS: 1.55781
[13:48:00.540] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.8419, thr difference RMS: 1.4261
[13:48:00.540] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.67185, thr difference RMS: 1.32852
[13:48:00.541] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.30714, thr difference RMS: 1.60631
[13:48:00.541] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.3104, thr difference RMS: 1.24404
[13:48:00.541] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.2166, thr difference RMS: 1.60601
[13:48:00.541] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.772, thr difference RMS: 1.38546
[13:48:00.541] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.3308, thr difference RMS: 1.23887
[13:48:00.542] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 11.3355, thr difference RMS: 1.36558
[13:48:00.542] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.4362, thr difference RMS: 1.76674
[13:48:00.542] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.1767, thr difference RMS: 1.18598
[13:48:00.542] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.1573, thr difference RMS: 1.27245
[13:48:00.542] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.49865, thr difference RMS: 1.6278
[13:48:00.543] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.56956, thr difference RMS: 1.65151
[13:48:00.543] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 11.2278, thr difference RMS: 1.31082
[13:48:00.543] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 11.7678, thr difference RMS: 1.24815
[13:48:00.543] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.48295, thr difference RMS: 1.5505
[13:48:00.543] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.8738, thr difference RMS: 1.43896
[13:48:00.544] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.6914, thr difference RMS: 1.34264
[13:48:00.544] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.21851, thr difference RMS: 1.59196
[13:48:00.544] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.3589, thr difference RMS: 1.20675
[13:48:00.544] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.3589, thr difference RMS: 1.62465
[13:48:00.545] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.775, thr difference RMS: 1.41795
[13:48:00.545] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.3947, thr difference RMS: 1.24579
[13:48:00.545] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 11.343, thr difference RMS: 1.34398
[13:48:00.545] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.42116, thr difference RMS: 1.77411
[13:48:00.545] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.226, thr difference RMS: 1.17013
[13:48:00.546] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.0323, thr difference RMS: 1.28699
[13:48:00.546] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.43556, thr difference RMS: 1.64433
[13:48:00.546] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.5124, thr difference RMS: 1.6381
[13:48:00.546] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 11.2376, thr difference RMS: 1.31899
[13:48:00.546] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.9416, thr difference RMS: 1.26435
[13:48:00.547] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.53863, thr difference RMS: 1.52861
[13:48:00.547] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.944, thr difference RMS: 1.41894
[13:48:00.547] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.66883, thr difference RMS: 1.34411
[13:48:00.547] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.20257, thr difference RMS: 1.59913
[13:48:00.547] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.4339, thr difference RMS: 1.19353
[13:48:00.548] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.4531, thr difference RMS: 1.62605
[13:48:00.548] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.7854, thr difference RMS: 1.42217
[13:48:00.548] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.4082, thr difference RMS: 1.24927
[13:48:00.548] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 11.362, thr difference RMS: 1.35436
[13:48:00.549] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.44874, thr difference RMS: 1.7587
[13:48:00.656] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[13:48:00.660] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2437 seconds
[13:48:00.660] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:48:01.399] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:48:01.399] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:48:01.404] <TB0>     INFO: ######################################################################
[13:48:01.404] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[13:48:01.404] <TB0>     INFO: ######################################################################
[13:48:01.404] <TB0>     INFO:    ----------------------------------------------------------------------
[13:48:01.404] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:48:01.404] <TB0>     INFO:    ----------------------------------------------------------------------
[13:48:01.404] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:48:01.414] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:48:01.415] <TB0>     INFO:     run 1 of 1
[13:48:01.415] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:01.758] <TB0>     INFO: Expecting 59072000 events.
[13:48:31.399] <TB0>     INFO: 1073200 events read in total (28926ms).
[13:49:00.332] <TB0>     INFO: 2141800 events read in total (57859ms).
[13:49:29.060] <TB0>     INFO: 3211600 events read in total (86587ms).
[13:49:58.031] <TB0>     INFO: 4283200 events read in total (115558ms).
[13:50:26.840] <TB0>     INFO: 5351800 events read in total (144367ms).
[13:50:55.906] <TB0>     INFO: 6423200 events read in total (173433ms).
[13:51:24.778] <TB0>     INFO: 7492600 events read in total (202305ms).
[13:51:53.604] <TB0>     INFO: 8561200 events read in total (231131ms).
[13:52:22.513] <TB0>     INFO: 9633000 events read in total (260040ms).
[13:52:51.642] <TB0>     INFO: 10702800 events read in total (289169ms).
[13:53:20.425] <TB0>     INFO: 11771600 events read in total (317952ms).
[13:53:49.273] <TB0>     INFO: 12844400 events read in total (346800ms).
[13:54:18.318] <TB0>     INFO: 13913200 events read in total (375845ms).
[13:54:47.415] <TB0>     INFO: 14983600 events read in total (404942ms).
[13:55:16.332] <TB0>     INFO: 16055200 events read in total (433859ms).
[13:55:45.233] <TB0>     INFO: 17123800 events read in total (462760ms).
[13:56:14.186] <TB0>     INFO: 18194600 events read in total (491714ms).
[13:56:43.183] <TB0>     INFO: 19264600 events read in total (520710ms).
[13:57:12.213] <TB0>     INFO: 20333800 events read in total (549740ms).
[13:57:41.150] <TB0>     INFO: 21405800 events read in total (578677ms).
[13:58:10.321] <TB0>     INFO: 22475000 events read in total (607848ms).
[13:58:39.275] <TB0>     INFO: 23543000 events read in total (636802ms).
[13:59:08.202] <TB0>     INFO: 24614600 events read in total (665729ms).
[13:59:37.305] <TB0>     INFO: 25684000 events read in total (694832ms).
[14:00:06.552] <TB0>     INFO: 26753000 events read in total (724079ms).
[14:00:35.596] <TB0>     INFO: 27825400 events read in total (753123ms).
[14:01:04.543] <TB0>     INFO: 28894000 events read in total (782070ms).
[14:01:33.455] <TB0>     INFO: 29963600 events read in total (810982ms).
[14:02:02.589] <TB0>     INFO: 31035200 events read in total (840116ms).
[14:02:31.531] <TB0>     INFO: 32103600 events read in total (869058ms).
[14:03:00.753] <TB0>     INFO: 33173200 events read in total (898280ms).
[14:03:29.727] <TB0>     INFO: 34244200 events read in total (927254ms).
[14:03:58.726] <TB0>     INFO: 35312600 events read in total (956254ms).
[14:04:27.630] <TB0>     INFO: 36382000 events read in total (985157ms).
[14:04:56.488] <TB0>     INFO: 37453800 events read in total (1014015ms).
[14:05:25.405] <TB0>     INFO: 38521800 events read in total (1042932ms).
[14:05:54.241] <TB0>     INFO: 39590600 events read in total (1071768ms).
[14:06:23.226] <TB0>     INFO: 40662600 events read in total (1100753ms).
[14:06:52.057] <TB0>     INFO: 41730800 events read in total (1129584ms).
[14:07:21.068] <TB0>     INFO: 42799000 events read in total (1158595ms).
[14:07:49.003] <TB0>     INFO: 43871000 events read in total (1187530ms).
[14:08:18.941] <TB0>     INFO: 44939200 events read in total (1216468ms).
[14:08:47.839] <TB0>     INFO: 46007600 events read in total (1245366ms).
[14:09:16.702] <TB0>     INFO: 47077400 events read in total (1274229ms).
[14:09:45.525] <TB0>     INFO: 48147200 events read in total (1303052ms).
[14:10:14.477] <TB0>     INFO: 49215000 events read in total (1332004ms).
[14:10:43.316] <TB0>     INFO: 50283000 events read in total (1360843ms).
[14:11:12.026] <TB0>     INFO: 51354400 events read in total (1389553ms).
[14:11:40.716] <TB0>     INFO: 52422800 events read in total (1418243ms).
[14:12:09.479] <TB0>     INFO: 53490800 events read in total (1447006ms).
[14:12:38.074] <TB0>     INFO: 54560400 events read in total (1475601ms).
[14:13:06.901] <TB0>     INFO: 55630400 events read in total (1504428ms).
[14:13:35.644] <TB0>     INFO: 56698400 events read in total (1533171ms).
[14:14:04.068] <TB0>     INFO: 57766000 events read in total (1561595ms).
[14:14:33.095] <TB0>     INFO: 58837800 events read in total (1590622ms).
[14:14:39.724] <TB0>     INFO: 59072000 events read in total (1597251ms).
[14:14:39.746] <TB0>     INFO: Test took 1598331ms.
[14:14:39.804] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:39.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:39.946] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:41.195] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:41.195] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:42.447] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:42.447] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:43.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:43.693] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:44.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:44.918] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:46.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:46.113] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:47.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:47.290] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:48.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:48.449] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:49.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:49.634] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:50.802] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:50.802] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:51.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:51.971] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:53.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:53.130] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:54.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:54.303] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:55.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:55.477] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:56.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:56.641] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:57.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:57.818] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:58.000] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 494469120
[14:14:59.031] <TB0>     INFO: PixTestScurves::scurves() done 
[14:14:59.031] <TB0>     INFO: Vcal mean:  35.02  35.04  35.06  35.12  35.09  35.09  35.09  35.18  35.13  35.10  35.13  35.09  35.07  35.14  35.09  35.05 
[14:14:59.031] <TB0>     INFO: Vcal RMS:    1.39   0.97   0.72   0.75   0.76   0.72   0.81   0.81   0.74   0.84   0.75   0.71   0.78   0.80   0.80   0.72 
[14:14:59.031] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:14:59.106] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:14:59.107] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:14:59.107] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:14:59.107] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:14:59.107] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:14:59.107] <TB0>     INFO: ######################################################################
[14:14:59.107] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:14:59.107] <TB0>     INFO: ######################################################################
[14:14:59.110] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:14:59.453] <TB0>     INFO: Expecting 41600 events.
[14:15:03.522] <TB0>     INFO: 41600 events read in total (3341ms).
[14:15:03.522] <TB0>     INFO: Test took 4412ms.
[14:15:03.530] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:03.530] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[14:15:03.530] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:15:03.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 42, 39] has eff 0/10
[14:15:03.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 42, 39]
[14:15:03.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 29, 44] has eff 1/10
[14:15:03.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 29, 44]
[14:15:03.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 9, 72] has eff 0/10
[14:15:03.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 9, 72]
[14:15:03.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 45, 76] has eff 0/10
[14:15:03.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 45, 76]
[14:15:03.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 10, 77] has eff 0/10
[14:15:03.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 10, 77]
[14:15:03.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 44, 62] has eff 0/10
[14:15:03.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 44, 62]
[14:15:03.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 6
[14:15:03.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:15:03.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:15:03.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:15:03.878] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:15:04.229] <TB0>     INFO: Expecting 41600 events.
[14:15:08.372] <TB0>     INFO: 41600 events read in total (3428ms).
[14:15:08.372] <TB0>     INFO: Test took 4494ms.
[14:15:08.380] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:08.380] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[14:15:08.380] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:15:08.385] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.701
[14:15:08.385] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[14:15:08.385] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.66
[14:15:08.385] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 179
[14:15:08.385] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.633
[14:15:08.385] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 182
[14:15:08.385] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.393
[14:15:08.385] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 189
[14:15:08.386] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.167
[14:15:08.386] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[14:15:08.386] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.76
[14:15:08.386] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 175
[14:15:08.386] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.564
[14:15:08.386] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[14:15:08.386] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.076
[14:15:08.386] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[14:15:08.386] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.482
[14:15:08.386] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,10] phvalue 177
[14:15:08.386] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.146
[14:15:08.386] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 183
[14:15:08.387] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.105
[14:15:08.387] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[14:15:08.387] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.181
[14:15:08.387] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[14:15:08.387] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.662
[14:15:08.387] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 178
[14:15:08.387] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.332
[14:15:08.387] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[14:15:08.387] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.296
[14:15:08.387] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,10] phvalue 174
[14:15:08.387] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.068
[14:15:08.387] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 169
[14:15:08.387] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:15:08.387] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:15:08.388] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:15:08.470] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:15:08.815] <TB0>     INFO: Expecting 41600 events.
[14:15:12.979] <TB0>     INFO: 41600 events read in total (3449ms).
[14:15:12.980] <TB0>     INFO: Test took 4510ms.
[14:15:12.988] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:12.988] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[14:15:12.988] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:15:12.992] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:15:12.992] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 7
[14:15:12.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.8485
[14:15:12.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 55
[14:15:12.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.1872
[14:15:12.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 75
[14:15:12.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.3455
[14:15:12.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 73
[14:15:12.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.748
[14:15:12.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 79
[14:15:12.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9458
[14:15:12.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,43] phvalue 75
[14:15:12.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9015
[14:15:12.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 68
[14:15:12.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1537
[14:15:12.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,60] phvalue 82
[14:15:12.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.1117
[14:15:12.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,66] phvalue 58
[14:15:12.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.3333
[14:15:12.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 64
[14:15:12.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.7982
[14:15:12.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 83
[14:15:12.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.7064
[14:15:12.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 89
[14:15:12.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6289
[14:15:12.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 82
[14:15:12.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0863
[14:15:12.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[14:15:12.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0618
[14:15:12.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 77
[14:15:12.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.0325
[14:15:12.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 67
[14:15:12.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.3645
[14:15:12.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,61] phvalue 66
[14:15:12.998] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 0 0
[14:15:13.399] <TB0>     INFO: Expecting 2560 events.
[14:15:14.358] <TB0>     INFO: 2560 events read in total (244ms).
[14:15:14.358] <TB0>     INFO: Test took 1360ms.
[14:15:14.359] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:14.359] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 1 1
[14:15:14.866] <TB0>     INFO: Expecting 2560 events.
[14:15:15.825] <TB0>     INFO: 2560 events read in total (244ms).
[14:15:15.825] <TB0>     INFO: Test took 1466ms.
[14:15:15.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:15.825] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 2 2
[14:15:16.332] <TB0>     INFO: Expecting 2560 events.
[14:15:17.289] <TB0>     INFO: 2560 events read in total (242ms).
[14:15:17.290] <TB0>     INFO: Test took 1465ms.
[14:15:17.290] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:17.290] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 3 3
[14:15:17.801] <TB0>     INFO: Expecting 2560 events.
[14:15:18.757] <TB0>     INFO: 2560 events read in total (241ms).
[14:15:18.758] <TB0>     INFO: Test took 1468ms.
[14:15:18.758] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:18.758] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 43, 4 4
[14:15:19.265] <TB0>     INFO: Expecting 2560 events.
[14:15:20.224] <TB0>     INFO: 2560 events read in total (244ms).
[14:15:20.224] <TB0>     INFO: Test took 1466ms.
[14:15:20.225] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:20.225] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 5 5
[14:15:20.732] <TB0>     INFO: Expecting 2560 events.
[14:15:21.688] <TB0>     INFO: 2560 events read in total (241ms).
[14:15:21.689] <TB0>     INFO: Test took 1464ms.
[14:15:21.691] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:21.691] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 60, 6 6
[14:15:22.196] <TB0>     INFO: Expecting 2560 events.
[14:15:23.156] <TB0>     INFO: 2560 events read in total (245ms).
[14:15:23.157] <TB0>     INFO: Test took 1466ms.
[14:15:23.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:23.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 66, 7 7
[14:15:23.664] <TB0>     INFO: Expecting 2560 events.
[14:15:24.623] <TB0>     INFO: 2560 events read in total (244ms).
[14:15:24.624] <TB0>     INFO: Test took 1467ms.
[14:15:24.624] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:24.624] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 8 8
[14:15:25.131] <TB0>     INFO: Expecting 2560 events.
[14:15:26.089] <TB0>     INFO: 2560 events read in total (243ms).
[14:15:26.089] <TB0>     INFO: Test took 1465ms.
[14:15:26.089] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:26.089] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 9 9
[14:15:26.597] <TB0>     INFO: Expecting 2560 events.
[14:15:27.556] <TB0>     INFO: 2560 events read in total (244ms).
[14:15:27.556] <TB0>     INFO: Test took 1467ms.
[14:15:27.556] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:27.557] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 10 10
[14:15:28.063] <TB0>     INFO: Expecting 2560 events.
[14:15:29.021] <TB0>     INFO: 2560 events read in total (243ms).
[14:15:29.021] <TB0>     INFO: Test took 1464ms.
[14:15:29.022] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:29.022] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 11 11
[14:15:29.529] <TB0>     INFO: Expecting 2560 events.
[14:15:30.488] <TB0>     INFO: 2560 events read in total (244ms).
[14:15:30.488] <TB0>     INFO: Test took 1466ms.
[14:15:30.488] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:30.488] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 12 12
[14:15:30.997] <TB0>     INFO: Expecting 2560 events.
[14:15:31.956] <TB0>     INFO: 2560 events read in total (244ms).
[14:15:31.957] <TB0>     INFO: Test took 1469ms.
[14:15:31.957] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:31.957] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 13 13
[14:15:32.464] <TB0>     INFO: Expecting 2560 events.
[14:15:33.421] <TB0>     INFO: 2560 events read in total (243ms).
[14:15:33.421] <TB0>     INFO: Test took 1464ms.
[14:15:33.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:33.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 14 14
[14:15:33.930] <TB0>     INFO: Expecting 2560 events.
[14:15:34.889] <TB0>     INFO: 2560 events read in total (245ms).
[14:15:34.889] <TB0>     INFO: Test took 1467ms.
[14:15:34.889] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:34.890] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 61, 15 15
[14:15:35.398] <TB0>     INFO: Expecting 2560 events.
[14:15:36.355] <TB0>     INFO: 2560 events read in total (243ms).
[14:15:36.356] <TB0>     INFO: Test took 1466ms.
[14:15:36.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:36.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC0
[14:15:36.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:15:36.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:15:36.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:15:36.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:15:36.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:15:36.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:15:36.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[14:15:36.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:15:36.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:15:36.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:15:36.357] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[14:15:36.357] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:15:36.357] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:15:36.357] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 28 on ROC14
[14:15:36.357] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:15:36.359] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:15:36.865] <TB0>     INFO: Expecting 655360 events.
[14:15:48.660] <TB0>     INFO: 655360 events read in total (11080ms).
[14:15:48.671] <TB0>     INFO: Expecting 655360 events.
[14:16:00.329] <TB0>     INFO: 655360 events read in total (11102ms).
[14:16:00.344] <TB0>     INFO: Expecting 655360 events.
[14:16:11.004] <TB0>     INFO: 655360 events read in total (11106ms).
[14:16:12.023] <TB0>     INFO: Expecting 655360 events.
[14:16:23.669] <TB0>     INFO: 655360 events read in total (11097ms).
[14:16:23.694] <TB0>     INFO: Expecting 655360 events.
[14:16:35.282] <TB0>     INFO: 655360 events read in total (11046ms).
[14:16:35.309] <TB0>     INFO: Expecting 655360 events.
[14:16:46.000] <TB0>     INFO: 655360 events read in total (11147ms).
[14:16:47.033] <TB0>     INFO: Expecting 655360 events.
[14:16:58.634] <TB0>     INFO: 655360 events read in total (11073ms).
[14:16:58.672] <TB0>     INFO: Expecting 655360 events.
[14:17:10.310] <TB0>     INFO: 655360 events read in total (11108ms).
[14:17:10.352] <TB0>     INFO: Expecting 655360 events.
[14:17:22.034] <TB0>     INFO: 655360 events read in total (11152ms).
[14:17:22.082] <TB0>     INFO: Expecting 655360 events.
[14:17:33.745] <TB0>     INFO: 655360 events read in total (11137ms).
[14:17:33.796] <TB0>     INFO: Expecting 655360 events.
[14:17:45.475] <TB0>     INFO: 655360 events read in total (11153ms).
[14:17:45.529] <TB0>     INFO: Expecting 655360 events.
[14:17:57.201] <TB0>     INFO: 655360 events read in total (11146ms).
[14:17:57.262] <TB0>     INFO: Expecting 655360 events.
[14:18:08.981] <TB0>     INFO: 655360 events read in total (11192ms).
[14:18:09.042] <TB0>     INFO: Expecting 655360 events.
[14:18:20.784] <TB0>     INFO: 655360 events read in total (11216ms).
[14:18:20.850] <TB0>     INFO: Expecting 655360 events.
[14:18:32.575] <TB0>     INFO: 655360 events read in total (11199ms).
[14:18:32.647] <TB0>     INFO: Expecting 655360 events.
[14:18:44.400] <TB0>     INFO: 655360 events read in total (11227ms).
[14:18:44.481] <TB0>     INFO: Test took 188122ms.
[14:18:44.577] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:44.884] <TB0>     INFO: Expecting 655360 events.
[14:18:56.703] <TB0>     INFO: 655360 events read in total (11104ms).
[14:18:56.716] <TB0>     INFO: Expecting 655360 events.
[14:19:08.425] <TB0>     INFO: 655360 events read in total (11152ms).
[14:19:08.439] <TB0>     INFO: Expecting 655360 events.
[14:19:20.105] <TB0>     INFO: 655360 events read in total (11108ms).
[14:19:20.125] <TB0>     INFO: Expecting 655360 events.
[14:19:31.816] <TB0>     INFO: 655360 events read in total (11148ms).
[14:19:31.840] <TB0>     INFO: Expecting 655360 events.
[14:19:43.555] <TB0>     INFO: 655360 events read in total (11168ms).
[14:19:43.582] <TB0>     INFO: Expecting 655360 events.
[14:19:55.267] <TB0>     INFO: 655360 events read in total (11143ms).
[14:19:55.305] <TB0>     INFO: Expecting 655360 events.
[14:20:06.976] <TB0>     INFO: 655360 events read in total (11144ms).
[14:20:07.014] <TB0>     INFO: Expecting 655360 events.
[14:20:18.640] <TB0>     INFO: 655360 events read in total (11091ms).
[14:20:18.684] <TB0>     INFO: Expecting 655360 events.
[14:20:30.418] <TB0>     INFO: 655360 events read in total (11207ms).
[14:20:30.463] <TB0>     INFO: Expecting 655360 events.
[14:20:42.142] <TB0>     INFO: 655360 events read in total (11153ms).
[14:20:42.190] <TB0>     INFO: Expecting 655360 events.
[14:20:53.923] <TB0>     INFO: 655360 events read in total (11206ms).
[14:20:53.978] <TB0>     INFO: Expecting 655360 events.
[14:21:05.749] <TB0>     INFO: 655360 events read in total (11245ms).
[14:21:05.806] <TB0>     INFO: Expecting 655360 events.
[14:21:17.425] <TB0>     INFO: 655360 events read in total (11093ms).
[14:21:17.487] <TB0>     INFO: Expecting 655360 events.
[14:21:28.952] <TB0>     INFO: 655360 events read in total (10939ms).
[14:21:29.019] <TB0>     INFO: Expecting 655360 events.
[14:21:40.582] <TB0>     INFO: 655360 events read in total (11037ms).
[14:21:40.654] <TB0>     INFO: Expecting 655360 events.
[14:21:52.161] <TB0>     INFO: 655360 events read in total (10981ms).
[14:21:52.239] <TB0>     INFO: Test took 187662ms.
[14:21:52.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:52.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:21:52.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:52.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:21:52.418] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:52.419] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:21:52.419] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:52.420] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:21:52.420] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:52.420] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:21:52.420] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:52.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:21:52.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:52.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:21:52.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:52.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:21:52.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:52.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:21:52.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:52.423] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:21:52.423] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:52.423] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:21:52.423] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:52.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:21:52.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:52.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:21:52.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:52.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:21:52.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:52.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:21:52.425] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:52.426] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:21:52.426] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:52.434] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:52.443] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:52.451] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:21:52.459] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:21:52.466] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:21:52.474] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:21:52.481] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:21:52.489] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:21:52.496] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:21:52.503] <TB0>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:21:52.511] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:52.518] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:52.525] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:21:52.532] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:21:52.540] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:21:52.547] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:21:52.554] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:21:52.561] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:21:52.568] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:52.576] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:52.583] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:52.590] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:52.597] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:52.604] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:52.611] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:52.618] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:52.626] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:52.633] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:21:52.641] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:52.649] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:52.657] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:21:52.687] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C0.dat
[14:21:52.687] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C1.dat
[14:21:52.687] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C2.dat
[14:21:52.687] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C3.dat
[14:21:52.688] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C4.dat
[14:21:52.688] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C5.dat
[14:21:52.688] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C6.dat
[14:21:52.688] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C7.dat
[14:21:52.688] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C8.dat
[14:21:52.688] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C9.dat
[14:21:52.688] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C10.dat
[14:21:52.688] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C11.dat
[14:21:52.688] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C12.dat
[14:21:52.689] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C13.dat
[14:21:52.689] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C14.dat
[14:21:52.689] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C15.dat
[14:21:53.041] <TB0>     INFO: Expecting 41600 events.
[14:21:56.907] <TB0>     INFO: 41600 events read in total (3152ms).
[14:21:56.908] <TB0>     INFO: Test took 4216ms.
[14:21:57.551] <TB0>     INFO: Expecting 41600 events.
[14:22:01.403] <TB0>     INFO: 41600 events read in total (3137ms).
[14:22:01.404] <TB0>     INFO: Test took 4196ms.
[14:22:02.050] <TB0>     INFO: Expecting 41600 events.
[14:22:05.897] <TB0>     INFO: 41600 events read in total (3132ms).
[14:22:05.898] <TB0>     INFO: Test took 4195ms.
[14:22:06.198] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:06.331] <TB0>     INFO: Expecting 2560 events.
[14:22:07.290] <TB0>     INFO: 2560 events read in total (244ms).
[14:22:07.290] <TB0>     INFO: Test took 1092ms.
[14:22:07.292] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:07.799] <TB0>     INFO: Expecting 2560 events.
[14:22:08.758] <TB0>     INFO: 2560 events read in total (244ms).
[14:22:08.758] <TB0>     INFO: Test took 1466ms.
[14:22:08.760] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:09.267] <TB0>     INFO: Expecting 2560 events.
[14:22:10.224] <TB0>     INFO: 2560 events read in total (242ms).
[14:22:10.225] <TB0>     INFO: Test took 1465ms.
[14:22:10.227] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:10.733] <TB0>     INFO: Expecting 2560 events.
[14:22:11.693] <TB0>     INFO: 2560 events read in total (245ms).
[14:22:11.693] <TB0>     INFO: Test took 1466ms.
[14:22:11.696] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:12.204] <TB0>     INFO: Expecting 2560 events.
[14:22:13.162] <TB0>     INFO: 2560 events read in total (243ms).
[14:22:13.162] <TB0>     INFO: Test took 1467ms.
[14:22:13.164] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:13.671] <TB0>     INFO: Expecting 2560 events.
[14:22:14.632] <TB0>     INFO: 2560 events read in total (246ms).
[14:22:14.632] <TB0>     INFO: Test took 1468ms.
[14:22:14.637] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:15.141] <TB0>     INFO: Expecting 2560 events.
[14:22:16.100] <TB0>     INFO: 2560 events read in total (245ms).
[14:22:16.101] <TB0>     INFO: Test took 1465ms.
[14:22:16.105] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:16.609] <TB0>     INFO: Expecting 2560 events.
[14:22:17.569] <TB0>     INFO: 2560 events read in total (245ms).
[14:22:17.570] <TB0>     INFO: Test took 1465ms.
[14:22:17.572] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:18.079] <TB0>     INFO: Expecting 2560 events.
[14:22:19.035] <TB0>     INFO: 2560 events read in total (242ms).
[14:22:19.036] <TB0>     INFO: Test took 1464ms.
[14:22:19.038] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:19.545] <TB0>     INFO: Expecting 2560 events.
[14:22:20.506] <TB0>     INFO: 2560 events read in total (246ms).
[14:22:20.506] <TB0>     INFO: Test took 1468ms.
[14:22:20.508] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:21.015] <TB0>     INFO: Expecting 2560 events.
[14:22:21.971] <TB0>     INFO: 2560 events read in total (241ms).
[14:22:21.972] <TB0>     INFO: Test took 1464ms.
[14:22:21.976] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:22.482] <TB0>     INFO: Expecting 2560 events.
[14:22:23.441] <TB0>     INFO: 2560 events read in total (244ms).
[14:22:23.441] <TB0>     INFO: Test took 1465ms.
[14:22:23.443] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:23.949] <TB0>     INFO: Expecting 2560 events.
[14:22:24.907] <TB0>     INFO: 2560 events read in total (243ms).
[14:22:24.907] <TB0>     INFO: Test took 1464ms.
[14:22:24.910] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:25.416] <TB0>     INFO: Expecting 2560 events.
[14:22:26.375] <TB0>     INFO: 2560 events read in total (244ms).
[14:22:26.376] <TB0>     INFO: Test took 1466ms.
[14:22:26.378] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:26.884] <TB0>     INFO: Expecting 2560 events.
[14:22:27.842] <TB0>     INFO: 2560 events read in total (243ms).
[14:22:27.842] <TB0>     INFO: Test took 1464ms.
[14:22:27.844] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:28.359] <TB0>     INFO: Expecting 2560 events.
[14:22:29.317] <TB0>     INFO: 2560 events read in total (244ms).
[14:22:29.318] <TB0>     INFO: Test took 1474ms.
[14:22:29.320] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:29.826] <TB0>     INFO: Expecting 2560 events.
[14:22:30.784] <TB0>     INFO: 2560 events read in total (243ms).
[14:22:30.785] <TB0>     INFO: Test took 1465ms.
[14:22:30.789] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:31.293] <TB0>     INFO: Expecting 2560 events.
[14:22:32.252] <TB0>     INFO: 2560 events read in total (244ms).
[14:22:32.252] <TB0>     INFO: Test took 1463ms.
[14:22:32.255] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:32.761] <TB0>     INFO: Expecting 2560 events.
[14:22:33.720] <TB0>     INFO: 2560 events read in total (244ms).
[14:22:33.721] <TB0>     INFO: Test took 1466ms.
[14:22:33.723] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:34.228] <TB0>     INFO: Expecting 2560 events.
[14:22:35.186] <TB0>     INFO: 2560 events read in total (243ms).
[14:22:35.186] <TB0>     INFO: Test took 1463ms.
[14:22:35.190] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:35.695] <TB0>     INFO: Expecting 2560 events.
[14:22:36.654] <TB0>     INFO: 2560 events read in total (244ms).
[14:22:36.654] <TB0>     INFO: Test took 1464ms.
[14:22:36.658] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:37.163] <TB0>     INFO: Expecting 2560 events.
[14:22:38.120] <TB0>     INFO: 2560 events read in total (242ms).
[14:22:38.121] <TB0>     INFO: Test took 1463ms.
[14:22:38.125] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:38.630] <TB0>     INFO: Expecting 2560 events.
[14:22:39.589] <TB0>     INFO: 2560 events read in total (244ms).
[14:22:39.589] <TB0>     INFO: Test took 1464ms.
[14:22:39.591] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:40.097] <TB0>     INFO: Expecting 2560 events.
[14:22:41.056] <TB0>     INFO: 2560 events read in total (244ms).
[14:22:41.056] <TB0>     INFO: Test took 1465ms.
[14:22:41.058] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:41.568] <TB0>     INFO: Expecting 2560 events.
[14:22:42.526] <TB0>     INFO: 2560 events read in total (243ms).
[14:22:42.526] <TB0>     INFO: Test took 1468ms.
[14:22:42.530] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:43.035] <TB0>     INFO: Expecting 2560 events.
[14:22:43.993] <TB0>     INFO: 2560 events read in total (244ms).
[14:22:43.993] <TB0>     INFO: Test took 1463ms.
[14:22:43.998] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:44.502] <TB0>     INFO: Expecting 2560 events.
[14:22:45.460] <TB0>     INFO: 2560 events read in total (243ms).
[14:22:45.460] <TB0>     INFO: Test took 1463ms.
[14:22:45.462] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:45.969] <TB0>     INFO: Expecting 2560 events.
[14:22:46.926] <TB0>     INFO: 2560 events read in total (242ms).
[14:22:46.927] <TB0>     INFO: Test took 1465ms.
[14:22:46.929] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:47.436] <TB0>     INFO: Expecting 2560 events.
[14:22:48.396] <TB0>     INFO: 2560 events read in total (246ms).
[14:22:48.397] <TB0>     INFO: Test took 1468ms.
[14:22:48.399] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:48.908] <TB0>     INFO: Expecting 2560 events.
[14:22:49.869] <TB0>     INFO: 2560 events read in total (246ms).
[14:22:49.869] <TB0>     INFO: Test took 1470ms.
[14:22:49.871] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:50.378] <TB0>     INFO: Expecting 2560 events.
[14:22:51.336] <TB0>     INFO: 2560 events read in total (244ms).
[14:22:51.337] <TB0>     INFO: Test took 1466ms.
[14:22:51.339] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:51.845] <TB0>     INFO: Expecting 2560 events.
[14:22:52.806] <TB0>     INFO: 2560 events read in total (246ms).
[14:22:52.806] <TB0>     INFO: Test took 1467ms.
[14:22:53.828] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:22:53.828] <TB0>     INFO: PH scale (per ROC):    76  71  79  78  77  76  66  64  74  70  66  69  69  70  67  68
[14:22:53.828] <TB0>     INFO: PH offset (per ROC):  194 176 176 173 176 178 175 197 186 171 167 173 182 176 186 187
[14:22:53.000] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:22:53.004] <TB0>     INFO: ######################################################################
[14:22:53.004] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:22:53.004] <TB0>     INFO: ######################################################################
[14:22:53.004] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:22:54.014] <TB0>     INFO: scanning low vcal = 10
[14:22:54.357] <TB0>     INFO: Expecting 41600 events.
[14:22:58.088] <TB0>     INFO: 41600 events read in total (3017ms).
[14:22:58.088] <TB0>     INFO: Test took 4074ms.
[14:22:58.090] <TB0>     INFO: scanning low vcal = 20
[14:22:58.596] <TB0>     INFO: Expecting 41600 events.
[14:23:02.319] <TB0>     INFO: 41600 events read in total (3008ms).
[14:23:02.320] <TB0>     INFO: Test took 4230ms.
[14:23:02.322] <TB0>     INFO: scanning low vcal = 30
[14:23:02.833] <TB0>     INFO: Expecting 41600 events.
[14:23:06.561] <TB0>     INFO: 41600 events read in total (3013ms).
[14:23:06.561] <TB0>     INFO: Test took 4239ms.
[14:23:06.564] <TB0>     INFO: scanning low vcal = 40
[14:23:07.063] <TB0>     INFO: Expecting 41600 events.
[14:23:11.291] <TB0>     INFO: 41600 events read in total (3513ms).
[14:23:11.292] <TB0>     INFO: Test took 4728ms.
[14:23:11.295] <TB0>     INFO: scanning low vcal = 50
[14:23:11.710] <TB0>     INFO: Expecting 41600 events.
[14:23:15.956] <TB0>     INFO: 41600 events read in total (3531ms).
[14:23:15.957] <TB0>     INFO: Test took 4662ms.
[14:23:15.960] <TB0>     INFO: scanning low vcal = 60
[14:23:16.375] <TB0>     INFO: Expecting 41600 events.
[14:23:20.624] <TB0>     INFO: 41600 events read in total (3534ms).
[14:23:20.625] <TB0>     INFO: Test took 4665ms.
[14:23:20.628] <TB0>     INFO: scanning low vcal = 70
[14:23:21.041] <TB0>     INFO: Expecting 41600 events.
[14:23:25.283] <TB0>     INFO: 41600 events read in total (3527ms).
[14:23:25.284] <TB0>     INFO: Test took 4656ms.
[14:23:25.288] <TB0>     INFO: scanning low vcal = 80
[14:23:25.707] <TB0>     INFO: Expecting 41600 events.
[14:23:29.969] <TB0>     INFO: 41600 events read in total (3547ms).
[14:23:29.970] <TB0>     INFO: Test took 4682ms.
[14:23:29.973] <TB0>     INFO: scanning low vcal = 90
[14:23:30.393] <TB0>     INFO: Expecting 41600 events.
[14:23:34.655] <TB0>     INFO: 41600 events read in total (3547ms).
[14:23:34.656] <TB0>     INFO: Test took 4683ms.
[14:23:34.660] <TB0>     INFO: scanning low vcal = 100
[14:23:35.079] <TB0>     INFO: Expecting 41600 events.
[14:23:39.466] <TB0>     INFO: 41600 events read in total (3672ms).
[14:23:39.467] <TB0>     INFO: Test took 4807ms.
[14:23:39.470] <TB0>     INFO: scanning low vcal = 110
[14:23:39.887] <TB0>     INFO: Expecting 41600 events.
[14:23:44.153] <TB0>     INFO: 41600 events read in total (3551ms).
[14:23:44.154] <TB0>     INFO: Test took 4684ms.
[14:23:44.157] <TB0>     INFO: scanning low vcal = 120
[14:23:44.573] <TB0>     INFO: Expecting 41600 events.
[14:23:48.847] <TB0>     INFO: 41600 events read in total (3559ms).
[14:23:48.848] <TB0>     INFO: Test took 4691ms.
[14:23:48.851] <TB0>     INFO: scanning low vcal = 130
[14:23:49.265] <TB0>     INFO: Expecting 41600 events.
[14:23:53.512] <TB0>     INFO: 41600 events read in total (3532ms).
[14:23:53.513] <TB0>     INFO: Test took 4662ms.
[14:23:53.516] <TB0>     INFO: scanning low vcal = 140
[14:23:53.930] <TB0>     INFO: Expecting 41600 events.
[14:23:58.233] <TB0>     INFO: 41600 events read in total (3588ms).
[14:23:58.234] <TB0>     INFO: Test took 4718ms.
[14:23:58.239] <TB0>     INFO: scanning low vcal = 150
[14:23:58.654] <TB0>     INFO: Expecting 41600 events.
[14:24:03.008] <TB0>     INFO: 41600 events read in total (3638ms).
[14:24:03.009] <TB0>     INFO: Test took 4768ms.
[14:24:03.015] <TB0>     INFO: scanning low vcal = 160
[14:24:03.423] <TB0>     INFO: Expecting 41600 events.
[14:24:07.729] <TB0>     INFO: 41600 events read in total (3591ms).
[14:24:07.730] <TB0>     INFO: Test took 4715ms.
[14:24:07.744] <TB0>     INFO: scanning low vcal = 170
[14:24:08.232] <TB0>     INFO: Expecting 41600 events.
[14:24:12.598] <TB0>     INFO: 41600 events read in total (3650ms).
[14:24:12.605] <TB0>     INFO: Test took 4860ms.
[14:24:12.609] <TB0>     INFO: scanning low vcal = 180
[14:24:13.180] <TB0>     INFO: Expecting 41600 events.
[14:24:17.534] <TB0>     INFO: 41600 events read in total (3638ms).
[14:24:17.549] <TB0>     INFO: Test took 4940ms.
[14:24:17.554] <TB0>     INFO: scanning low vcal = 190
[14:24:18.137] <TB0>     INFO: Expecting 41600 events.
[14:24:22.417] <TB0>     INFO: 41600 events read in total (3564ms).
[14:24:22.418] <TB0>     INFO: Test took 4864ms.
[14:24:22.424] <TB0>     INFO: scanning low vcal = 200
[14:24:22.838] <TB0>     INFO: Expecting 41600 events.
[14:24:27.158] <TB0>     INFO: 41600 events read in total (3605ms).
[14:24:27.160] <TB0>     INFO: Test took 4735ms.
[14:24:27.163] <TB0>     INFO: scanning low vcal = 210
[14:24:27.544] <TB0>     INFO: Expecting 41600 events.
[14:24:31.819] <TB0>     INFO: 41600 events read in total (3559ms).
[14:24:31.820] <TB0>     INFO: Test took 4656ms.
[14:24:31.826] <TB0>     INFO: scanning low vcal = 220
[14:24:32.244] <TB0>     INFO: Expecting 41600 events.
[14:24:36.609] <TB0>     INFO: 41600 events read in total (3650ms).
[14:24:36.610] <TB0>     INFO: Test took 4784ms.
[14:24:36.615] <TB0>     INFO: scanning low vcal = 230
[14:24:37.026] <TB0>     INFO: Expecting 41600 events.
[14:24:41.251] <TB0>     INFO: 41600 events read in total (3510ms).
[14:24:41.251] <TB0>     INFO: Test took 4636ms.
[14:24:41.255] <TB0>     INFO: scanning low vcal = 240
[14:24:41.671] <TB0>     INFO: Expecting 41600 events.
[14:24:45.888] <TB0>     INFO: 41600 events read in total (3502ms).
[14:24:45.889] <TB0>     INFO: Test took 4634ms.
[14:24:45.892] <TB0>     INFO: scanning low vcal = 250
[14:24:46.312] <TB0>     INFO: Expecting 41600 events.
[14:24:50.588] <TB0>     INFO: 41600 events read in total (3561ms).
[14:24:50.588] <TB0>     INFO: Test took 4697ms.
[14:24:50.593] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:24:51.008] <TB0>     INFO: Expecting 41600 events.
[14:24:55.301] <TB0>     INFO: 41600 events read in total (3578ms).
[14:24:55.301] <TB0>     INFO: Test took 4708ms.
[14:24:55.304] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:24:55.721] <TB0>     INFO: Expecting 41600 events.
[14:24:59.003] <TB0>     INFO: 41600 events read in total (3567ms).
[14:24:59.003] <TB0>     INFO: Test took 4699ms.
[14:25:00.006] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:25:00.423] <TB0>     INFO: Expecting 41600 events.
[14:25:04.706] <TB0>     INFO: 41600 events read in total (3568ms).
[14:25:04.706] <TB0>     INFO: Test took 4700ms.
[14:25:04.709] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:25:05.127] <TB0>     INFO: Expecting 41600 events.
[14:25:09.383] <TB0>     INFO: 41600 events read in total (3542ms).
[14:25:09.384] <TB0>     INFO: Test took 4674ms.
[14:25:09.390] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:25:09.805] <TB0>     INFO: Expecting 41600 events.
[14:25:14.050] <TB0>     INFO: 41600 events read in total (3530ms).
[14:25:14.051] <TB0>     INFO: Test took 4661ms.
[14:25:14.588] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:25:14.591] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:25:14.591] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:25:14.592] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:25:14.592] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:25:14.592] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:25:14.592] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:25:14.593] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:25:14.593] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:25:14.593] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:25:14.593] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:25:14.593] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:25:14.594] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:25:14.594] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:25:14.594] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:25:14.594] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:25:14.594] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:25:52.487] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:25:52.487] <TB0>     INFO: non-linearity mean:  0.958 0.960 0.965 0.960 0.964 0.955 0.955 0.958 0.952 0.961 0.961 0.962 0.956 0.951 0.956 0.955
[14:25:52.487] <TB0>     INFO: non-linearity RMS:   0.006 0.005 0.005 0.006 0.004 0.006 0.006 0.007 0.006 0.006 0.006 0.005 0.006 0.005 0.007 0.006
[14:25:52.487] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:25:52.512] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:25:52.535] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:25:52.558] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:25:52.581] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:25:52.603] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:25:52.626] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:25:52.649] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:25:52.672] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:25:52.694] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:25:52.717] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:25:52.740] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:25:52.763] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:25:52.786] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:25:52.808] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:25:52.831] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-42_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:25:52.854] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:25:52.854] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:25:52.862] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:25:52.862] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:25:52.864] <TB0>     INFO: ######################################################################
[14:25:52.864] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:25:52.864] <TB0>     INFO: ######################################################################
[14:25:52.867] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:25:52.878] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:25:52.878] <TB0>     INFO:     run 1 of 1
[14:25:52.879] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:53.222] <TB0>     INFO: Expecting 3120000 events.
[14:26:44.219] <TB0>     INFO: 1298185 events read in total (50282ms).
[14:27:34.757] <TB0>     INFO: 2594515 events read in total (100820ms).
[14:27:55.374] <TB0>     INFO: 3120000 events read in total (121437ms).
[14:27:55.418] <TB0>     INFO: Test took 122540ms.
[14:27:55.490] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:55.623] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:57.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:58.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:00.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:01.504] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:02.976] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:04.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:05.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:07.410] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:08.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:10.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:11.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:13.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:14.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:16.035] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:17.533] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:18.984] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378437632
[14:28:19.015] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:28:19.015] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.1416, RMS = 1.92256
[14:28:19.015] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:28:19.015] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:28:19.015] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.2786, RMS = 1.98889
[14:28:19.015] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:28:19.017] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:28:19.017] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.7553, RMS = 2.16481
[14:28:19.017] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:28:19.017] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:28:19.017] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.717, RMS = 2.22412
[14:28:19.017] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:28:19.018] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:28:19.018] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9366, RMS = 1.17109
[14:28:19.018] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:28:19.018] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:28:19.018] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4698, RMS = 1.47097
[14:28:19.018] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:28:19.019] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:28:19.019] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6419, RMS = 1.11091
[14:28:19.019] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:28:19.019] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:28:19.019] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.025, RMS = 1.17113
[14:28:19.019] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:28:19.020] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:28:19.020] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6893, RMS = 1.33197
[14:28:19.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:28:19.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:28:19.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8711, RMS = 1.31177
[14:28:19.021] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:28:19.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:28:19.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.29, RMS = 1.48986
[14:28:19.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:28:19.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:28:19.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.7584, RMS = 1.66435
[14:28:19.022] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:28:19.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:28:19.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9078, RMS = 1.2703
[14:28:19.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:28:19.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:28:19.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5324, RMS = 1.19211
[14:28:19.023] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:28:19.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:28:19.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8688, RMS = 1.56606
[14:28:19.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:28:19.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:28:19.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6502, RMS = 1.97667
[14:28:19.024] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:28:19.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:28:19.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4743, RMS = 1.4554
[14:28:19.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:28:19.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:28:19.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7697, RMS = 1.42946
[14:28:19.025] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:28:19.027] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:28:19.027] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.9238, RMS = 2.08118
[14:28:19.027] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:28:19.027] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:28:19.027] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.4438, RMS = 2.27414
[14:28:19.027] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[14:28:19.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:28:19.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9535, RMS = 1.48315
[14:28:19.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:28:19.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:28:19.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5203, RMS = 1.34408
[14:28:19.029] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:28:19.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:28:19.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8812, RMS = 1.17676
[14:28:19.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:28:19.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:28:19.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3799, RMS = 1.40374
[14:28:19.030] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:28:19.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:28:19.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0477, RMS = 1.75338
[14:28:19.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:28:19.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:28:19.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2479, RMS = 1.7078
[14:28:19.031] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:28:19.032] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:28:19.032] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.4284, RMS = 1.98829
[14:28:19.032] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:28:19.032] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:28:19.032] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.1105, RMS = 2.10761
[14:28:19.032] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:28:19.033] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:28:19.033] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9827, RMS = 1.49253
[14:28:19.033] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:28:19.034] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:28:19.034] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3344, RMS = 1.39365
[14:28:19.034] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:28:19.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:28:19.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.336, RMS = 1.12153
[14:28:19.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:28:19.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:28:19.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8397, RMS = 1.10635
[14:28:19.035] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:28:19.039] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[14:28:19.039] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    1    1    3    0    0    2    0    1
[14:28:19.039] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:28:19.137] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:28:19.137] <TB0>     INFO: enter test to run
[14:28:19.137] <TB0>     INFO:   test:  no parameter change
[14:28:19.138] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 391.5mA
[14:28:19.140] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[14:28:19.140] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[14:28:19.140] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:28:19.559] <TB0>    QUIET: Connection to board 133 closed.
[14:28:19.559] <TB0>     INFO: pXar: this is the end, my friend
[14:28:19.559] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
