m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/QuartusProjects/verilog-portfolio/hello/simulation/modelsim
vb2ss
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1708033113
!i10b 1
!s100 @[TbMBM:SUa0DcQQNUK3^1
I0nU:YEk00SFmfbH;CiSLJ2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 b2ss_sv_unit
S1
R0
w1708028177
8C:/QuartusProjects/verilog-portfolio/hello/b2ss.sv
FC:/QuartusProjects/verilog-portfolio/hello/b2ss.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1708033113.000000
!s107 C:/QuartusProjects/verilog-portfolio/hello/b2ss.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/QuartusProjects/verilog-portfolio/hello|C:/QuartusProjects/verilog-portfolio/hello/b2ss.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/QuartusProjects/verilog-portfolio/hello
Z8 tCvgOpt 0
vcnt_div
R1
R2
!i10b 1
!s100 [HQD]ELV7jCPgEARRi@W62
IhWU6^gfMoZ15C9DW0@4@[2
R3
!s105 cnt_div_sv_unit
S1
R0
w1701254006
8C:/QuartusProjects/verilog-portfolio/hello/cnt_div.sv
FC:/QuartusProjects/verilog-portfolio/hello/cnt_div.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/QuartusProjects/verilog-portfolio/hello/cnt_div.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/QuartusProjects/verilog-portfolio/hello|C:/QuartusProjects/verilog-portfolio/hello/cnt_div.sv|
!i113 1
R6
R7
R8
vd_rg
R1
R2
!i10b 1
!s100 U[FoKK>G<>z7fPzO6jb<43
IH?>U;JYFhoRQ4R`XZz0NI0
R3
!s105 d_rg_sv_unit
S1
R0
w1700669613
8C:/QuartusProjects/verilog-portfolio/hello/d_rg.sv
FC:/QuartusProjects/verilog-portfolio/hello/d_rg.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/QuartusProjects/verilog-portfolio/hello/d_rg.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/QuartusProjects/verilog-portfolio/hello|C:/QuartusProjects/verilog-portfolio/hello/d_rg.sv|
!i113 1
R6
R7
R8
vdig_rg
R1
R2
!i10b 1
!s100 gGC`R`3?QWD;8Z3KdMh^W0
IKjI>FVTZUmHDmV<9`5FPk0
R3
!s105 dig_rg_sv_unit
S1
R0
w1700054721
8C:/QuartusProjects/verilog-portfolio/hello/dig_rg.sv
FC:/QuartusProjects/verilog-portfolio/hello/dig_rg.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/QuartusProjects/verilog-portfolio/hello/dig_rg.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/QuartusProjects/verilog-portfolio/hello|C:/QuartusProjects/verilog-portfolio/hello/dig_rg.sv|
!i113 1
R6
R7
R8
vFSM
R1
R2
!i10b 1
!s100 ZTSAFVOI=ZUlzUYULlW]A1
IH4ZcXFU7QUF@J:RGi61F>1
R3
!s105 FSM_sv_unit
S1
R0
w1700047384
8C:/QuartusProjects/verilog-portfolio/hello/FSM.sv
FC:/QuartusProjects/verilog-portfolio/hello/FSM.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/QuartusProjects/verilog-portfolio/hello/FSM.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/QuartusProjects/verilog-portfolio/hello|C:/QuartusProjects/verilog-portfolio/hello/FSM.sv|
!i113 1
R6
R7
R8
n@f@s@m
vhello
R1
R2
!i10b 1
!s100 jR6SL6JjQR[WR8R8JN1]c2
Ii=aXdek>nRZAJi`6J>@nC3
R3
!s105 hello_sv_unit
S1
R0
w1707996986
8C:/QuartusProjects/verilog-portfolio/hello/hello.sv
FC:/QuartusProjects/verilog-portfolio/hello/hello.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/QuartusProjects/verilog-portfolio/hello/hello.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/QuartusProjects/verilog-portfolio/hello|C:/QuartusProjects/verilog-portfolio/hello/hello.sv|
!i113 1
R6
R7
R8
vhello_tb
R1
R2
!i10b 1
!s100 zTf6NKM]H2Xd@l>F9MMBd1
IjVk7;_FE=7zT1N@BzPEaP2
R3
!s105 hello_tb_sv_unit
S1
R0
w1708033032
8C:/QuartusProjects/verilog-portfolio/hello/hello_tb.sv
FC:/QuartusProjects/verilog-portfolio/hello/hello_tb.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/QuartusProjects/verilog-portfolio/hello/hello_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/QuartusProjects/verilog-portfolio/hello|C:/QuartusProjects/verilog-portfolio/hello/hello_tb.sv|
!i113 1
R6
R7
R8
vMUX2
R1
R2
!i10b 1
!s100 ?_9Yh1d1TNPW90JKMeg_@3
Il]63[Uj29Xd[_YMO<7VBN1
R3
!s105 MUX2_sv_unit
S1
R0
w1700669636
8C:/QuartusProjects/verilog-portfolio/hello/MUX2.sv
FC:/QuartusProjects/verilog-portfolio/hello/MUX2.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/QuartusProjects/verilog-portfolio/hello/MUX2.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/QuartusProjects/verilog-portfolio/hello|C:/QuartusProjects/verilog-portfolio/hello/MUX2.sv|
!i113 1
R6
R7
R8
n@m@u@x2
vrst_rg
R1
R2
!i10b 1
!s100 ZPbBcBB0`L>oGcQNiM8BZ0
I9EQE>6_WWgMmGlP[fBabe2
R3
!s105 rst_rg_sv_unit
S1
R0
w1700046499
8C:/QuartusProjects/verilog-portfolio/hello/rst_rg.sv
FC:/QuartusProjects/verilog-portfolio/hello/rst_rg.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/QuartusProjects/verilog-portfolio/hello/rst_rg.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/QuartusProjects/verilog-portfolio/hello|C:/QuartusProjects/verilog-portfolio/hello/rst_rg.sv|
!i113 1
R6
R7
R8
vss_cntr
R1
R2
!i10b 1
!s100 _RLV]?cReIc6R<XKi6=Og1
IGl[8;hZo>zVVS2VWi<<KW1
R3
!s105 ss_cntr_sv_unit
S1
R0
w1707998701
8C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv
FC:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/QuartusProjects/verilog-portfolio/hello|C:/QuartusProjects/verilog-portfolio/hello/ss_cntr.sv|
!i113 1
R6
R7
R8
vss_rg
R1
R2
!i10b 1
!s100 F0MPb^KkA^Z6@[Mm1C`FZ2
IJ10N3:0fXc=O4SnB=1^Yz1
R3
!s105 ss_rg_sv_unit
S1
R0
w1700054839
8C:/QuartusProjects/verilog-portfolio/hello/ss_rg.sv
FC:/QuartusProjects/verilog-portfolio/hello/ss_rg.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/QuartusProjects/verilog-portfolio/hello/ss_rg.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/QuartusProjects/verilog-portfolio/hello|C:/QuartusProjects/verilog-portfolio/hello/ss_rg.sv|
!i113 1
R6
R7
R8
vword_gen
R1
R2
!i10b 1
!s100 W@Yi>Z;oQeh0BnXSa8LSb3
Iz@`_l@AEEWiYO^jMBf3U63
R3
!s105 word_gen_sv_unit
S1
R0
w1708030692
8C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv
FC:/QuartusProjects/verilog-portfolio/hello/word_gen.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/QuartusProjects/verilog-portfolio/hello|C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv|
!i113 1
R6
R7
R8
