
*** Running vivado
    with args -log pipeline_monociclo_sintesis.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeline_monociclo_sintesis.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pipeline_monociclo_sintesis.tcl -notrace
Command: synth_design -top pipeline_monociclo_sintesis -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11928 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 394.188 ; gain = 96.590
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pipeline_monociclo_sintesis' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:23]
	Parameter RegWrite bound to: 1 - type: integer 
	Parameter MemtoReg bound to: 0 - type: integer 
	Parameter MemRead bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Etapa1_IF' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v:23]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
	Parameter LEN bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX' (2#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v:23]
	Parameter LEN bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Adder' (3#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-638] synthesizing module 'Instruction_memory' [e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/synth/Instruction_memory.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: Instruction_memory.mif - type: string 
	Parameter C_INIT_FILE bound to: Instruction_memory.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.64395 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_0' declared at 'e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195312' bound to instance 'U0' of component 'blk_mem_gen_v8_4_0' [e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/synth/Instruction_memory.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'Instruction_memory' (12#1) [e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/synth/Instruction_memory.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'Etapa1_IF' (13#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v:23]
WARNING: [Synth 8-350] instance 'E1_IF' of module 'Etapa1_IF' requires 16 connections, but only 15 given [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:105]
INFO: [Synth 8-638] synthesizing module 'Unidad_halt' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v:23]
	Parameter LEN bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Unidad_halt' (14#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v:23]
INFO: [Synth 8-638] synthesizing module 'Etapa2_ID' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized0' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
	Parameter LEN bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized0' (14#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'Registers' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:23]
WARNING: [Synth 8-567] referenced signal 'RegWrite' should be on the sensitivity list [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:43]
WARNING: [Synth 8-567] referenced signal 'WriteRegister' should be on the sensitivity list [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:43]
WARNING: [Synth 8-567] referenced signal 'array' should be on the sensitivity list [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:52]
INFO: [Synth 8-256] done synthesizing module 'Registers' (15#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:23]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v:54]
WARNING: [Synth 8-567] referenced signal 'funcion' should be on the sensitivity list [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v:66]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (16#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v:54]
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized1' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
	Parameter LEN bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized1' (16#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'Sign_Extend' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v:23]
	Parameter LEN_output bound to: 32 - type: integer 
	Parameter LEN_input bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Sign_Extend' (17#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [Synth 8-256] done synthesizing module 'Etapa2_ID' (18#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v:23]
INFO: [Synth 8-638] synthesizing module 'Etapa2_ID_Modulo_Saltos' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v:24]
INFO: [Synth 8-638] synthesizing module 'pc_jump' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v:23]
INFO: [Synth 8-256] done synthesizing module 'pc_jump' (19#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v:23]
INFO: [Synth 8-638] synthesizing module 'Comparador_registros' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v:23]
	Parameter LEN bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Comparador_registros' (20#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v:23]
INFO: [Synth 8-256] done synthesizing module 'Etapa2_ID_Modulo_Saltos' (21#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v:24]
INFO: [Synth 8-638] synthesizing module 'Etapa3_EX' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:23]
	Parameter ALUScr bound to: 2 - type: integer 
	Parameter RegDst bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized2' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
	Parameter LEN bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized2' (21#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU_Control' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v:35]
INFO: [Synth 8-256] done synthesizing module 'ALU_Control' (22#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v:35]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v:23]
	Parameter LEN bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ALU' (23#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'Etapa3_EX' (24#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v:23]
INFO: [Synth 8-638] synthesizing module 'Etapa4_MEM' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v:23]
	Parameter MemWrite bound to: 0 - type: integer 
	Parameter MemRead bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized3' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
	Parameter LEN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized3' (24#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX__parameterized4' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
	Parameter LEN bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX__parameterized4' (24#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'Data_Memory' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.runs/synth_1/.Xil/Vivado-10224-DESKTOP-I9AG1Q0/realtime/Data_Memory_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory' (25#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.runs/synth_1/.Xil/Vivado-10224-DESKTOP-I9AG1Q0/realtime/Data_Memory_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Etapa4_MEM' (26#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v:23]
INFO: [Synth 8-638] synthesizing module 'Triple_MUX' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v:23]
	Parameter LEN bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Triple_MUX' (27#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'contador_clk' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v:21]
	Parameter LEN bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contador_clk' (28#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v:21]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (29#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 33.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (30#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (31#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (32#1) [e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (33#1) [e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-256] done synthesizing module 'pipeline_monociclo_sintesis' (34#1) [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v:23]
WARNING: [Synth 8-3331] design Etapa4_MEM has unconnected port Latch_Ex_MEM_Zero
WARNING: [Synth 8-3331] design ALU has unconnected port Clk
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[25]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[24]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[23]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[22]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[21]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[20]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[19]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[18]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[17]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[16]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[15]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[14]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[13]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[12]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[11]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[10]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[9]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[8]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[7]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[6]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[5]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[4]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[3]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[2]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[1]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_ID_Ex_InstrOut_25_0_instr_index[0]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[31]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[30]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[29]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[28]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[27]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[26]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[25]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[24]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[23]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[22]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[21]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[20]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[19]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[18]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[17]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[16]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[15]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[14]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[13]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[12]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[11]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[10]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[9]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[8]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[7]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[6]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[5]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[4]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[3]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[2]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[1]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Latch_Ex_MEM_ALUOut[0]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[31]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[30]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[29]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[28]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[27]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[26]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[25]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[24]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[23]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[22]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[21]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[20]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[19]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[18]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[17]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[16]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[15]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[14]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[13]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[12]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[11]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[10]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[9]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[8]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[7]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[6]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[5]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[4]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[3]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[2]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[1]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port Mux_WB[0]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port ForwardA[1]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port ForwardA[0]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port ForwardB[1]
WARNING: [Synth 8-3331] design Etapa3_EX has unconnected port ForwardB[0]
WARNING: [Synth 8-3331] design Etapa2_ID_Modulo_Saltos has unconnected port Clk
WARNING: [Synth 8-3331] design Control_Unit has unconnected port Clk
WARNING: [Synth 8-3331] design Registers has unconnected port Clk
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRA
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 602.840 ; gain = 305.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:24 . Memory (MB): peak = 602.840 ; gain = 305.242
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.runs/synth_1/.Xil/Vivado-10224-DESKTOP-I9AG1Q0/dcp3/Data_Memory_in_context.xdc] for cell 'E4_MEM/DataMemory'
Finished Parsing XDC File [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.runs/synth_1/.Xil/Vivado-10224-DESKTOP-I9AG1Q0/dcp3/Data_Memory_in_context.xdc] for cell 'E4_MEM/DataMemory'
Parsing XDC File [e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_50M/inst'
Finished Parsing XDC File [e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_50M/inst'
Parsing XDC File [e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_50M/inst'
Finished Parsing XDC File [e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_50M/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipeline_monociclo_sintesis_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipeline_monociclo_sintesis_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/constrs_1/new/pines_pipeline_monociclo.xdc]
Finished Parsing XDC File [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/constrs_1/new/pines_pipeline_monociclo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/constrs_1/new/pines_pipeline_monociclo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipeline_monociclo_sintesis_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipeline_monociclo_sintesis_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipeline_monociclo_sintesis_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipeline_monociclo_sintesis_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 734.055 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 734.055 ; gain = 436.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 734.055 ; gain = 436.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for clk_50M/inst. (constraint file  {E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.runs/synth_1/dont_touch.xdc}, line 16).
Applied set_property DONT_TOUCH = true for E1_IF/InstrMem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for E4_MEM/DataMemory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_50M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 734.055 ; gain = 436.457
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "halt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "array_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BranchEQ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BranchNE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "JAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "JR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "JALR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "RegWrite" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ALUOp1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'halt_reg' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[31]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[30]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[29]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[28]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[27]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[26]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[25]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[24]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[23]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[22]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[21]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[20]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[19]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[18]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[17]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[16]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[15]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[14]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[13]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[12]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[11]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[10]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[9]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[8]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[7]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[6]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[5]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[4]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[3]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[2]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[1]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'array_reg[0]' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'Shift_reg' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_Control_Out_reg' [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 734.055 ; gain = 436.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 49    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Unidad_halt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Registers 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 11    
Module MUX__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Etapa2_ID_Modulo_Saltos 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module MUX__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU_Control 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      6 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module MUX__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Triple_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module contador_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "E2_ID/Control/BranchEQ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "E2_ID/Control/BranchNE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "E2_ID/Control/Jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "E2_ID/Control/JAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "E2_ID/Control/MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "E2_ID/Control/MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "E2_ID/Control/MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "E1_Halt/halt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (E3_EX/E3_ALU_Control/ALU_Control_Out_reg[5]) is unused and will be removed from module pipeline_monociclo_sintesis.
WARNING: [Synth 8-3332] Sequential element (E3_EX/E3_ALU_Control/ALU_Control_Out_reg[4]) is unused and will be removed from module pipeline_monociclo_sintesis.
WARNING: [Synth 8-3332] Sequential element (E3_EX/E3_ALU_Control/ALU_Control_Out_reg[3]) is unused and will be removed from module pipeline_monociclo_sintesis.
WARNING: [Synth 8-3332] Sequential element (E3_EX/E3_ALU_Control/ALU_Control_Out_reg[2]) is unused and will be removed from module pipeline_monociclo_sintesis.
WARNING: [Synth 8-3332] Sequential element (E3_EX/E3_ALU_Control/ALU_Control_Out_reg[1]) is unused and will be removed from module pipeline_monociclo_sintesis.
WARNING: [Synth 8-3332] Sequential element (E3_EX/E3_ALU_Control/ALU_Control_Out_reg[0]) is unused and will be removed from module pipeline_monociclo_sintesis.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:50 . Memory (MB): peak = 734.055 ; gain = 436.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 755.023 ; gain = 457.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 782.324 ; gain = 484.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 782.324 ; gain = 484.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:05 . Memory (MB): peak = 782.324 ; gain = 484.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:05 . Memory (MB): peak = 782.324 ; gain = 484.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:05 . Memory (MB): peak = 782.324 ; gain = 484.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 782.324 ; gain = 484.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 782.324 ; gain = 484.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 782.324 ; gain = 484.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Data_Memory   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |Data_Memory |     1|
|2     |BUFG        |    15|
|3     |CARRY4      |    71|
|4     |LUT1        |     6|
|5     |LUT2        |   175|
|6     |LUT3        |   143|
|7     |LUT4        |   111|
|8     |LUT5        |   144|
|9     |LUT6        |  1218|
|10    |MMCME2_ADV  |     1|
|11    |MUXF7       |   314|
|12    |MUXF8       |     4|
|13    |RAMB18E1    |     1|
|14    |FDCE        |    16|
|15    |FDRE        |    32|
|16    |LDC         |  1030|
|17    |IBUF        |     4|
|18    |OBUF        |    16|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------+------------------------------+------+
|      |Instance                                                          |Module                        |Cells |
+------+------------------------------------------------------------------+------------------------------+------+
|1     |top                                                               |                              |  3333|
|2     |  clk_50M                                                         |clk_wiz_0                     |     5|
|3     |    inst                                                          |clk_wiz_0_clk_wiz             |     5|
|4     |  Contador_Clk                                                    |contador_clk                  |    21|
|5     |  E1_Halt                                                         |Unidad_halt                   |     3|
|6     |  E1_IF                                                           |Etapa1_IF                     |   783|
|7     |    InstrMem                                                      |Instruction_memory            |     1|
|8     |      U0                                                          |blk_mem_gen_v8_4_0            |     1|
|9     |        inst_blk_mem_gen                                          |blk_mem_gen_v8_4_0_synth      |     1|
|10    |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top               |     1|
|11    |            \valid.cstr                                           |blk_mem_gen_generic_cstr      |     1|
|12    |              \ramloop[0].ram.r                                   |blk_mem_gen_prim_width        |     1|
|13    |                \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init |     1|
|14    |    PC                                                            |ProgramCounter                |    76|
|15    |    adder_IF                                                      |Adder_1                       |    95|
|16    |  E2_ID                                                           |Etapa2_ID                     |  2263|
|17    |    Regs                                                          |Registers                     |  2263|
|18    |  E2_ID_Modulo_Saltos                                             |Etapa2_ID_Modulo_Saltos       |    11|
|19    |    adder_id                                                      |Adder_0                       |     8|
|20    |    comparador_reg_ID                                             |Comparador_registros          |     3|
|21    |  E3_EX                                                           |Etapa3_EX                     |   176|
|22    |    E3_ALU                                                        |ALU                           |   102|
|23    |    E3_ALU_Control                                                |ALU_Control                   |    74|
|24    |  E4_MEM                                                          |Etapa4_MEM                    |    32|
|25    |  adder_ID_JALR_JAL                                               |Adder                         |     8|
+------+------------------------------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 782.324 ; gain = 484.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 289 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:01:59 . Memory (MB): peak = 782.324 ; gain = 353.512
Synthesis Optimization Complete : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 782.324 ; gain = 484.727
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1425 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1030 instances were transformed.
  LDC => LDCE: 1025 instances
  LDC => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
134 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:07 ; elapsed = 00:02:09 . Memory (MB): peak = 789.844 ; gain = 500.953
INFO: [Common 17-1381] The checkpoint 'E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline_monociclo/arquitecturatpfinalmonociclo/tp_final_pipeline_monociclo.runs/synth_1/pipeline_monociclo_sintesis.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipeline_monociclo_sintesis_utilization_synth.rpt -pb pipeline_monociclo_sintesis_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 789.844 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 27 00:36:01 2020...
