<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v</a>
defines: 
time_elapsed: 1.397s
ram usage: 49640 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpd_pemgtj/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:8</a>: No timescale set for &#34;pri_encoder_using_assign&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:8</a>: Compile module &#34;work@pri_encoder_using_assign&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:8</a>: Top level module &#34;work@pri_encoder_using_assign&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpd_pemgtj/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_pri_encoder_using_assign
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpd_pemgtj/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpd_pemgtj/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_pri_encoder_using_assign&#39;.
Warning: reg &#39;\binary_out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:20</a>.0-20.0.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_pri_encoder_using_assign

2.2. Analyzing design hierarchy..
Top module:  \work_pri_encoder_using_assign
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_pri_encoder_using_assign..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_pri_encoder_using_assign ===

   Number of wires:                 49
   Number of wire bits:            997
   Number of public wires:           3
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 46
     $eq                            15
     $logic_not                      1
     $mux                           16
     $reduce_bool                   14

8. Executing CHECK pass (checking for obvious problems).
checking module work_pri_encoder_using_assign..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_pri_encoder_using_assign&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:8</a>.0-8.0&#34;
      },
      &#34;ports&#34;: {
        &#34;binary_out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5 ]
        },
        &#34;encoder_in&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ]
        },
        &#34;enable&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 22 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 23 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:22</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:22</a>.0-22.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:23</a>$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:23</a>.0-23.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:24</a>$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:24</a>.0-24.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:25</a>$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:25</a>.0-25.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:26</a>$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:26</a>.0-26.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:27</a>$17&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:27</a>.0-27.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:28</a>$20&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:28</a>.0-28.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:29</a>$23&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:29</a>.0-29.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:30</a>$26&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:30</a>.0-30.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:31</a>$29&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:31</a>.0-31.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:32</a>$32&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:32</a>.0-32.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:33</a>$35&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:33</a>.0-33.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:34</a>$38&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:34</a>.0-34.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439 ]
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:35</a>$41&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:35</a>.0-35.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471 ]
          }
        },
        &#34;$logic_not$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:20</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:20</a>.0-20.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 22 ],
            &#34;Y&#34;: [ 472 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504 ],
            &#34;Y&#34;: [ 505 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$15&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537 ],
            &#34;Y&#34;: [ 538 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$18&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570 ],
            &#34;Y&#34;: [ 571 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$21&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603 ],
            &#34;Y&#34;: [ 604 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$24&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636 ],
            &#34;Y&#34;: [ 637 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$27&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669 ],
            &#34;Y&#34;: [ 670 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$30&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702 ],
            &#34;Y&#34;: [ 703 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$33&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735 ],
            &#34;Y&#34;: [ 736 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$36&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768 ],
            &#34;Y&#34;: [ 769 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$39&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801 ],
            &#34;Y&#34;: [ 802 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$42&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834 ],
            &#34;Y&#34;: [ 835 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$44&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867 ],
            &#34;Y&#34;: [ 868 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900 ],
            &#34;Y&#34;: [ 901 ]
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_bool&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933 ],
            &#34;Y&#34;: [ 934 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:20</a>$46&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:20</a>.0-20.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 472 ],
            &#34;Y&#34;: [ 2, 3, 4, 5, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 934 ],
            &#34;Y&#34;: [ 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 505 ],
            &#34;Y&#34;: [ 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 538 ],
            &#34;Y&#34;: [ 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$19&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 571 ],
            &#34;Y&#34;: [ 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$22&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 604 ],
            &#34;Y&#34;: [ 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$25&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 637 ],
            &#34;Y&#34;: [ 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$28&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 670 ],
            &#34;Y&#34;: [ 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$31&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 703 ],
            &#34;Y&#34;: [ 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$34&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 736 ],
            &#34;Y&#34;: [ 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$37&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 769 ],
            &#34;Y&#34;: [ 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 23 ],
            &#34;Y&#34;: [ 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$40&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 802 ],
            &#34;Y&#34;: [ 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$43&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 835 ],
            &#34;Y&#34;: [ 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$45&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 868 ],
            &#34;Y&#34;: [ 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 901 ],
            &#34;Y&#34;: [ 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:22</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:22</a>.0-22.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:23</a>$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:23</a>.0-23.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:24</a>$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:24</a>.0-24.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:25</a>$11_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:25</a>.0-25.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:26</a>$14_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:26</a>.0-26.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:27</a>$17_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:27</a>.0-27.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:28</a>$20_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:28</a>.0-28.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:29</a>$23_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:29</a>.0-29.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:30</a>$26_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:31</a>$29_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:31</a>.0-31.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:32</a>$32_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:32</a>.0-32.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:33</a>$35_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:33</a>.0-33.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:34</a>$38_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:34</a>.0-34.0&#34;
          }
        },
        &#34;$eq$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:35</a>$41_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:35</a>.0-35.0&#34;
          }
        },
        &#34;$logic_not$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:20</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 472 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:20</a>.0-20.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 505 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$15_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 538 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$18_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 571 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$21_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 604 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$24_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 637 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$27_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 670 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$30_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 703 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$33_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 736 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$36_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 769 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$39_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 802 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$42_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 835 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$44_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 868 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 901 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$reduce_bool$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 934 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:20</a>$46_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2, 3, 4, 5, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:20</a>.0-20.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$13_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$16_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$19_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$22_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$25_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$28_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$31_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$34_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$37_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$40_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$43_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$45_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34;
          }
        },
        &#34;binary_out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:9</a>.0-9.0&#34;
          }
        },
        &#34;enable&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:11</a>.0-11.0&#34;
          }
        },
        &#34;encoder_in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:10</a>.0-10.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_pri_encoder_using_assign&#39;.

(* top =  1  *)
(* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:8</a>.0-8.0&#34; *)
module work_pri_encoder_using_assign(binary_out, encoder_in, enable);
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:22</a>.0-22.0&#34; *)
  wire [31:0] _01_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:23</a>.0-23.0&#34; *)
  wire [31:0] _02_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:24</a>.0-24.0&#34; *)
  wire [31:0] _03_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:25</a>.0-25.0&#34; *)
  wire [31:0] _04_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:26</a>.0-26.0&#34; *)
  wire [31:0] _05_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:27</a>.0-27.0&#34; *)
  wire [31:0] _06_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:28</a>.0-28.0&#34; *)
  wire [31:0] _07_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:29</a>.0-29.0&#34; *)
  wire [31:0] _08_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:30</a>.0-30.0&#34; *)
  wire [31:0] _09_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:31</a>.0-31.0&#34; *)
  wire [31:0] _10_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:32</a>.0-32.0&#34; *)
  wire [31:0] _11_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:33</a>.0-33.0&#34; *)
  wire [31:0] _12_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:34</a>.0-34.0&#34; *)
  wire [31:0] _13_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:35</a>.0-35.0&#34; *)
  wire [31:0] _14_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:20</a>.0-20.0&#34; *)
  wire _15_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire _16_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire _17_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire _18_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire _19_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire _20_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire _21_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire _22_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire _23_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire _24_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire _25_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire _26_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire _27_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire _28_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire _29_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:20</a>.0-20.0&#34; *)
  wire [31:0] _30_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire [31:0] _31_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire [31:0] _32_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire [31:0] _33_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire [31:0] _34_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire [31:0] _35_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire [31:0] _36_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire [31:0] _37_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire [31:0] _38_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire [31:0] _39_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire [31:0] _40_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire [31:0] _41_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire [31:0] _42_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire [31:0] _43_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire [31:0] _44_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *)
  wire [31:0] _45_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:9</a>.0-9.0&#34; *)
  output [3:0] binary_out;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:11</a>.0-11.0&#34; *)
  input enable;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:10</a>.0-10.0&#34; *)
  input [15:0] encoder_in;
  assign _00_ = encoder_in == (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) 16&#39;bxxxxxxxxxxxxxxx1;
  assign _01_ = encoder_in == (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:22</a>.0-22.0&#34; *) 16&#39;bxxxxxxxxxxxxxx10;
  assign _02_ = encoder_in == (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:23</a>.0-23.0&#34; *) 16&#39;bxxxxxxxxxxxxx100;
  assign _03_ = encoder_in == (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:24</a>.0-24.0&#34; *) 16&#39;hxxx8;
  assign _04_ = encoder_in == (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:25</a>.0-25.0&#34; *) 16&#39;bxxxxxxxxxxx10000;
  assign _05_ = encoder_in == (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:26</a>.0-26.0&#34; *) 16&#39;bxxxxxxxxxx100000;
  assign _06_ = encoder_in == (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:27</a>.0-27.0&#34; *) 16&#39;bxxxxxxxxx1000000;
  assign _07_ = encoder_in == (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:28</a>.0-28.0&#34; *) 16&#39;hxx80;
  assign _08_ = encoder_in == (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:29</a>.0-29.0&#34; *) 16&#39;bxxxxxxx100000000;
  assign _09_ = encoder_in == (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:30</a>.0-30.0&#34; *) 16&#39;bxxxxxx1000000000;
  assign _10_ = encoder_in == (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:31</a>.0-31.0&#34; *) 16&#39;bxxxxx10000000000;
  assign _11_ = encoder_in == (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:32</a>.0-32.0&#34; *) 16&#39;hx800;
  assign _12_ = encoder_in == (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:33</a>.0-33.0&#34; *) 16&#39;bxxx1000000000000;
  assign _13_ = encoder_in == (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:34</a>.0-34.0&#34; *) 16&#39;bxx10000000000000;
  assign _14_ = encoder_in == (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:35</a>.0-35.0&#34; *) 16&#39;bx100000000000000;
  assign _15_ = ! (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:20</a>.0-20.0&#34; *) enable;
  assign _16_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) _31_;
  assign _17_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) _32_;
  assign _18_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) _33_;
  assign _19_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) _34_;
  assign _20_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) _35_;
  assign _21_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) _36_;
  assign _22_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) _37_;
  assign _23_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) _38_;
  assign _24_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) _39_;
  assign _25_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) _40_;
  assign _26_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) _41_;
  assign _27_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) _42_;
  assign _28_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) _44_;
  assign _29_ = | (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) _45_;
  assign _30_ = _15_ ? (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:20</a>.0-20.0&#34; *) 32&#39;d0 : _43_;
  assign _31_ = _29_ ? (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) 32&#39;d2 : _03_;
  assign _32_ = _16_ ? (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) 32&#39;d3 : _04_;
  assign _33_ = _17_ ? (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) 32&#39;d4 : _05_;
  assign _34_ = _18_ ? (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) 32&#39;d5 : _06_;
  assign _35_ = _19_ ? (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) 32&#39;d6 : _07_;
  assign _36_ = _20_ ? (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) 32&#39;d7 : _08_;
  assign _37_ = _21_ ? (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) 32&#39;d8 : _09_;
  assign _38_ = _22_ ? (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) 32&#39;d9 : _10_;
  assign _39_ = _23_ ? (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) 32&#39;d10 : _11_;
  assign _40_ = _24_ ? (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) 32&#39;d11 : _12_;
  assign _44_ = _00_ ? (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) 32&#39;d0 : _01_;
  assign _41_ = _25_ ? (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) 32&#39;d12 : _13_;
  assign _42_ = _26_ ? (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) 32&#39;d13 : _14_;
  assign _43_ = _27_ ? (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) 32&#39;d14 : 32&#39;d15;
  assign _45_ = _28_ ? (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/pri_encoder_using_assign.v:21</a>.0-21.0&#34; *) 32&#39;d1 : _02_;
  assign binary_out = _30_[3:0];
endmodule

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: dacfbb11c1, CPU: user 0.06s system 0.01s, MEM: 18.27 MB peak
Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 72% 2x check (0 sec), 9% 2x write_verilog (0 sec), ...

</pre>
</body>