// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtop.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vtop__Syms.h"
#include "Vtop__Syms.h"
#include "Vtop___024root.h"

// Parameter definitions for Vtop___024root
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_acqbuf0;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_acqbuf1;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_command0;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_command1;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_command2;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_command3;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_command4;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_command5;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_command6;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_command7;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvfreq0;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvfreq1;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvfreq2;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvfreq3;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvfreq4;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvfreq5;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvfreq6;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvfreq7;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvfreq0;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvfreq1;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvfreq2;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvfreq3;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvfreq4;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvfreq5;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvfreq6;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvfreq7;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_dacmon0;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_dacmon1;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_dacmon2;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_dacmon3;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvenv0;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvenv1;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvenv2;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvenv3;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvenv4;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvenv5;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvenv6;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvenv7;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdloenv0;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdloenv1;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdloenv2;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdloenv3;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdloenv4;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdloenv5;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdloenv6;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdloenv7;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvenv0;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvenv1;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvenv2;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvenv3;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvenv4;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvenv5;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvenv6;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvenv7;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_accbuf0;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_accbuf1;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_accbuf2;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_accbuf3;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_accbuf4;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_accbuf5;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_accbuf6;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_accbuf7;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdlofreq0;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdlofreq1;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdlofreq2;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdlofreq3;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdlofreq4;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdlofreq5;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdlofreq6;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdlofreq7;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_sdbuf0;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_sdbuf1;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_sdbuf2;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_sdbuf3;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_sdbuf4;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_sdbuf5;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_sdbuf6;
constexpr CData/*7:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__INIT_sdbuf7;
constexpr CData/*1:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__IDLE;
constexpr CData/*1:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__READY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__DEBUG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__LB1_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__LB1_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__LB2_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__LB2_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__LB3_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__LB3_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__LB4_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__LB4_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__DAC_AXIS_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__ADC_AXIS_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__BRAMADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__NPROC;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__NADC;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__NDLO1;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__NDLO2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__NDAC;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__NDACMON;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__NACQ;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDLOINTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDRVINTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__NCFGRESETN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__NDSPRESETN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__NPSRESETN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__NADC3RESETN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__ACCBUF_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__ACCBUF_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__ACCBUF_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__ACCBUF_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__ACCBUF_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__ACCBUF_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__ACQBUF_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__ACQBUF_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__ACQBUF_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__ACQBUF_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__ACQBUF_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__ACQBUF_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__COMMAND_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__COMMAND_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__COMMAND_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__COMMAND_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__COMMAND_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__COMMAND_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__DACMON_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__DACMON_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__DACMON_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__DACMON_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__DACMON_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__DACMON_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__QDRVENV_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__QDRVENV_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__QDRVENV_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__QDRVENV_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__QDRVENV_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__QDRVENV_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__QDRVFREQ_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__QDRVFREQ_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__QDRVFREQ_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__QDRVFREQ_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__QDRVFREQ_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__QDRVFREQ_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDLOENV_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDLOENV_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDLOENV_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDLOENV_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDLOENV_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDLOENV_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDLOFREQ_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDLOFREQ_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDLOFREQ_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDLOFREQ_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDLOFREQ_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDLOFREQ_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDRVENV_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDRVENV_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDRVENV_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDRVENV_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDRVENV_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDRVENV_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDRVFREQ_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDRVFREQ_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDRVFREQ_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDRVFREQ_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDRVFREQ_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__RDRVFREQ_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__SDBUF_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__SDBUF_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__SDBUF_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__SDBUF_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__SDBUF_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__SDBUF_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__DEBUG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__LB1_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__LB1_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__LB2_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__LB2_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__LB3_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__LB3_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__LB4_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__LB4_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__DAC_AXIS_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__ADC_AXIS_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__BRAMADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__NPROC;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__NADC;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__NDLO1;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__NDLO2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__NDAC;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__NDACMON;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__NACQ;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDLOINTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDRVINTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__NCFGRESETN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__NDSPRESETN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__NPSRESETN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__NADC3RESETN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__ACCBUF_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__ACCBUF_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__ACCBUF_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__ACCBUF_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__ACCBUF_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__ACCBUF_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__ACQBUF_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__ACQBUF_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__ACQBUF_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__ACQBUF_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__ACQBUF_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__ACQBUF_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__COMMAND_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__COMMAND_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__COMMAND_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__COMMAND_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__COMMAND_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__COMMAND_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__DACMON_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__DACMON_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__DACMON_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__DACMON_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__DACMON_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__DACMON_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__QDRVENV_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__QDRVENV_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__QDRVENV_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__QDRVENV_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__QDRVENV_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__QDRVENV_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__QDRVFREQ_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__QDRVFREQ_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__QDRVFREQ_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__QDRVFREQ_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__QDRVFREQ_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__QDRVFREQ_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDLOENV_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDLOENV_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDLOENV_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDLOENV_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDLOENV_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDLOENV_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDLOFREQ_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDLOFREQ_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDLOFREQ_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDLOFREQ_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDLOFREQ_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDLOFREQ_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDRVENV_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDRVENV_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDRVENV_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDRVENV_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDRVENV_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDRVENV_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDRVFREQ_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDRVFREQ_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDRVFREQ_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDRVFREQ_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDRVFREQ_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__RDRVFREQ_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__SDBUF_R_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__SDBUF_R_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__SDBUF_R_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__SDBUF_W_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__SDBUF_W_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__SDBUF_W_DEPTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__TCNTWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__NDLO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__STATEDISC_IN_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__STATEDISC_OUT_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__SLICEWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__SLICEWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__DWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__NITEM;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__NITEMLOG;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__NITEM2;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__N_CORES;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__N_MEAS;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__INTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__LEN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__INTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__LEN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__INTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__LEN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__INTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__LEN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__INTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__LEN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__INTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__LEN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__INTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__LEN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__INTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__LEN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__INTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__LEN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__INTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__LEN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__INTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__LEN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__INTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__LEN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__INTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__LEN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__INTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__LEN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__INTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__LEN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__INTPRATIO;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__DW;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__LEN;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__ENV_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__ENV_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__FREQ_ADDRWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__FREQ_DATAWIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__NSLICE;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__LOG_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__DIN_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__N_DIN_TO_DOUT;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__DOUT_ADDR_WIDTH;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__READ_LATENCY;
constexpr IData/*31:0*/ Vtop___024root::dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__LOG_DIN_TO_DOUT;


void Vtop___024root___ctor_var_reset(Vtop___024root* vlSelf);

Vtop___024root::Vtop___024root(Vtop__Syms* symsp, const char* v__name)
    : VerilatedModule{v__name}
    , vlSymsp{symsp}
 {
    // Reset structure values
    Vtop___024root___ctor_var_reset(this);
}

void Vtop___024root::__Vconfigure(bool first) {
    if (false && first) {}  // Prevent unused
}

Vtop___024root::~Vtop___024root() {
}
