{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698954391541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698954391542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 15:46:31 2023 " "Processing started: Thu Nov 02 15:46:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698954391542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698954391542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698954391542 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698954391863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitRegister-rtl " "Found design unit 1: threeBitRegister-rtl" {  } { { "threebitregister.vhd" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/threebitregister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698954392194 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitRegister " "Found entity 1: threeBitRegister" {  } { { "threebitregister.vhd" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/threebitregister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698954392194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698954392194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitComparator-rtl " "Found design unit 1: threeBitComparator-rtl" {  } { { "threebitcomparator.vhd" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/threebitcomparator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698954392196 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitComparator " "Found entity 1: threeBitComparator" {  } { { "threebitcomparator.vhd" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/threebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698954392196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698954392196 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dFF " "Entity \"dFF\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "dFF.vhd" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/dFF.vhd" 31 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1698954392199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF-rtl " "Found design unit 1: dFF-rtl" {  } { { "dFF.vhd" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/dFF.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698954392199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698954392199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "counter.vhd" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/counter.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698954392201 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/counter.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698954392201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698954392201 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" TLC.VHDL(23) " "VHDL syntax error at TLC.VHDL(23) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "TLC.VHDL" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/TLC.VHDL" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1698954392203 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" TLC.VHDL(31) " "VHDL syntax error at TLC.VHDL(31) near text \"end\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "TLC.VHDL" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/TLC.VHDL" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1698954392203 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" TLC.VHDL(38) " "VHDL syntax error at TLC.VHDL(38) near text \"end\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "TLC.VHDL" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/TLC.VHDL" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1698954392203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file tlc.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698954392203 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" MSCon.vhd(10) " "VHDL syntax error at MSCon.vhd(10) near text \"END\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "MSCon.vhd" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/MSCon.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1698954392205 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" MSCon.vhd(16) " "VHDL syntax error at MSCon.vhd(16) near text \"BEGIN\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "MSCon.vhd" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/MSCon.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1698954392205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mscon.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mscon.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698954392206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" SSCon.vhdl(10) " "VHDL syntax error at SSCon.vhdl(10) near text \"END\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "SSCon.vhdl" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/SSCon.vhdl" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1698954392207 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" SSCon.vhdl(21) " "VHDL syntax error at SSCon.vhdl(21) near text \"BEGIN\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "SSCon.vhdl" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/SSCon.vhdl" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1698954392207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sscon.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file sscon.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698954392208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter4-rtl " "Found design unit 1: counter4-rtl" {  } { { "counter4.vhd" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/counter4.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698954392210 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "counter4.vhd" "" { Text "C:/Users/alexa/OneDrive/Desktop/CEG3155_LAB3-main/CEG3155_LAB3-main/Lab3/counter4.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698954392210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698954392210 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698954392284 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 02 15:46:32 2023 " "Processing ended: Thu Nov 02 15:46:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698954392284 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698954392284 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698954392284 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698954392284 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 2 s " "Quartus II Full Compilation was unsuccessful. 9 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698954392886 ""}
