#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Oct 31 13:02:22 2022
# Process ID: 5796
# Current directory: D:/intelligent_traffic_light/optimized_intellight_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8120 D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.xpr
# Log file: D:/intelligent_traffic_light/optimized_intellight_v2/vivado.log
# Journal file: D:/intelligent_traffic_light/optimized_intellight_v2\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/intelligent_traffic_light/optimized_intellight_v2/simulation/PG_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'intellight_v2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
intellight_v2_intellight_database_0_1

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'clone.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
clone_intellight_database_0_1

open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference intellight_v2_action_ram_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Reading block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:module_ref:action_ram_wrapper:1.0 - action_ram_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_3
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:MOI:1.0 - MOI_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:user:intellight_database:1.0 - intellight_database_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Successfully read diagram <intellight_v2> from block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_action_ram_wrapper_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
upgrade_ip: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_module_reference intellight_v2_CU_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_CU_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_module_reference intellight_v2_MOI_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_MOI_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_module_reference intellight_v2_MII_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_MII_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_module_reference intellight_v2_RD_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_RD_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_module_reference intellight_v2_PG_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'N_ROAD' by 4 for port or parameter 'Q_reg0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_PG_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_module_reference intellight_v2_QA_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_QA_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_module_reference intellight_v2_SD_0_1
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'L_WIDTH' by 4 for port or parameter 'dec'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_SD_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_module_reference clone_action_ram_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Reading block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd>...
Adding component instance block -- xilinx.com:module_ref:action_ram_wrapper:1.0 - action_ram_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_3
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:MOI:1.0 - MOI_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:user:intellight_database:1.0 - intellight_database_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Successfully read diagram <clone> from block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd>
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_action_ram_wrapper_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_module_reference clone_CU_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_CU_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_module_reference clone_MOI_0_1
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_MOI_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_module_reference clone_MII_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_MII_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_module_reference clone_RD_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_RD_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_module_reference clone_PG_0_1
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'N_ROAD' by 4 for port or parameter 'Q_reg0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_PG_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_module_reference clone_QA_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_QA_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.727 ; gain = 0.000
update_module_reference clone_SD_0_1
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'L_WIDTH' by 4 for port or parameter 'dec'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_SD_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1641.727 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip [get_ips  {clone_intellight_database_0_1 intellight_v2_intellight_database_0_1}] -log ip_upgrade.log
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3422] Upgraded clone_intellight_database_0_1 (intellight_database_v1.0 1.0) from revision 6 to revision 7
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3422] Upgraded intellight_v2_intellight_database_0_1 (intellight_database_v1.0 1.0) from revision 6 to revision 7
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/intelligent_traffic_light/optimized_intellight_v2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {clone_intellight_database_0_1 intellight_v2_intellight_database_0_1}] -no_script -sync -force -quiet
regenerate_bd_layout
make_wrapper -files [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(58). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_3' with propagated value(32). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_0/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_1/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_2/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_3/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/RD_0/L0'(8) to pin '/SD_0/L0'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/RD_0/L1'(8) to pin '/SD_0/L1'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/RD_0/L2'(8) to pin '/SD_0/L2'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/RD_0/L3'(8) to pin '/SD_0/L3'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MII_0/S'(32) to pin '/SD_0/S'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_dec'(32) to pin '/intellight_database_0/L_dec'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_a'(32) to pin '/intellight_database_0/L_inc_a'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_b'(32) to pin '/intellight_database_0/L_inc_b'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_c'(32) to pin '/intellight_database_0/L_inc_c'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_d'(32) to pin '/intellight_database_0/L_inc_d'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/S_sim'(16) to pin '/intellight_database_0/S_sim'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/synth/intellight_v2.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_0/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_1/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_2/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_3/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/RD_0/L0'(8) to pin '/SD_0/L0'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/RD_0/L1'(8) to pin '/SD_0/L1'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/RD_0/L2'(8) to pin '/SD_0/L2'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/RD_0/L3'(8) to pin '/SD_0/L3'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MII_0/S'(32) to pin '/SD_0/S'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_dec'(32) to pin '/intellight_database_0/L_dec'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_a'(32) to pin '/intellight_database_0/L_inc_a'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_b'(32) to pin '/intellight_database_0/L_inc_b'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_c'(32) to pin '/intellight_database_0/L_inc_c'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_d'(32) to pin '/intellight_database_0/L_inc_d'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/S_sim'(16) to pin '/intellight_database_0/S_sim'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/sim/intellight_v2.v
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/hdl/intellight_v2_wrapper.v
make_wrapper: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1760.832 ; gain = 119.105
update_module_reference {clone_QA_0_1 intellight_v2_QA_0_0}
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_reg0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_QA_0_1 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'A' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_road' width 3 differs from original width 2
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'clone_QA_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'clone_QA_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_QA_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'A' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_road' width 3 differs from original width 2
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'intellight_v2_QA_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'intellight_v2_QA_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1805.082 ; gain = 18.406
update_module_reference {clone_MII_0_1 intellight_v2_MII_0_0}
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_reg0'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_reg5'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_MII_0_1 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'A' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_reg0' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_reg1' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_reg2' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_reg3' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_reg4' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_reg5' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_road' width 3 differs from original width 2
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'clone_MII_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'clone_MII_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_MII_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'A' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_reg0' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_reg1' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_reg2' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_reg3' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_reg4' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_reg5' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_road' width 3 differs from original width 2
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'intellight_v2_MII_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'intellight_v2_MII_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1835.516 ; gain = 30.434
update_module_reference {clone_PG_0_1 intellight_v2_PG_0_0}
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'N_ROAD' by 4 for port or parameter 'Q_reg0'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road_reg0'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_dur_gred'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_dur_rand'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'random'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_gred'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_rand'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_PG_0_1 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'A' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_road' width 3 differs from original width 2
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'clone_PG_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'clone_PG_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_PG_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'A' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'A_road' width 3 differs from original width 2
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'intellight_v2_PG_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'intellight_v2_PG_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1835.617 ; gain = 0.102
update_module_reference {clone_CU_0_1 intellight_v2_CU_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_CU_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_CU_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1904.512 ; gain = 68.895
update_module_reference {clone_MOI_0_1 intellight_v2_MOI_0_0}
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_MOI_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_MOI_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1904.730 ; gain = 0.219
update_module_reference {clone_SD_0_1 intellight_v2_SD_0_1}
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'L_inc_a' has a dependency on the module local parameter or undefined parameter 'L_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'L_inc_b' has a dependency on the module local parameter or undefined parameter 'L_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'L_inc_c' has a dependency on the module local parameter or undefined parameter 'L_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'L_inc_d' has a dependency on the module local parameter or undefined parameter 'L_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'L_inc_d' has a dependency on the module local parameter or undefined parameter 'L_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'L_dec' has a dependency on the module local parameter or undefined parameter 'L_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'L_dec' has a dependency on the module local parameter or undefined parameter 'L_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'L0' has a dependency on the module local parameter or undefined parameter 'L_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'L1' has a dependency on the module local parameter or undefined parameter 'L_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'L2' has a dependency on the module local parameter or undefined parameter 'L_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'L3' has a dependency on the module local parameter or undefined parameter 'L_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'L3' has a dependency on the module local parameter or undefined parameter 'L_WIDTH'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_reg0'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'dec' has a dependency on the module local parameter or undefined parameter 'L_WIDTH'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ERROR: [IP_Flow 19-627] Port 'L_inc_a': XPath expression failed: Undefined parameter "L_WIDTH" used in expression "((4 * L_WIDTH) - 1)".
ERROR: [IP_Flow 19-627] Port 'L_inc_b': XPath expression failed: Undefined parameter "L_WIDTH" used in expression "((4 * L_WIDTH) - 1)".
ERROR: [IP_Flow 19-627] Port 'L_inc_c': XPath expression failed: Undefined parameter "L_WIDTH" used in expression "((4 * L_WIDTH) - 1)".
ERROR: [IP_Flow 19-627] Port 'L_inc_d': XPath expression failed: Undefined parameter "L_WIDTH" used in expression "((4 * L_WIDTH) - 1)".
ERROR: [IP_Flow 19-627] Port 'L_dec': XPath expression failed: Undefined parameter "L_WIDTH" used in expression "((4 * L_WIDTH) - 1)".
ERROR: [IP_Flow 19-627] Port 'L0': XPath expression failed: Undefined parameter "L_WIDTH" used in expression "(L_WIDTH - 1)".
ERROR: [IP_Flow 19-627] Port 'L1': XPath expression failed: Undefined parameter "L_WIDTH" used in expression "(L_WIDTH - 1)".
ERROR: [IP_Flow 19-627] Port 'L2': XPath expression failed: Undefined parameter "L_WIDTH" used in expression "(L_WIDTH - 1)".
ERROR: [IP_Flow 19-627] Port 'L3': XPath expression failed: Undefined parameter "L_WIDTH" used in expression "(L_WIDTH - 1)".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'SD'.
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1904.730 ; gain = 0.000
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
report_ip_status -name ip_status 
update_module_reference {intellight_v2_SD_0_1 clone_SD_0_1}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.S_WIDTH')) / 2)" into user parameter "L_WIDTH".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_SD_0_1 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'A' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'L0' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'L1' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'L2' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'L3' width 8 differs from original width 4
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'clone_SD_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'clone_SD_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_SD_0_1 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'A' width 6 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'L0' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'L1' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'L2' width 8 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'L3' width 8 differs from original width 4
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'intellight_v2_SD_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'intellight_v2_SD_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1911.359 ; gain = 6.629
update_module_reference {clone_QA_0_1 intellight_v2_QA_0_0}
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_reg0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_QA_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_QA_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1934.410 ; gain = 18.008
update_module_reference {clone_MII_0_1 intellight_v2_MII_0_0}
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_reg0'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_reg5'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_MII_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_MII_0_0 to use current project options
WARNING: [IP_Flow 19-3571] IP 'intellight_v2_MII_0_0' is restricted:
* Detected changes to module reference file(s).
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1934.410 ; gain = 0.000
update_module_reference {clone_PG_0_1 intellight_v2_PG_0_0}
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'N_ROAD' by 4 for port or parameter 'Q_reg0'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road_reg0'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_dur_gred'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_dur_rand'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'random'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_gred'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_rand'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_PG_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_PG_0_0 to use current project options
WARNING: [IP_Flow 19-3571] IP 'intellight_v2_PG_0_0' is restricted:
* Detected changes to module reference file(s).
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1935.836 ; gain = 1.426
update_module_reference {clone_CU_0_1 intellight_v2_CU_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_CU_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_CU_0_0 to use current project options
WARNING: [IP_Flow 19-3571] IP 'intellight_v2_CU_0_0' is restricted:
* Detected changes to module reference file(s).
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1935.836 ; gain = 0.000
update_module_reference intellight_v2_MII_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_reg0'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_reg5'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_MII_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1935.836 ; gain = 0.000
update_module_reference intellight_v2_PG_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'N_ROAD' by 4 for port or parameter 'Q_reg0'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road_reg0'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_dur_gred'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_dur_rand'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'random'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_gred'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_rand'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_PG_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1935.836 ; gain = 0.000
update_module_reference intellight_v2_CU_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_CU_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1935.836 ; gain = 0.000
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(58). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_3' with propagated value(32). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_0/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_1/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_2/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_3/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MII_0/S'(32) to pin '/SD_0/S'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_dec'(32) to pin '/intellight_database_0/L_dec'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_a'(32) to pin '/intellight_database_0/L_inc_a'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_b'(32) to pin '/intellight_database_0/L_inc_b'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_c'(32) to pin '/intellight_database_0/L_inc_c'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_d'(32) to pin '/intellight_database_0/L_inc_d'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/S_sim'(16) to pin '/intellight_database_0/S_sim'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/synth/intellight_v2.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_0/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_1/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_2/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_3/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MII_0/S'(32) to pin '/SD_0/S'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_dec'(32) to pin '/intellight_database_0/L_dec'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_a'(32) to pin '/intellight_database_0/L_inc_a'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_b'(32) to pin '/intellight_database_0/L_inc_b'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_c'(32) to pin '/intellight_database_0/L_inc_c'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_d'(32) to pin '/intellight_database_0/L_inc_d'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/S_sim'(16) to pin '/intellight_database_0/S_sim'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/sim/intellight_v2.v
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/hdl/intellight_v2_wrapper.v
make_wrapper: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1935.836 ; gain = 0.000
update_module_reference {clone_CU_0_1 intellight_v2_CU_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_CU_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_CU_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 2014.422 ; gain = 20.172
update_module_reference {clone_MOI_0_1 intellight_v2_MOI_0_0}
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_MOI_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_MOI_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 2091.422 ; gain = 77.000
update_module_reference {clone_MII_0_1 intellight_v2_MII_0_0}
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_reg0'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_reg5'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_MII_0_1 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_MII_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2095.227 ; gain = 3.805
make_wrapper -files [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(58). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_3' with propagated value(32). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_0/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_1/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_2/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_3/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MII_0/S'(32) to pin '/SD_0/S'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_dec'(32) to pin '/intellight_database_0/L_dec'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_a'(32) to pin '/intellight_database_0/L_inc_a'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_b'(32) to pin '/intellight_database_0/L_inc_b'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_c'(32) to pin '/intellight_database_0/L_inc_c'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_d'(32) to pin '/intellight_database_0/L_inc_d'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/S_sim'(16) to pin '/intellight_database_0/S_sim'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/synth/intellight_v2.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_0/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_1/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_2/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/comm_ram/comm_ram_3/addrb'(32) to pin: '/comm_ram/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/MII_0/S'(32) to pin '/SD_0/S'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_dec'(32) to pin '/intellight_database_0/L_dec'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_a'(32) to pin '/intellight_database_0/L_inc_a'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_b'(32) to pin '/intellight_database_0/L_inc_b'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_c'(32) to pin '/intellight_database_0/L_inc_c'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/L_inc_d'(32) to pin '/intellight_database_0/L_inc_d'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SD_0/S_sim'(16) to pin '/intellight_database_0/S_sim'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/sim/intellight_v2.v
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/hdl/intellight_v2_wrapper.v
make_wrapper: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2095.227 ; gain = 0.000
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
update_module_reference {clone_MII_0_1 intellight_v2_MII_0_0}
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'S_reg0' has a dependency on the module local parameter or undefined parameter 'S_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'S_reg1' has a dependency on the module local parameter or undefined parameter 'S_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'S_reg2' has a dependency on the module local parameter or undefined parameter 'S_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'S_reg3' has a dependency on the module local parameter or undefined parameter 'S_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'S_reg4' has a dependency on the module local parameter or undefined parameter 'S_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'S_reg5' has a dependency on the module local parameter or undefined parameter 'S_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'S_reg6' has a dependency on the module local parameter or undefined parameter 'S_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'S_reg7' has a dependency on the module local parameter or undefined parameter 'S_WIDTH'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_MII_0_1 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'A_road' width 2 differs from original width 3
WARNING: [IP_Flow 19-4706] Upgraded port 'S' width 8 differs from original width 32
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'A_reg0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'A_reg1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'A_reg2'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'A_reg3'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'A_reg4'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'A_reg5'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'clone_MII_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'clone_MII_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_MII_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'A_road' width 2 differs from original width 3
WARNING: [IP_Flow 19-4706] Upgraded port 'S' width 8 differs from original width 32
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'A_reg0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'A_reg1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'A_reg2'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'A_reg3'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'A_reg4'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'A_reg5'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'intellight_v2_MII_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'intellight_v2_MII_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 2130.238 ; gain = 12.438
update_module_reference {clone_PG_0_1 intellight_v2_PG_0_0}
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'N_ROAD' by 4 for port or parameter 'Q_reg0'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_road_reg0'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_dur_gred'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_dur_rand'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'random'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_gred'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_rand'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_PG_0_1 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'A_road' width 2 differs from original width 3
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'clone_PG_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'clone_PG_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_PG_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'A_road' width 2 differs from original width 3
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'intellight_v2_PG_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'intellight_v2_PG_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference {clone_RD_0_1 intellight_v2_RD_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/clone.bd'
INFO: [IP_Flow 19-3420] Updated clone_RD_0_1 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'L0' width 4 differs from original width 8
WARNING: [IP_Flow 19-4706] Upgraded port 'L1' width 4 differs from original width 8
WARNING: [IP_Flow 19-4706] Upgraded port 'L2' width 4 differs from original width 8
WARNING: [IP_Flow 19-4706] Upgraded port 'L3' width 4 differs from original width 8
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'clone_RD_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'clone_RD_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\clone\clone.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/clone/ui/bd_d0a94f9d.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_RD_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'L0' width 4 differs from original width 8
WARNING: [IP_Flow 19-4706] Upgraded port 'L1' width 4 differs from original width 8
WARNING: [IP_Flow 19-4706] Upgraded port 'L2' width 4 differs from original width 8
WARNING: [IP_Flow 19-4706] Upgraded port 'L3' width 4 differs from original width 8
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'intellight_v2_RD_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'intellight_v2_RD_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2225.750 ; gain = 3.750
update_module_reference {clone_SD_0_1 intellight_v2_SD_0_1}
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'A_WIDTH' by 6 for port or parameter 'A_reg0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ERROR: [IP_Flow 19-627] Port 'S': XPath expression failed: Undefined parameter "S_WIDTH" used in expression "(S_WIDTH - 1)".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'SD'.
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.164 ; gain = 0.414
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
report_ip_status -name ip_status 
update_module_reference {clone_PG_0_1 intellight_v2_PG_0_0}
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'N_ROAD' by 4 for port or parameter 'Q_reg0'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'A_road_reg0' has a dependency on the module local parameter or undefined parameter 'A_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'A_dur_gred' has a dependency on the module local parameter or undefined parameter 'A_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'A_dur_rand' has a dependency on the module local parameter or undefined parameter 'A_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'random' has a dependency on the module local parameter or undefined parameter 'A_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'A_gred' has a dependency on the module local parameter or undefined parameter 'A_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'A_rand' has a dependency on the module local parameter or undefined parameter 'A_WIDTH'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
