# Semi-Custom-Hamming-Code-Decoder
Design and Semi-Custom Implementation of a Hamming (7,4) Decoder using Verilog HDL, simulated in Vivado and synthesized using Cadence Genus and Innovus (90 nm CMOS).
