// Seed: 1494041849
module module_0 (
    output wand id_0
    , id_12,
    output tri1 id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    output wire id_4,
    input  wand id_5,
    input  wire id_6,
    input  tri0 id_7,
    input  wand id_8,
    input  tri0 id_9,
    output tri  id_10
);
  wire id_13;
  module_2();
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1
);
  tri1 id_3;
  module_0(
      id_3, id_1, id_0, id_0, id_3, id_0, id_3, id_3, id_3, id_3, id_1
  );
  assign id_3 = id_0;
endmodule
module module_2;
  assign id_1 = id_1;
  wire id_2;
endmodule
