

================================================================
== Vitis HLS Report for 'matrixmul_32_opt_Pipeline_loop_output_C2124'
================================================================
* Date:           Mon Jun  2 11:56:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        matrix_8_opt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.664 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       35|       35|  0.350 us|  0.350 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_output_C2  |       33|       33|         3|          1|          1|    32|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      44|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      72|    -|
|Register         |        -|     -|      13|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      13|     116|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln53_fu_137_p2          |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_01001   |       and|   0|  0|   2|           1|           1|
    |icmp_ln53_fu_131_p2         |      icmp|   0|  0|  14|           6|           7|
    |out_element_last_fu_148_p2  |      icmp|   0|  0|  13|           6|           5|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|  44|          20|          16|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_7   |   9|          2|    6|         12|
    |col_fu_68                |   9|          2|    6|         12|
    |empty_28_o               |   9|          2|   32|         64|
    |empty_29_o               |   9|          2|    4|          8|
    |empty_30_o               |   9|          2|    1|          2|
    |out_C_TDATA_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   52|        104|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                  |  1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |  1|   0|    1|          0|
    |ap_done_reg                                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |  1|   0|    1|          0|
    |col_fu_68                                  |  6|   0|    6|          0|
    |out_element_last_reg_200                   |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      | 13|   0|   13|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matrixmul_32_opt_Pipeline_loop_output_C2124|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matrixmul_32_opt_Pipeline_loop_output_C2124|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matrixmul_32_opt_Pipeline_loop_output_C2124|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matrixmul_32_opt_Pipeline_loop_output_C2124|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matrixmul_32_opt_Pipeline_loop_output_C2124|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matrixmul_32_opt_Pipeline_loop_output_C2124|  return value|
|out_C_TREADY          |   in|    1|        axis|                               out_C_V_data_V|       pointer|
|out_C_TDATA           |  out|   32|        axis|                               out_C_V_data_V|       pointer|
|output_C_31_address0  |  out|    5|   ap_memory|                                  output_C_31|         array|
|output_C_31_ce0       |  out|    1|   ap_memory|                                  output_C_31|         array|
|output_C_31_q0        |   in|   32|   ap_memory|                                  output_C_31|         array|
|empty_28_i            |   in|   32|     ap_ovld|                                     empty_28|       pointer|
|empty_28_o            |  out|   32|     ap_ovld|                                     empty_28|       pointer|
|empty_28_o_ap_vld     |  out|    1|     ap_ovld|                                     empty_28|       pointer|
|empty_29_i            |   in|    4|     ap_ovld|                                     empty_29|       pointer|
|empty_29_o            |  out|    4|     ap_ovld|                                     empty_29|       pointer|
|empty_29_o_ap_vld     |  out|    1|     ap_ovld|                                     empty_29|       pointer|
|empty_30_i            |   in|    1|     ap_ovld|                                     empty_30|       pointer|
|empty_30_o            |  out|    1|     ap_ovld|                                     empty_30|       pointer|
|empty_30_o_ap_vld     |  out|    1|     ap_ovld|                                     empty_30|       pointer|
|out_C_TVALID          |  out|    1|        axis|                               out_C_V_last_V|       pointer|
|out_C_TLAST           |  out|    1|        axis|                               out_C_V_last_V|       pointer|
|out_C_TKEEP           |  out|    4|        axis|                               out_C_V_keep_V|       pointer|
|out_C_TSTRB           |  out|    4|        axis|                               out_C_V_strb_V|       pointer|
|empty                 |   in|    4|     ap_none|                                        empty|       pointer|
+----------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [matrix.cpp:13]   --->   Operation 6 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_C_V_data_V, i4 %out_C_V_keep_V, i4 %out_C_V_strb_V, i1 0, i1 %out_C_V_last_V, i1 0, i1 0, void @empty_2"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_C_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_C_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_C_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_C_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln13 = store i6 0, i6 %col" [matrix.cpp:13]   --->   Operation 12 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body62.31"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%col_7 = load i6 %col" [matrix.cpp:53]   --->   Operation 14 'load' 'col_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln53 = icmp_eq  i6 %col_7, i6 32" [matrix.cpp:53]   --->   Operation 15 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln53 = add i6 %col_7, i6 1" [matrix.cpp:53]   --->   Operation 16 'add' 'add_ln53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.body62.31.split, void %for.inc77.31.exitStub" [matrix.cpp:53]   --->   Operation 17 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i6 %col_7" [matrix.cpp:53]   --->   Operation 18 'zext' 'zext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_C_31_addr = getelementptr i32 %output_C_31, i64 0, i64 %zext_ln53" [matrix.cpp:58]   --->   Operation 19 'getelementptr' 'output_C_31_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.23ns)   --->   "%out_element_data = load i5 %output_C_31_addr" [matrix.cpp:58]   --->   Operation 20 'load' 'out_element_data' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%out_element_last = icmp_eq  i6 %col_7, i6 31" [matrix.cpp:60]   --->   Operation 21 'icmp' 'out_element_last' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln13 = store i6 %add_ln53, i6 %col" [matrix.cpp:13]   --->   Operation 22 'store' 'store_ln13' <Predicate = (!icmp_ln53)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 23 [1/2] ( I:1.23ns O:1.23ns )   --->   "%out_element_data = load i5 %output_C_31_addr" [matrix.cpp:58]   --->   Operation 23 'load' 'out_element_data' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln69 = bitcast i32 %out_element_data" [matrix.cpp:69]   --->   Operation 24 'bitcast' 'bitcast_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %empty_28, i32 %bitcast_ln69" [matrix.cpp:69]   --->   Operation 25 'write' 'write_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %empty_29, i4 15" [matrix.cpp:69]   --->   Operation 26 'write' 'write_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %empty_30, i1 %out_element_last" [matrix.cpp:69]   --->   Operation 27 'write' 'write_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.49>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [matrix.cpp:54]   --->   Operation 28 'specpipeline' 'specpipeline_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [matrix.cpp:13]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [matrix.cpp:53]   --->   Operation 30 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_val = load i32 %empty_28" [matrix.cpp:69]   --->   Operation 31 'load' 'p_val' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_val1 = load i4 %empty_29" [matrix.cpp:69]   --->   Operation 32 'load' 'p_val1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_val2 = load i4 %empty" [matrix.cpp:69]   --->   Operation 33 'load' 'p_val2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_val3 = load i1 %empty_30" [matrix.cpp:69]   --->   Operation 34 'load' 'p_val3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.49ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_C_V_data_V, i4 %out_C_V_keep_V, i4 %out_C_V_strb_V, i1 %out_C_V_last_V, i32 %p_val, i4 %p_val1, i4 %p_val2, i1 %p_val3" [matrix.cpp:69]   --->   Operation 35 'write' 'write_ln69' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.body62.31" [matrix.cpp:53]   --->   Operation 36 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_C_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty_28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ empty_29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ empty_30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ out_C_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_C_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_C_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_C_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                     (alloca             ) [ 0100]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
store_ln13              (store              ) [ 0000]
br_ln0                  (br                 ) [ 0000]
col_7                   (load               ) [ 0000]
icmp_ln53               (icmp               ) [ 0110]
add_ln53                (add                ) [ 0000]
br_ln53                 (br                 ) [ 0000]
zext_ln53               (zext               ) [ 0000]
output_C_31_addr        (getelementptr      ) [ 0110]
out_element_last        (icmp               ) [ 0110]
store_ln13              (store              ) [ 0000]
out_element_data        (load               ) [ 0000]
bitcast_ln69            (bitcast            ) [ 0000]
write_ln69              (write              ) [ 0000]
write_ln69              (write              ) [ 0000]
write_ln69              (write              ) [ 0000]
specpipeline_ln54       (specpipeline       ) [ 0000]
speclooptripcount_ln13  (speclooptripcount  ) [ 0000]
specloopname_ln53       (specloopname       ) [ 0000]
p_val                   (load               ) [ 0000]
p_val1                  (load               ) [ 0000]
p_val2                  (load               ) [ 0000]
p_val3                  (load               ) [ 0000]
write_ln69              (write              ) [ 0000]
br_ln53                 (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_C_31">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_C_31"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty_28">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_29">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty_30">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_C_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_C_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_C_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_C_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_C_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_C_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_C_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_C_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="empty">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="col_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln69_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="write_ln69_write_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="4" slack="0"/>
<pin id="82" dir="0" index="2" bw="1" slack="0"/>
<pin id="83" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln69_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="1" slack="1"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln69_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="0" index="3" bw="4" slack="0"/>
<pin id="99" dir="0" index="4" bw="1" slack="0"/>
<pin id="100" dir="0" index="5" bw="32" slack="0"/>
<pin id="101" dir="0" index="6" bw="4" slack="0"/>
<pin id="102" dir="0" index="7" bw="4" slack="0"/>
<pin id="103" dir="0" index="8" bw="1" slack="0"/>
<pin id="104" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="output_C_31_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_C_31_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_element_data/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln13_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="6" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="col_7_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_7/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln53_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="6" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln53_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln53_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="out_element_last_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="out_element_last/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln13_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="6" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="bitcast_ln69_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln69/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_val_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_val/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_val1_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_val1/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_val2_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_val2/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_val3_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_val3/3 "/>
</bind>
</comp>

<comp id="184" class="1005" name="col_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="191" class="1005" name="icmp_ln53_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="195" class="1005" name="output_C_31_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="1"/>
<pin id="197" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_C_31_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="out_element_last_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_element_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="48" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="50" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="52" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="105"><net_src comp="66" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="128" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="128" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="152"><net_src comp="128" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="137" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="117" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="94" pin=5"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="94" pin=6"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="94" pin=7"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="94" pin=8"/></net>

<net id="187"><net_src comp="68" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="194"><net_src comp="131" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="110" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="203"><net_src comp="148" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="87" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: empty_28 | {2 }
	Port: empty_29 | {2 }
	Port: empty_30 | {2 }
	Port: out_C_V_data_V | {3 }
	Port: out_C_V_keep_V | {3 }
	Port: out_C_V_strb_V | {3 }
	Port: out_C_V_last_V | {3 }
 - Input state : 
	Port: matrixmul_32_opt_Pipeline_loop_output_C2124 : output_C_31 | {1 2 }
	Port: matrixmul_32_opt_Pipeline_loop_output_C2124 : empty_28 | {3 }
	Port: matrixmul_32_opt_Pipeline_loop_output_C2124 : empty_29 | {3 }
	Port: matrixmul_32_opt_Pipeline_loop_output_C2124 : empty_30 | {3 }
	Port: matrixmul_32_opt_Pipeline_loop_output_C2124 : out_C_V_data_V | {}
	Port: matrixmul_32_opt_Pipeline_loop_output_C2124 : out_C_V_keep_V | {}
	Port: matrixmul_32_opt_Pipeline_loop_output_C2124 : out_C_V_strb_V | {}
	Port: matrixmul_32_opt_Pipeline_loop_output_C2124 : out_C_V_last_V | {}
	Port: matrixmul_32_opt_Pipeline_loop_output_C2124 : empty | {3 }
  - Chain level:
	State 1
		store_ln13 : 1
		col_7 : 1
		icmp_ln53 : 2
		add_ln53 : 2
		br_ln53 : 3
		zext_ln53 : 2
		output_C_31_addr : 3
		out_element_data : 4
		out_element_last : 2
		store_ln13 : 3
	State 2
		bitcast_ln69 : 1
		write_ln69 : 2
	State 3
		write_ln69 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln53_fu_131    |    0    |    13   |
|          | out_element_last_fu_148 |    0    |    13   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln53_fu_137     |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |  write_ln69_write_fu_72 |    0    |    0    |
|   write  |  write_ln69_write_fu_79 |    0    |    0    |
|          |  write_ln69_write_fu_87 |    0    |    0    |
|          |  write_ln69_write_fu_94 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln53_fu_143    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    39   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       col_reg_184      |    6   |
|    icmp_ln53_reg_191   |    1   |
|out_element_last_reg_200|    1   |
|output_C_31_addr_reg_195|    5   |
+------------------------+--------+
|          Total         |   13   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   10   ||  0.427  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   39   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   13   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   13   |   48   |
+-----------+--------+--------+--------+
