

================================================================
== Vitis HLS Report for 'RNI_Pipeline_VITIS_LOOP_29_2'
================================================================
* Date:           Mon Mar 18 18:56:08 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.738 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_2  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      37|    104|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_166_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln29_fu_160_p2  |      icmp|   0|  0|  13|           3|           4|
    |shl_ln30_fu_188_p2   |       shl|   0|  0|  17|           8|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  41|          14|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    3|          6|
    |i_fu_54               |   9|          2|    3|          6|
    |input_list_1_1_fu_62  |   9|          2|    8|         16|
    |input_list_1_2_fu_66  |   9|          2|    8|         16|
    |input_list_1_3_fu_70  |   9|          2|    8|         16|
    |input_list_1_fu_58    |   9|          2|    8|         16|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  63|         14|   39|         78|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  1|   0|    1|          0|
    |ap_done_reg           |  1|   0|    1|          0|
    |i_fu_54               |  3|   0|    3|          0|
    |input_list_1_1_fu_62  |  8|   0|    8|          0|
    |input_list_1_2_fu_66  |  8|   0|    8|          0|
    |input_list_1_3_fu_70  |  8|   0|    8|          0|
    |input_list_1_fu_58    |  8|   0|    8|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 37|   0|   37|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_29_2|  return value|
|input_list_3_042           |   in|    8|     ap_none|              input_list_3_042|        scalar|
|input_list_2_041           |   in|    8|     ap_none|              input_list_2_041|        scalar|
|input_list_1_040           |   in|    8|     ap_none|              input_list_1_040|        scalar|
|input_list_0_039           |   in|    8|     ap_none|              input_list_0_039|        scalar|
|sext_ln29                  |   in|    8|     ap_none|                     sext_ln29|        scalar|
|input_list_3_1_out         |  out|    8|      ap_vld|            input_list_3_1_out|       pointer|
|input_list_3_1_out_ap_vld  |  out|    1|      ap_vld|            input_list_3_1_out|       pointer|
|input_list_2_1_out         |  out|    8|      ap_vld|            input_list_2_1_out|       pointer|
|input_list_2_1_out_ap_vld  |  out|    1|      ap_vld|            input_list_2_1_out|       pointer|
|input_list_1_1_out         |  out|    8|      ap_vld|            input_list_1_1_out|       pointer|
|input_list_1_1_out_ap_vld  |  out|    1|      ap_vld|            input_list_1_1_out|       pointer|
|input_list_0_1_out         |  out|    8|      ap_vld|            input_list_0_1_out|       pointer|
|input_list_0_1_out_ap_vld  |  out|    1|      ap_vld|            input_list_0_1_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.73>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_list_1 = alloca i32 1"   --->   Operation 5 'alloca' 'input_list_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_list_1_1 = alloca i32 1"   --->   Operation 6 'alloca' 'input_list_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_list_1_2 = alloca i32 1"   --->   Operation 7 'alloca' 'input_list_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_list_1_3 = alloca i32 1"   --->   Operation 8 'alloca' 'input_list_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln29_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln29"   --->   Operation 9 'read' 'sext_ln29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_list_0_039_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_list_0_039"   --->   Operation 10 'read' 'input_list_0_039_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_list_1_040_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_list_1_040"   --->   Operation 11 'read' 'input_list_1_040_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_list_2_041_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_list_2_041"   --->   Operation 12 'read' 'input_list_2_041_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_list_3_042_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_list_3_042"   --->   Operation 13 'read' 'input_list_3_042_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %input_list_3_042_read, i8 %input_list_1_3"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %input_list_2_041_read, i8 %input_list_1_2"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %input_list_1_040_read, i8 %input_list_1_1"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %input_list_0_039_read, i8 %input_list_1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [B_RNI_HLS/apc/src/RNI_2.cpp:30]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.65ns)   --->   "%icmp_ln29 = icmp_eq  i3 %i_1, i3 4" [B_RNI_HLS/apc/src/RNI_2.cpp:29]   --->   Operation 22 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.65ns)   --->   "%add_ln29 = add i3 %i_1, i3 1" [B_RNI_HLS/apc/src/RNI_2.cpp:29]   --->   Operation 23 'add' 'add_ln29' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc.split, void %INPUT_LAYER_WEIGHTS_LOOP.i.preheader.exitStub" [B_RNI_HLS/apc/src/RNI_2.cpp:29]   --->   Operation 24 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [B_RNI_HLS/apc/src/RNI_2.cpp:29]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [B_RNI_HLS/apc/src/RNI_2.cpp:29]   --->   Operation 26 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i3 %i_1" [B_RNI_HLS/apc/src/RNI_2.cpp:30]   --->   Operation 27 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln30, i3 0" [B_RNI_HLS/apc/src/RNI_2.cpp:30]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_lncast = zext i5 %shl_ln" [B_RNI_HLS/apc/src/RNI_2.cpp:30]   --->   Operation 29 'zext' 'shl_lncast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.14ns)   --->   "%shl_ln30 = shl i8 %sext_ln29_read, i8 %shl_lncast" [B_RNI_HLS/apc/src/RNI_2.cpp:30]   --->   Operation 30 'shl' 'shl_ln30' <Predicate = (!icmp_ln29)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.86ns)   --->   "%switch_ln30 = switch i2 %trunc_ln30, void %branch3, i2 0, void %for.inc.split.for.inc.split29_crit_edge, i2 1, void %for.inc.split.for.inc.split29_crit_edge7, i2 2, void %branch2" [B_RNI_HLS/apc/src/RNI_2.cpp:30]   --->   Operation 31 'switch' 'switch_ln30' <Predicate = (!icmp_ln29)> <Delay = 1.86>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln30 = store i8 %shl_ln30, i8 %input_list_1_2" [B_RNI_HLS/apc/src/RNI_2.cpp:30]   --->   Operation 32 'store' 'store_ln30' <Predicate = (!icmp_ln29 & trunc_ln30 == 2)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc.split29" [B_RNI_HLS/apc/src/RNI_2.cpp:30]   --->   Operation 33 'br' 'br_ln30' <Predicate = (!icmp_ln29 & trunc_ln30 == 2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln30 = store i8 %shl_ln30, i8 %input_list_1_1" [B_RNI_HLS/apc/src/RNI_2.cpp:30]   --->   Operation 34 'store' 'store_ln30' <Predicate = (!icmp_ln29 & trunc_ln30 == 1)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc.split29" [B_RNI_HLS/apc/src/RNI_2.cpp:30]   --->   Operation 35 'br' 'br_ln30' <Predicate = (!icmp_ln29 & trunc_ln30 == 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln30 = store i8 %shl_ln30, i8 %input_list_1" [B_RNI_HLS/apc/src/RNI_2.cpp:30]   --->   Operation 36 'store' 'store_ln30' <Predicate = (!icmp_ln29 & trunc_ln30 == 0)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc.split29" [B_RNI_HLS/apc/src/RNI_2.cpp:30]   --->   Operation 37 'br' 'br_ln30' <Predicate = (!icmp_ln29 & trunc_ln30 == 0)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln30 = store i8 %shl_ln30, i8 %input_list_1_3" [B_RNI_HLS/apc/src/RNI_2.cpp:30]   --->   Operation 38 'store' 'store_ln30' <Predicate = (!icmp_ln29 & trunc_ln30 == 3)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc.split29" [B_RNI_HLS/apc/src/RNI_2.cpp:30]   --->   Operation 39 'br' 'br_ln30' <Predicate = (!icmp_ln29 & trunc_ln30 == 3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln29 = store i3 %add_ln29, i3 %i" [B_RNI_HLS/apc/src/RNI_2.cpp:29]   --->   Operation 40 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc" [B_RNI_HLS/apc/src/RNI_2.cpp:29]   --->   Operation 41 'br' 'br_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%input_list_1_load = load i8 %input_list_1"   --->   Operation 42 'load' 'input_list_1_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%input_list_1_1_load = load i8 %input_list_1_1"   --->   Operation 43 'load' 'input_list_1_1_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%input_list_1_2_load = load i8 %input_list_1_2"   --->   Operation 44 'load' 'input_list_1_2_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_list_1_3_load = load i8 %input_list_1_3"   --->   Operation 45 'load' 'input_list_1_3_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_list_3_1_out, i8 %input_list_1_3_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_list_2_1_out, i8 %input_list_1_2_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_list_1_1_out, i8 %input_list_1_1_load"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_list_0_1_out, i8 %input_list_1_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_list_3_042]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_list_2_041]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_list_1_040]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_list_0_039]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_list_3_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ input_list_2_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ input_list_1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ input_list_0_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01]
input_list_1           (alloca           ) [ 01]
input_list_1_1         (alloca           ) [ 01]
input_list_1_2         (alloca           ) [ 01]
input_list_1_3         (alloca           ) [ 01]
sext_ln29_read         (read             ) [ 00]
input_list_0_039_read  (read             ) [ 00]
input_list_1_040_read  (read             ) [ 00]
input_list_2_041_read  (read             ) [ 00]
input_list_3_042_read  (read             ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
i_1                    (load             ) [ 00]
specpipeline_ln0       (specpipeline     ) [ 00]
icmp_ln29              (icmp             ) [ 01]
add_ln29               (add              ) [ 00]
br_ln29                (br               ) [ 00]
speclooptripcount_ln29 (speclooptripcount) [ 00]
specloopname_ln29      (specloopname     ) [ 00]
trunc_ln30             (trunc            ) [ 01]
shl_ln                 (bitconcatenate   ) [ 00]
shl_lncast             (zext             ) [ 00]
shl_ln30               (shl              ) [ 00]
switch_ln30            (switch           ) [ 00]
store_ln30             (store            ) [ 00]
br_ln30                (br               ) [ 00]
store_ln30             (store            ) [ 00]
br_ln30                (br               ) [ 00]
store_ln30             (store            ) [ 00]
br_ln30                (br               ) [ 00]
store_ln30             (store            ) [ 00]
br_ln30                (br               ) [ 00]
store_ln29             (store            ) [ 00]
br_ln29                (br               ) [ 00]
input_list_1_load      (load             ) [ 00]
input_list_1_1_load    (load             ) [ 00]
input_list_1_2_load    (load             ) [ 00]
input_list_1_3_load    (load             ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_list_3_042">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list_3_042"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_list_2_041">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list_2_041"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_list_1_040">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list_1_040"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_list_0_039">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list_0_039"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln29">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_list_3_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list_3_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_list_2_1_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list_2_1_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_list_1_1_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list_1_1_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_list_0_1_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_list_0_1_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="input_list_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="input_list_1_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_1_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="input_list_1_2_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_1_2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="input_list_1_3_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_1_3/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln29_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln29_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_list_0_039_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_list_0_039_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_list_1_040_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_list_1_040_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_list_2_041_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_list_2_041_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="input_list_3_042_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_list_3_042_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln0_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="write_ln0_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln0_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="write_ln0_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="0"/>
<pin id="128" dir="0" index="2" bw="8" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="3" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_1_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln29_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln29_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln30_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="shl_ln_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="2" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="shl_lncast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shl_lncast/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="shl_ln30_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln30/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln30_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln30_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln30_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln30_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln29_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="input_list_1_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_1_load/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="input_list_1_1_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_1_1_load/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="input_list_1_2_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_1_2_load/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="input_list_1_3_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_1_3_load/1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="242" class="1005" name="input_list_1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="input_list_1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="input_list_1_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="input_list_1_1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="input_list_1_2_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="input_list_1_2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="input_list_1_3_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="input_list_1_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="52" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="52" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="52" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="98" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="92" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="86" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="80" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="157" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="74" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="184" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="188" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="188" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="188" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="166" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="238"><net_src comp="54" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="245"><net_src comp="58" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="252"><net_src comp="62" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="259"><net_src comp="66" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="266"><net_src comp="70" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="231" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_list_3_1_out | {1 }
	Port: input_list_2_1_out | {1 }
	Port: input_list_1_1_out | {1 }
	Port: input_list_0_1_out | {1 }
 - Input state : 
	Port: RNI_Pipeline_VITIS_LOOP_29_2 : input_list_3_042 | {1 }
	Port: RNI_Pipeline_VITIS_LOOP_29_2 : input_list_2_041 | {1 }
	Port: RNI_Pipeline_VITIS_LOOP_29_2 : input_list_1_040 | {1 }
	Port: RNI_Pipeline_VITIS_LOOP_29_2 : input_list_0_039 | {1 }
	Port: RNI_Pipeline_VITIS_LOOP_29_2 : sext_ln29 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln29 : 2
		add_ln29 : 2
		br_ln29 : 3
		trunc_ln30 : 2
		shl_ln : 3
		shl_lncast : 4
		shl_ln30 : 5
		switch_ln30 : 3
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln29 : 3
		input_list_1_load : 1
		input_list_1_1_load : 1
		input_list_1_2_load : 1
		input_list_1_3_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    shl   |          shl_ln30_fu_188         |    0    |    17   |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln29_fu_160         |    0    |    11   |
|----------|----------------------------------|---------|---------|
|    add   |          add_ln29_fu_166         |    0    |    11   |
|----------|----------------------------------|---------|---------|
|          |     sext_ln29_read_read_fu_74    |    0    |    0    |
|          | input_list_0_039_read_read_fu_80 |    0    |    0    |
|   read   | input_list_1_040_read_read_fu_86 |    0    |    0    |
|          | input_list_2_041_read_read_fu_92 |    0    |    0    |
|          | input_list_3_042_read_read_fu_98 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      write_ln0_write_fu_104      |    0    |    0    |
|   write  |      write_ln0_write_fu_111      |    0    |    0    |
|          |      write_ln0_write_fu_118      |    0    |    0    |
|          |      write_ln0_write_fu_125      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |         trunc_ln30_fu_172        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|           shl_ln_fu_176          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |         shl_lncast_fu_184        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    39   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_235      |    3   |
|input_list_1_1_reg_249|    8   |
|input_list_1_2_reg_256|    8   |
|input_list_1_3_reg_263|    8   |
| input_list_1_reg_242 |    8   |
+----------------------+--------+
|         Total        |   35   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   39   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   35   |    -   |
+-----------+--------+--------+
|   Total   |   35   |   39   |
+-----------+--------+--------+
