#
ALU_4_Bit buffer_gen layout
|I1
|I2
|I3
|I4
#
tsmc18 nmos2v layout
|I0|M0
|I0|M1
|I0|M2
|I0|M3
|I0|M4
|I0|M5
|I0|M6
|I0|M7
|I0|M8
|I0|M9
|I0|M10
|I0|M11
|I0|M12
|I0|M13
|I0|M14
|I0|M15
#ISCELL
tsmc18 M2_M1 symbolic
I95
I94
I93
I92
I91
I84
I83
I82
I81
I80
I79
I78
I77
I76
I75
I74
I73
I72
I71
I70
I69
I68
I67
I66
I65
I64
I63
I62
I61
I60
I59
I58
I57
I56
I55
I54
I53
I52
I51
I50
I49
I48
#ISCELL
tsmc18 M1_POLY1 symbolic
I90
I89
I88
I87
I86
I85
