<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="11592pt" height="758pt"
 viewBox="0.00 0.00 11592.00 758.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 754)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-754 11588,-754 11588,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 11564,-8 11564,-8 11570,-8 11576,-14 11576,-20 11576,-20 11576,-730 11576,-730 11576,-736 11570,-742 11564,-742 11564,-742 20,-742 20,-742 14,-742 8,-736 8,-730 8,-730 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="5792" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="5792" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=atomic&#10;mem_ranges=0:1073741824&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 11556,-16 11556,-16 11562,-16 11568,-22 11568,-28 11568,-28 11568,-684 11568,-684 11568,-690 11562,-696 11556,-696 11556,-696 28,-696 28,-696 22,-696 16,-690 16,-684 16,-684 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="5792" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="5792" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M6604,-138C6604,-138 11548,-138 11548,-138 11554,-138 11560,-144 11560,-150 11560,-150 11560,-486 11560,-486 11560,-492 11554,-498 11548,-498 11548,-498 6604,-498 6604,-498 6598,-498 6592,-492 6592,-486 6592,-486 6592,-150 6592,-150 6592,-144 6598,-138 6604,-138"/>
<text text-anchor="middle" x="9076" y="-482.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="9076" y="-467.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores0</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M10952,-146C10952,-146 11540,-146 11540,-146 11546,-146 11552,-152 11552,-158 11552,-158 11552,-440 11552,-440 11552,-446 11546,-452 11540,-452 11540,-452 10952,-452 10952,-452 10946,-452 10940,-446 10940,-440 10940,-440 10940,-158 10940,-158 10940,-152 10946,-146 10952,-146"/>
<text text-anchor="middle" x="11246" y="-436.8" font-family="Arial" font-size="14.00" fill="#000000">cores0 </text>
<text text-anchor="middle" x="11246" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores0_core</title>
<g id="a_clust8"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=0&#10;decoder=board.processor.cores0.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores0.core.interrupts&#10;isa=board.processor.cores0.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores0.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores0.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores0.core.tracer&#10;width=1&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M10960,-154C10960,-154 11532,-154 11532,-154 11538,-154 11544,-160 11544,-166 11544,-166 11544,-394 11544,-394 11544,-400 11538,-406 11532,-406 11532,-406 10960,-406 10960,-406 10954,-406 10948,-400 10948,-394 10948,-394 10948,-166 10948,-166 10948,-160 10954,-154 10960,-154"/>
<text text-anchor="middle" x="11246" y="-390.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="11246" y="-375.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvAtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores0_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores0.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores0.core.mmu.itb&#10;pma_checker=board.processor.cores0.core.mmu.pma_checker&#10;pmp=board.processor.cores0.core.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M11172,-162C11172,-162 11524,-162 11524,-162 11530,-162 11536,-168 11536,-174 11536,-174 11536,-348 11536,-348 11536,-354 11530,-360 11524,-360 11524,-360 11172,-360 11172,-360 11166,-360 11160,-354 11160,-348 11160,-348 11160,-174 11160,-174 11160,-168 11166,-162 11172,-162"/>
<text text-anchor="middle" x="11348" y="-344.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="11348" y="-329.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores0.core.mmu.pma_checker&#10;pmp=board.processor.cores0.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores0.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11364,-170C11364,-170 11516,-170 11516,-170 11522,-170 11528,-176 11528,-182 11528,-182 11528,-302 11528,-302 11528,-308 11522,-314 11516,-314 11516,-314 11364,-314 11364,-314 11358,-314 11352,-308 11352,-302 11352,-302 11352,-182 11352,-182 11352,-176 11358,-170 11364,-170"/>
<text text-anchor="middle" x="11440" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="11440" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores0.core.mmu.pma_checker&#10;pmp=board.processor.cores0.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores0.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M11372,-178C11372,-178 11508,-178 11508,-178 11514,-178 11520,-184 11520,-190 11520,-190 11520,-256 11520,-256 11520,-262 11514,-268 11508,-268 11508,-268 11372,-268 11372,-268 11366,-268 11360,-262 11360,-256 11360,-256 11360,-190 11360,-190 11360,-184 11366,-178 11372,-178"/>
<text text-anchor="middle" x="11440" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11440" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores0.core.mmu.pma_checker&#10;pmp=board.processor.cores0.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores0.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11180,-170C11180,-170 11332,-170 11332,-170 11338,-170 11344,-176 11344,-182 11344,-182 11344,-302 11344,-302 11344,-308 11338,-314 11332,-314 11332,-314 11180,-314 11180,-314 11174,-314 11168,-308 11168,-302 11168,-302 11168,-182 11168,-182 11168,-176 11174,-170 11180,-170"/>
<text text-anchor="middle" x="11256" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="11256" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores0.core.mmu.pma_checker&#10;pmp=board.processor.cores0.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores0.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M11188,-178C11188,-178 11324,-178 11324,-178 11330,-178 11336,-184 11336,-190 11336,-190 11336,-256 11336,-256 11336,-262 11330,-268 11324,-268 11324,-268 11188,-268 11188,-268 11182,-268 11176,-262 11176,-256 11176,-256 11176,-190 11176,-190 11176,-184 11182,-178 11188,-178"/>
<text text-anchor="middle" x="11256" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11256" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust25" class="cluster">
<title>cluster_board_processor_cores1</title>
<g id="a_clust25"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M10332,-146C10332,-146 10920,-146 10920,-146 10926,-146 10932,-152 10932,-158 10932,-158 10932,-440 10932,-440 10932,-446 10926,-452 10920,-452 10920,-452 10332,-452 10332,-452 10326,-452 10320,-446 10320,-440 10320,-440 10320,-158 10320,-158 10320,-152 10326,-146 10332,-146"/>
<text text-anchor="middle" x="10626" y="-436.8" font-family="Arial" font-size="14.00" fill="#000000">cores1 </text>
<text text-anchor="middle" x="10626" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust26" class="cluster">
<title>cluster_board_processor_cores1_core</title>
<g id="a_clust26"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=1&#10;decoder=board.processor.cores1.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores1.core.interrupts&#10;isa=board.processor.cores1.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores1.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores1.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores1.core.tracer&#10;width=1&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M10340,-154C10340,-154 10912,-154 10912,-154 10918,-154 10924,-160 10924,-166 10924,-166 10924,-394 10924,-394 10924,-400 10918,-406 10912,-406 10912,-406 10340,-406 10340,-406 10334,-406 10328,-400 10328,-394 10328,-394 10328,-166 10328,-166 10328,-160 10334,-154 10340,-154"/>
<text text-anchor="middle" x="10626" y="-390.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="10626" y="-375.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvAtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust27" class="cluster">
<title>cluster_board_processor_cores1_core_mmu</title>
<g id="a_clust27"><a xlink:title="dtb=board.processor.cores1.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores1.core.mmu.itb&#10;pma_checker=board.processor.cores1.core.mmu.pma_checker&#10;pmp=board.processor.cores1.core.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M10552,-162C10552,-162 10904,-162 10904,-162 10910,-162 10916,-168 10916,-174 10916,-174 10916,-348 10916,-348 10916,-354 10910,-360 10904,-360 10904,-360 10552,-360 10552,-360 10546,-360 10540,-354 10540,-348 10540,-348 10540,-174 10540,-174 10540,-168 10546,-162 10552,-162"/>
<text text-anchor="middle" x="10728" y="-344.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="10728" y="-329.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust28" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_itb</title>
<g id="a_clust28"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores1.core.mmu.pma_checker&#10;pmp=board.processor.cores1.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores1.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10744,-170C10744,-170 10896,-170 10896,-170 10902,-170 10908,-176 10908,-182 10908,-182 10908,-302 10908,-302 10908,-308 10902,-314 10896,-314 10896,-314 10744,-314 10744,-314 10738,-314 10732,-308 10732,-302 10732,-302 10732,-182 10732,-182 10732,-176 10738,-170 10744,-170"/>
<text text-anchor="middle" x="10820" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="10820" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust29" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_itb_walker</title>
<g id="a_clust29"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores1.core.mmu.pma_checker&#10;pmp=board.processor.cores1.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores1.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M10752,-178C10752,-178 10888,-178 10888,-178 10894,-178 10900,-184 10900,-190 10900,-190 10900,-256 10900,-256 10900,-262 10894,-268 10888,-268 10888,-268 10752,-268 10752,-268 10746,-268 10740,-262 10740,-256 10740,-256 10740,-190 10740,-190 10740,-184 10746,-178 10752,-178"/>
<text text-anchor="middle" x="10820" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10820" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust31" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_dtb</title>
<g id="a_clust31"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores1.core.mmu.pma_checker&#10;pmp=board.processor.cores1.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores1.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10560,-170C10560,-170 10712,-170 10712,-170 10718,-170 10724,-176 10724,-182 10724,-182 10724,-302 10724,-302 10724,-308 10718,-314 10712,-314 10712,-314 10560,-314 10560,-314 10554,-314 10548,-308 10548,-302 10548,-302 10548,-182 10548,-182 10548,-176 10554,-170 10560,-170"/>
<text text-anchor="middle" x="10636" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="10636" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust32" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_dtb_walker</title>
<g id="a_clust32"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores1.core.mmu.pma_checker&#10;pmp=board.processor.cores1.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores1.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M10568,-178C10568,-178 10704,-178 10704,-178 10710,-178 10716,-184 10716,-190 10716,-190 10716,-256 10716,-256 10716,-262 10710,-268 10704,-268 10704,-268 10568,-268 10568,-268 10562,-268 10556,-262 10556,-256 10556,-256 10556,-190 10556,-190 10556,-184 10562,-178 10568,-178"/>
<text text-anchor="middle" x="10636" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10636" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust42" class="cluster">
<title>cluster_board_processor_cores2</title>
<g id="a_clust42"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M9712,-146C9712,-146 10300,-146 10300,-146 10306,-146 10312,-152 10312,-158 10312,-158 10312,-440 10312,-440 10312,-446 10306,-452 10300,-452 10300,-452 9712,-452 9712,-452 9706,-452 9700,-446 9700,-440 9700,-440 9700,-158 9700,-158 9700,-152 9706,-146 9712,-146"/>
<text text-anchor="middle" x="10006" y="-436.8" font-family="Arial" font-size="14.00" fill="#000000">cores2 </text>
<text text-anchor="middle" x="10006" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust43" class="cluster">
<title>cluster_board_processor_cores2_core</title>
<g id="a_clust43"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=2&#10;decoder=board.processor.cores2.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores2.core.interrupts&#10;isa=board.processor.cores2.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores2.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores2.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores2.core.tracer&#10;width=1&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M9720,-154C9720,-154 10292,-154 10292,-154 10298,-154 10304,-160 10304,-166 10304,-166 10304,-394 10304,-394 10304,-400 10298,-406 10292,-406 10292,-406 9720,-406 9720,-406 9714,-406 9708,-400 9708,-394 9708,-394 9708,-166 9708,-166 9708,-160 9714,-154 9720,-154"/>
<text text-anchor="middle" x="10006" y="-390.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="10006" y="-375.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvAtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust44" class="cluster">
<title>cluster_board_processor_cores2_core_mmu</title>
<g id="a_clust44"><a xlink:title="dtb=board.processor.cores2.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores2.core.mmu.itb&#10;pma_checker=board.processor.cores2.core.mmu.pma_checker&#10;pmp=board.processor.cores2.core.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M9932,-162C9932,-162 10284,-162 10284,-162 10290,-162 10296,-168 10296,-174 10296,-174 10296,-348 10296,-348 10296,-354 10290,-360 10284,-360 10284,-360 9932,-360 9932,-360 9926,-360 9920,-354 9920,-348 9920,-348 9920,-174 9920,-174 9920,-168 9926,-162 9932,-162"/>
<text text-anchor="middle" x="10108" y="-344.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="10108" y="-329.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust45" class="cluster">
<title>cluster_board_processor_cores2_core_mmu_itb</title>
<g id="a_clust45"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores2.core.mmu.pma_checker&#10;pmp=board.processor.cores2.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores2.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10124,-170C10124,-170 10276,-170 10276,-170 10282,-170 10288,-176 10288,-182 10288,-182 10288,-302 10288,-302 10288,-308 10282,-314 10276,-314 10276,-314 10124,-314 10124,-314 10118,-314 10112,-308 10112,-302 10112,-302 10112,-182 10112,-182 10112,-176 10118,-170 10124,-170"/>
<text text-anchor="middle" x="10200" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="10200" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust46" class="cluster">
<title>cluster_board_processor_cores2_core_mmu_itb_walker</title>
<g id="a_clust46"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores2.core.mmu.pma_checker&#10;pmp=board.processor.cores2.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores2.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M10132,-178C10132,-178 10268,-178 10268,-178 10274,-178 10280,-184 10280,-190 10280,-190 10280,-256 10280,-256 10280,-262 10274,-268 10268,-268 10268,-268 10132,-268 10132,-268 10126,-268 10120,-262 10120,-256 10120,-256 10120,-190 10120,-190 10120,-184 10126,-178 10132,-178"/>
<text text-anchor="middle" x="10200" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10200" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust48" class="cluster">
<title>cluster_board_processor_cores2_core_mmu_dtb</title>
<g id="a_clust48"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores2.core.mmu.pma_checker&#10;pmp=board.processor.cores2.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores2.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9940,-170C9940,-170 10092,-170 10092,-170 10098,-170 10104,-176 10104,-182 10104,-182 10104,-302 10104,-302 10104,-308 10098,-314 10092,-314 10092,-314 9940,-314 9940,-314 9934,-314 9928,-308 9928,-302 9928,-302 9928,-182 9928,-182 9928,-176 9934,-170 9940,-170"/>
<text text-anchor="middle" x="10016" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="10016" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust49" class="cluster">
<title>cluster_board_processor_cores2_core_mmu_dtb_walker</title>
<g id="a_clust49"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores2.core.mmu.pma_checker&#10;pmp=board.processor.cores2.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores2.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M9948,-178C9948,-178 10084,-178 10084,-178 10090,-178 10096,-184 10096,-190 10096,-190 10096,-256 10096,-256 10096,-262 10090,-268 10084,-268 10084,-268 9948,-268 9948,-268 9942,-268 9936,-262 9936,-256 9936,-256 9936,-190 9936,-190 9936,-184 9942,-178 9948,-178"/>
<text text-anchor="middle" x="10016" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10016" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust59" class="cluster">
<title>cluster_board_processor_cores3</title>
<g id="a_clust59"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M9092,-146C9092,-146 9680,-146 9680,-146 9686,-146 9692,-152 9692,-158 9692,-158 9692,-440 9692,-440 9692,-446 9686,-452 9680,-452 9680,-452 9092,-452 9092,-452 9086,-452 9080,-446 9080,-440 9080,-440 9080,-158 9080,-158 9080,-152 9086,-146 9092,-146"/>
<text text-anchor="middle" x="9386" y="-436.8" font-family="Arial" font-size="14.00" fill="#000000">cores3 </text>
<text text-anchor="middle" x="9386" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust60" class="cluster">
<title>cluster_board_processor_cores3_core</title>
<g id="a_clust60"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=3&#10;decoder=board.processor.cores3.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores3.core.interrupts&#10;isa=board.processor.cores3.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores3.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores3.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores3.core.tracer&#10;width=1&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M9100,-154C9100,-154 9672,-154 9672,-154 9678,-154 9684,-160 9684,-166 9684,-166 9684,-394 9684,-394 9684,-400 9678,-406 9672,-406 9672,-406 9100,-406 9100,-406 9094,-406 9088,-400 9088,-394 9088,-394 9088,-166 9088,-166 9088,-160 9094,-154 9100,-154"/>
<text text-anchor="middle" x="9386" y="-390.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="9386" y="-375.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvAtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust61" class="cluster">
<title>cluster_board_processor_cores3_core_mmu</title>
<g id="a_clust61"><a xlink:title="dtb=board.processor.cores3.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores3.core.mmu.itb&#10;pma_checker=board.processor.cores3.core.mmu.pma_checker&#10;pmp=board.processor.cores3.core.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M9312,-162C9312,-162 9664,-162 9664,-162 9670,-162 9676,-168 9676,-174 9676,-174 9676,-348 9676,-348 9676,-354 9670,-360 9664,-360 9664,-360 9312,-360 9312,-360 9306,-360 9300,-354 9300,-348 9300,-348 9300,-174 9300,-174 9300,-168 9306,-162 9312,-162"/>
<text text-anchor="middle" x="9488" y="-344.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="9488" y="-329.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust62" class="cluster">
<title>cluster_board_processor_cores3_core_mmu_itb</title>
<g id="a_clust62"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores3.core.mmu.pma_checker&#10;pmp=board.processor.cores3.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores3.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9504,-170C9504,-170 9656,-170 9656,-170 9662,-170 9668,-176 9668,-182 9668,-182 9668,-302 9668,-302 9668,-308 9662,-314 9656,-314 9656,-314 9504,-314 9504,-314 9498,-314 9492,-308 9492,-302 9492,-302 9492,-182 9492,-182 9492,-176 9498,-170 9504,-170"/>
<text text-anchor="middle" x="9580" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="9580" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust63" class="cluster">
<title>cluster_board_processor_cores3_core_mmu_itb_walker</title>
<g id="a_clust63"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores3.core.mmu.pma_checker&#10;pmp=board.processor.cores3.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores3.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M9512,-178C9512,-178 9648,-178 9648,-178 9654,-178 9660,-184 9660,-190 9660,-190 9660,-256 9660,-256 9660,-262 9654,-268 9648,-268 9648,-268 9512,-268 9512,-268 9506,-268 9500,-262 9500,-256 9500,-256 9500,-190 9500,-190 9500,-184 9506,-178 9512,-178"/>
<text text-anchor="middle" x="9580" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9580" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust65" class="cluster">
<title>cluster_board_processor_cores3_core_mmu_dtb</title>
<g id="a_clust65"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores3.core.mmu.pma_checker&#10;pmp=board.processor.cores3.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores3.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9320,-170C9320,-170 9472,-170 9472,-170 9478,-170 9484,-176 9484,-182 9484,-182 9484,-302 9484,-302 9484,-308 9478,-314 9472,-314 9472,-314 9320,-314 9320,-314 9314,-314 9308,-308 9308,-302 9308,-302 9308,-182 9308,-182 9308,-176 9314,-170 9320,-170"/>
<text text-anchor="middle" x="9396" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="9396" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust66" class="cluster">
<title>cluster_board_processor_cores3_core_mmu_dtb_walker</title>
<g id="a_clust66"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores3.core.mmu.pma_checker&#10;pmp=board.processor.cores3.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores3.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M9328,-178C9328,-178 9464,-178 9464,-178 9470,-178 9476,-184 9476,-190 9476,-190 9476,-256 9476,-256 9476,-262 9470,-268 9464,-268 9464,-268 9328,-268 9328,-268 9322,-268 9316,-262 9316,-256 9316,-256 9316,-190 9316,-190 9316,-184 9322,-178 9328,-178"/>
<text text-anchor="middle" x="9396" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9396" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust76" class="cluster">
<title>cluster_board_processor_cores4</title>
<g id="a_clust76"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M8472,-146C8472,-146 9060,-146 9060,-146 9066,-146 9072,-152 9072,-158 9072,-158 9072,-440 9072,-440 9072,-446 9066,-452 9060,-452 9060,-452 8472,-452 8472,-452 8466,-452 8460,-446 8460,-440 8460,-440 8460,-158 8460,-158 8460,-152 8466,-146 8472,-146"/>
<text text-anchor="middle" x="8766" y="-436.8" font-family="Arial" font-size="14.00" fill="#000000">cores4 </text>
<text text-anchor="middle" x="8766" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_board_processor_cores4_core</title>
<g id="a_clust77"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=4&#10;decoder=board.processor.cores4.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores4.core.interrupts&#10;isa=board.processor.cores4.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores4.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores4.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores4.core.tracer&#10;width=1&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M8480,-154C8480,-154 9052,-154 9052,-154 9058,-154 9064,-160 9064,-166 9064,-166 9064,-394 9064,-394 9064,-400 9058,-406 9052,-406 9052,-406 8480,-406 8480,-406 8474,-406 8468,-400 8468,-394 8468,-394 8468,-166 8468,-166 8468,-160 8474,-154 8480,-154"/>
<text text-anchor="middle" x="8766" y="-390.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="8766" y="-375.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvAtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust78" class="cluster">
<title>cluster_board_processor_cores4_core_mmu</title>
<g id="a_clust78"><a xlink:title="dtb=board.processor.cores4.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores4.core.mmu.itb&#10;pma_checker=board.processor.cores4.core.mmu.pma_checker&#10;pmp=board.processor.cores4.core.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M8692,-162C8692,-162 9044,-162 9044,-162 9050,-162 9056,-168 9056,-174 9056,-174 9056,-348 9056,-348 9056,-354 9050,-360 9044,-360 9044,-360 8692,-360 8692,-360 8686,-360 8680,-354 8680,-348 8680,-348 8680,-174 8680,-174 8680,-168 8686,-162 8692,-162"/>
<text text-anchor="middle" x="8868" y="-344.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="8868" y="-329.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust79" class="cluster">
<title>cluster_board_processor_cores4_core_mmu_itb</title>
<g id="a_clust79"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores4.core.mmu.pma_checker&#10;pmp=board.processor.cores4.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores4.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8884,-170C8884,-170 9036,-170 9036,-170 9042,-170 9048,-176 9048,-182 9048,-182 9048,-302 9048,-302 9048,-308 9042,-314 9036,-314 9036,-314 8884,-314 8884,-314 8878,-314 8872,-308 8872,-302 8872,-302 8872,-182 8872,-182 8872,-176 8878,-170 8884,-170"/>
<text text-anchor="middle" x="8960" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="8960" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust80" class="cluster">
<title>cluster_board_processor_cores4_core_mmu_itb_walker</title>
<g id="a_clust80"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores4.core.mmu.pma_checker&#10;pmp=board.processor.cores4.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores4.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M8892,-178C8892,-178 9028,-178 9028,-178 9034,-178 9040,-184 9040,-190 9040,-190 9040,-256 9040,-256 9040,-262 9034,-268 9028,-268 9028,-268 8892,-268 8892,-268 8886,-268 8880,-262 8880,-256 8880,-256 8880,-190 8880,-190 8880,-184 8886,-178 8892,-178"/>
<text text-anchor="middle" x="8960" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8960" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust82" class="cluster">
<title>cluster_board_processor_cores4_core_mmu_dtb</title>
<g id="a_clust82"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores4.core.mmu.pma_checker&#10;pmp=board.processor.cores4.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores4.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8700,-170C8700,-170 8852,-170 8852,-170 8858,-170 8864,-176 8864,-182 8864,-182 8864,-302 8864,-302 8864,-308 8858,-314 8852,-314 8852,-314 8700,-314 8700,-314 8694,-314 8688,-308 8688,-302 8688,-302 8688,-182 8688,-182 8688,-176 8694,-170 8700,-170"/>
<text text-anchor="middle" x="8776" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="8776" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_board_processor_cores4_core_mmu_dtb_walker</title>
<g id="a_clust83"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores4.core.mmu.pma_checker&#10;pmp=board.processor.cores4.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores4.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M8708,-178C8708,-178 8844,-178 8844,-178 8850,-178 8856,-184 8856,-190 8856,-190 8856,-256 8856,-256 8856,-262 8850,-268 8844,-268 8844,-268 8708,-268 8708,-268 8702,-268 8696,-262 8696,-256 8696,-256 8696,-190 8696,-190 8696,-184 8702,-178 8708,-178"/>
<text text-anchor="middle" x="8776" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8776" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust93" class="cluster">
<title>cluster_board_processor_cores5</title>
<g id="a_clust93"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M7852,-146C7852,-146 8440,-146 8440,-146 8446,-146 8452,-152 8452,-158 8452,-158 8452,-440 8452,-440 8452,-446 8446,-452 8440,-452 8440,-452 7852,-452 7852,-452 7846,-452 7840,-446 7840,-440 7840,-440 7840,-158 7840,-158 7840,-152 7846,-146 7852,-146"/>
<text text-anchor="middle" x="8146" y="-436.8" font-family="Arial" font-size="14.00" fill="#000000">cores5 </text>
<text text-anchor="middle" x="8146" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust94" class="cluster">
<title>cluster_board_processor_cores5_core</title>
<g id="a_clust94"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=5&#10;decoder=board.processor.cores5.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores5.core.interrupts&#10;isa=board.processor.cores5.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores5.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores5.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores5.core.tracer&#10;width=1&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M7860,-154C7860,-154 8432,-154 8432,-154 8438,-154 8444,-160 8444,-166 8444,-166 8444,-394 8444,-394 8444,-400 8438,-406 8432,-406 8432,-406 7860,-406 7860,-406 7854,-406 7848,-400 7848,-394 7848,-394 7848,-166 7848,-166 7848,-160 7854,-154 7860,-154"/>
<text text-anchor="middle" x="8146" y="-390.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="8146" y="-375.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvAtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_board_processor_cores5_core_mmu</title>
<g id="a_clust95"><a xlink:title="dtb=board.processor.cores5.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores5.core.mmu.itb&#10;pma_checker=board.processor.cores5.core.mmu.pma_checker&#10;pmp=board.processor.cores5.core.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M8072,-162C8072,-162 8424,-162 8424,-162 8430,-162 8436,-168 8436,-174 8436,-174 8436,-348 8436,-348 8436,-354 8430,-360 8424,-360 8424,-360 8072,-360 8072,-360 8066,-360 8060,-354 8060,-348 8060,-348 8060,-174 8060,-174 8060,-168 8066,-162 8072,-162"/>
<text text-anchor="middle" x="8248" y="-344.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="8248" y="-329.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust96" class="cluster">
<title>cluster_board_processor_cores5_core_mmu_itb</title>
<g id="a_clust96"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores5.core.mmu.pma_checker&#10;pmp=board.processor.cores5.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores5.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8264,-170C8264,-170 8416,-170 8416,-170 8422,-170 8428,-176 8428,-182 8428,-182 8428,-302 8428,-302 8428,-308 8422,-314 8416,-314 8416,-314 8264,-314 8264,-314 8258,-314 8252,-308 8252,-302 8252,-302 8252,-182 8252,-182 8252,-176 8258,-170 8264,-170"/>
<text text-anchor="middle" x="8340" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="8340" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust97" class="cluster">
<title>cluster_board_processor_cores5_core_mmu_itb_walker</title>
<g id="a_clust97"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores5.core.mmu.pma_checker&#10;pmp=board.processor.cores5.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores5.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M8272,-178C8272,-178 8408,-178 8408,-178 8414,-178 8420,-184 8420,-190 8420,-190 8420,-256 8420,-256 8420,-262 8414,-268 8408,-268 8408,-268 8272,-268 8272,-268 8266,-268 8260,-262 8260,-256 8260,-256 8260,-190 8260,-190 8260,-184 8266,-178 8272,-178"/>
<text text-anchor="middle" x="8340" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8340" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust99" class="cluster">
<title>cluster_board_processor_cores5_core_mmu_dtb</title>
<g id="a_clust99"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores5.core.mmu.pma_checker&#10;pmp=board.processor.cores5.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores5.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8080,-170C8080,-170 8232,-170 8232,-170 8238,-170 8244,-176 8244,-182 8244,-182 8244,-302 8244,-302 8244,-308 8238,-314 8232,-314 8232,-314 8080,-314 8080,-314 8074,-314 8068,-308 8068,-302 8068,-302 8068,-182 8068,-182 8068,-176 8074,-170 8080,-170"/>
<text text-anchor="middle" x="8156" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="8156" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust100" class="cluster">
<title>cluster_board_processor_cores5_core_mmu_dtb_walker</title>
<g id="a_clust100"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores5.core.mmu.pma_checker&#10;pmp=board.processor.cores5.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores5.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M8088,-178C8088,-178 8224,-178 8224,-178 8230,-178 8236,-184 8236,-190 8236,-190 8236,-256 8236,-256 8236,-262 8230,-268 8224,-268 8224,-268 8088,-268 8088,-268 8082,-268 8076,-262 8076,-256 8076,-256 8076,-190 8076,-190 8076,-184 8082,-178 8088,-178"/>
<text text-anchor="middle" x="8156" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8156" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust110" class="cluster">
<title>cluster_board_processor_cores6</title>
<g id="a_clust110"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M7232,-146C7232,-146 7820,-146 7820,-146 7826,-146 7832,-152 7832,-158 7832,-158 7832,-440 7832,-440 7832,-446 7826,-452 7820,-452 7820,-452 7232,-452 7232,-452 7226,-452 7220,-446 7220,-440 7220,-440 7220,-158 7220,-158 7220,-152 7226,-146 7232,-146"/>
<text text-anchor="middle" x="7526" y="-436.8" font-family="Arial" font-size="14.00" fill="#000000">cores6 </text>
<text text-anchor="middle" x="7526" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust111" class="cluster">
<title>cluster_board_processor_cores6_core</title>
<g id="a_clust111"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=6&#10;decoder=board.processor.cores6.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores6.core.interrupts&#10;isa=board.processor.cores6.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores6.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores6.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores6.core.tracer&#10;width=1&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M7240,-154C7240,-154 7812,-154 7812,-154 7818,-154 7824,-160 7824,-166 7824,-166 7824,-394 7824,-394 7824,-400 7818,-406 7812,-406 7812,-406 7240,-406 7240,-406 7234,-406 7228,-400 7228,-394 7228,-394 7228,-166 7228,-166 7228,-160 7234,-154 7240,-154"/>
<text text-anchor="middle" x="7526" y="-390.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="7526" y="-375.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvAtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust112" class="cluster">
<title>cluster_board_processor_cores6_core_mmu</title>
<g id="a_clust112"><a xlink:title="dtb=board.processor.cores6.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores6.core.mmu.itb&#10;pma_checker=board.processor.cores6.core.mmu.pma_checker&#10;pmp=board.processor.cores6.core.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M7452,-162C7452,-162 7804,-162 7804,-162 7810,-162 7816,-168 7816,-174 7816,-174 7816,-348 7816,-348 7816,-354 7810,-360 7804,-360 7804,-360 7452,-360 7452,-360 7446,-360 7440,-354 7440,-348 7440,-348 7440,-174 7440,-174 7440,-168 7446,-162 7452,-162"/>
<text text-anchor="middle" x="7628" y="-344.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7628" y="-329.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust113" class="cluster">
<title>cluster_board_processor_cores6_core_mmu_itb</title>
<g id="a_clust113"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores6.core.mmu.pma_checker&#10;pmp=board.processor.cores6.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores6.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7644,-170C7644,-170 7796,-170 7796,-170 7802,-170 7808,-176 7808,-182 7808,-182 7808,-302 7808,-302 7808,-308 7802,-314 7796,-314 7796,-314 7644,-314 7644,-314 7638,-314 7632,-308 7632,-302 7632,-302 7632,-182 7632,-182 7632,-176 7638,-170 7644,-170"/>
<text text-anchor="middle" x="7720" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7720" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust114" class="cluster">
<title>cluster_board_processor_cores6_core_mmu_itb_walker</title>
<g id="a_clust114"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores6.core.mmu.pma_checker&#10;pmp=board.processor.cores6.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores6.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M7652,-178C7652,-178 7788,-178 7788,-178 7794,-178 7800,-184 7800,-190 7800,-190 7800,-256 7800,-256 7800,-262 7794,-268 7788,-268 7788,-268 7652,-268 7652,-268 7646,-268 7640,-262 7640,-256 7640,-256 7640,-190 7640,-190 7640,-184 7646,-178 7652,-178"/>
<text text-anchor="middle" x="7720" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7720" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_board_processor_cores6_core_mmu_dtb</title>
<g id="a_clust116"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores6.core.mmu.pma_checker&#10;pmp=board.processor.cores6.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores6.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7460,-170C7460,-170 7612,-170 7612,-170 7618,-170 7624,-176 7624,-182 7624,-182 7624,-302 7624,-302 7624,-308 7618,-314 7612,-314 7612,-314 7460,-314 7460,-314 7454,-314 7448,-308 7448,-302 7448,-302 7448,-182 7448,-182 7448,-176 7454,-170 7460,-170"/>
<text text-anchor="middle" x="7536" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7536" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust117" class="cluster">
<title>cluster_board_processor_cores6_core_mmu_dtb_walker</title>
<g id="a_clust117"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores6.core.mmu.pma_checker&#10;pmp=board.processor.cores6.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores6.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M7468,-178C7468,-178 7604,-178 7604,-178 7610,-178 7616,-184 7616,-190 7616,-190 7616,-256 7616,-256 7616,-262 7610,-268 7604,-268 7604,-268 7468,-268 7468,-268 7462,-268 7456,-262 7456,-256 7456,-256 7456,-190 7456,-190 7456,-184 7462,-178 7468,-178"/>
<text text-anchor="middle" x="7536" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7536" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust127" class="cluster">
<title>cluster_board_processor_cores7</title>
<g id="a_clust127"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M6612,-146C6612,-146 7200,-146 7200,-146 7206,-146 7212,-152 7212,-158 7212,-158 7212,-440 7212,-440 7212,-446 7206,-452 7200,-452 7200,-452 6612,-452 6612,-452 6606,-452 6600,-446 6600,-440 6600,-440 6600,-158 6600,-158 6600,-152 6606,-146 6612,-146"/>
<text text-anchor="middle" x="6906" y="-436.8" font-family="Arial" font-size="14.00" fill="#000000">cores7 </text>
<text text-anchor="middle" x="6906" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust128" class="cluster">
<title>cluster_board_processor_cores7_core</title>
<g id="a_clust128"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=7&#10;decoder=board.processor.cores7.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores7.core.interrupts&#10;isa=board.processor.cores7.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores7.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores7.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores7.core.tracer&#10;width=1&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6620,-154C6620,-154 7192,-154 7192,-154 7198,-154 7204,-160 7204,-166 7204,-166 7204,-394 7204,-394 7204,-400 7198,-406 7192,-406 7192,-406 6620,-406 6620,-406 6614,-406 6608,-400 6608,-394 6608,-394 6608,-166 6608,-166 6608,-160 6614,-154 6620,-154"/>
<text text-anchor="middle" x="6906" y="-390.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="6906" y="-375.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvAtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust129" class="cluster">
<title>cluster_board_processor_cores7_core_mmu</title>
<g id="a_clust129"><a xlink:title="dtb=board.processor.cores7.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores7.core.mmu.itb&#10;pma_checker=board.processor.cores7.core.mmu.pma_checker&#10;pmp=board.processor.cores7.core.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M6832,-162C6832,-162 7184,-162 7184,-162 7190,-162 7196,-168 7196,-174 7196,-174 7196,-348 7196,-348 7196,-354 7190,-360 7184,-360 7184,-360 6832,-360 6832,-360 6826,-360 6820,-354 6820,-348 6820,-348 6820,-174 6820,-174 6820,-168 6826,-162 6832,-162"/>
<text text-anchor="middle" x="7008" y="-344.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7008" y="-329.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust130" class="cluster">
<title>cluster_board_processor_cores7_core_mmu_itb</title>
<g id="a_clust130"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores7.core.mmu.pma_checker&#10;pmp=board.processor.cores7.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores7.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7024,-170C7024,-170 7176,-170 7176,-170 7182,-170 7188,-176 7188,-182 7188,-182 7188,-302 7188,-302 7188,-308 7182,-314 7176,-314 7176,-314 7024,-314 7024,-314 7018,-314 7012,-308 7012,-302 7012,-302 7012,-182 7012,-182 7012,-176 7018,-170 7024,-170"/>
<text text-anchor="middle" x="7100" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7100" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust131" class="cluster">
<title>cluster_board_processor_cores7_core_mmu_itb_walker</title>
<g id="a_clust131"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores7.core.mmu.pma_checker&#10;pmp=board.processor.cores7.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores7.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M7032,-178C7032,-178 7168,-178 7168,-178 7174,-178 7180,-184 7180,-190 7180,-190 7180,-256 7180,-256 7180,-262 7174,-268 7168,-268 7168,-268 7032,-268 7032,-268 7026,-268 7020,-262 7020,-256 7020,-256 7020,-190 7020,-190 7020,-184 7026,-178 7032,-178"/>
<text text-anchor="middle" x="7100" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7100" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust133" class="cluster">
<title>cluster_board_processor_cores7_core_mmu_dtb</title>
<g id="a_clust133"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores7.core.mmu.pma_checker&#10;pmp=board.processor.cores7.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores7.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6840,-170C6840,-170 6992,-170 6992,-170 6998,-170 7004,-176 7004,-182 7004,-182 7004,-302 7004,-302 7004,-308 6998,-314 6992,-314 6992,-314 6840,-314 6840,-314 6834,-314 6828,-308 6828,-302 6828,-302 6828,-182 6828,-182 6828,-176 6834,-170 6840,-170"/>
<text text-anchor="middle" x="6916" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6916" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust134" class="cluster">
<title>cluster_board_processor_cores7_core_mmu_dtb_walker</title>
<g id="a_clust134"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores7.core.mmu.pma_checker&#10;pmp=board.processor.cores7.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores7.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M6848,-178C6848,-178 6984,-178 6984,-178 6990,-178 6996,-184 6996,-190 6996,-190 6996,-256 6996,-256 6996,-262 6990,-268 6984,-268 6984,-268 6848,-268 6848,-268 6842,-268 6836,-262 6836,-256 6836,-256 6836,-190 6836,-190 6836,-184 6842,-178 6848,-178"/>
<text text-anchor="middle" x="6916" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6916" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust144" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust144"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M250,-506C250,-506 366,-506 366,-506 372,-506 378,-512 378,-518 378,-518 378,-638 378,-638 378,-644 372,-650 366,-650 366,-650 250,-650 250,-650 244,-650 238,-644 238,-638 238,-638 238,-518 238,-518 238,-512 244,-506 250,-506"/>
<text text-anchor="middle" x="308" y="-634.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="308" y="-619.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust145" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust145"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M275,-514C275,-514 328,-514 328,-514 334,-514 340,-520 340,-526 340,-526 340,-592 340,-592 340,-598 334,-604 328,-604 328,-604 275,-604 275,-604 269,-604 263,-598 263,-592 263,-592 263,-526 263,-526 263,-520 269,-514 275,-514"/>
<text text-anchor="middle" x="301.5" y="-588.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="301.5" y="-573.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust149" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust149"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 6572,-24 6572,-24 6578,-24 6584,-30 6584,-36 6584,-36 6584,-302 6584,-302 6584,-308 6578,-314 6572,-314 6572,-314 36,-314 36,-314 30,-314 24,-308 24,-302 24,-302 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="3304" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="3304" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust150" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust150"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M44,-32C44,-32 356,-32 356,-32 362,-32 368,-38 368,-44 368,-44 368,-256 368,-256 368,-262 362,-268 356,-268 356,-268 44,-268 44,-268 38,-268 32,-262 32,-256 32,-256 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="200" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="200" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust153" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust153"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M52,-40C52,-40 166,-40 166,-40 172,-40 178,-46 178,-52 178,-52 178,-118 178,-118 178,-124 172,-130 166,-130 166,-130 52,-130 52,-130 46,-130 40,-124 40,-118 40,-118 40,-52 40,-52 40,-46 46,-40 52,-40"/>
<text text-anchor="middle" x="109" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="109" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust155" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches0</title>
<g id="a_clust155"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches0.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches0.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches0.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches0.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M6014,-40C6014,-40 6176,-40 6176,-40 6182,-40 6188,-46 6188,-52 6188,-52 6188,-118 6188,-118 6188,-124 6182,-130 6176,-130 6176,-130 6014,-130 6014,-130 6008,-130 6002,-124 6002,-118 6002,-118 6002,-52 6002,-52 6002,-46 6008,-40 6014,-40"/>
<text text-anchor="middle" x="6095" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches0 </text>
<text text-anchor="middle" x="6095" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust165" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches1</title>
<g id="a_clust165"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches1.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches1.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches1.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches1.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M5238,-40C5238,-40 5400,-40 5400,-40 5406,-40 5412,-46 5412,-52 5412,-52 5412,-118 5412,-118 5412,-124 5406,-130 5400,-130 5400,-130 5238,-130 5238,-130 5232,-130 5226,-124 5226,-118 5226,-118 5226,-52 5226,-52 5226,-46 5232,-40 5238,-40"/>
<text text-anchor="middle" x="5319" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches1 </text>
<text text-anchor="middle" x="5319" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches2</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches2.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches2.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches2.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches2.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M4462,-40C4462,-40 4624,-40 4624,-40 4630,-40 4636,-46 4636,-52 4636,-52 4636,-118 4636,-118 4636,-124 4630,-130 4624,-130 4624,-130 4462,-130 4462,-130 4456,-130 4450,-124 4450,-118 4450,-118 4450,-52 4450,-52 4450,-46 4456,-40 4462,-40"/>
<text text-anchor="middle" x="4543" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches2 </text>
<text text-anchor="middle" x="4543" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust185" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches3</title>
<g id="a_clust185"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches3.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches3.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches3.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches3.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M3686,-40C3686,-40 3848,-40 3848,-40 3854,-40 3860,-46 3860,-52 3860,-52 3860,-118 3860,-118 3860,-124 3854,-130 3848,-130 3848,-130 3686,-130 3686,-130 3680,-130 3674,-124 3674,-118 3674,-118 3674,-52 3674,-52 3674,-46 3680,-40 3686,-40"/>
<text text-anchor="middle" x="3767" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches3 </text>
<text text-anchor="middle" x="3767" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust195" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches4</title>
<g id="a_clust195"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches4.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches4.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches4.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches4.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M2910,-40C2910,-40 3072,-40 3072,-40 3078,-40 3084,-46 3084,-52 3084,-52 3084,-118 3084,-118 3084,-124 3078,-130 3072,-130 3072,-130 2910,-130 2910,-130 2904,-130 2898,-124 2898,-118 2898,-118 2898,-52 2898,-52 2898,-46 2904,-40 2910,-40"/>
<text text-anchor="middle" x="2991" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches4 </text>
<text text-anchor="middle" x="2991" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust205" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches5</title>
<g id="a_clust205"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches5.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches5.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches5.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches5.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M2134,-40C2134,-40 2296,-40 2296,-40 2302,-40 2308,-46 2308,-52 2308,-52 2308,-118 2308,-118 2308,-124 2302,-130 2296,-130 2296,-130 2134,-130 2134,-130 2128,-130 2122,-124 2122,-118 2122,-118 2122,-52 2122,-52 2122,-46 2128,-40 2134,-40"/>
<text text-anchor="middle" x="2215" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches5 </text>
<text text-anchor="middle" x="2215" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust215" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches6</title>
<g id="a_clust215"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches6.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches6.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches6.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches6.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M1358,-40C1358,-40 1520,-40 1520,-40 1526,-40 1532,-46 1532,-52 1532,-52 1532,-118 1532,-118 1532,-124 1526,-130 1520,-130 1520,-130 1358,-130 1358,-130 1352,-130 1346,-124 1346,-118 1346,-118 1346,-52 1346,-52 1346,-46 1352,-40 1358,-40"/>
<text text-anchor="middle" x="1439" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches6 </text>
<text text-anchor="middle" x="1439" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust225" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches7</title>
<g id="a_clust225"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches7.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches7.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches7.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches7.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M582,-40C582,-40 744,-40 744,-40 750,-40 756,-46 756,-52 756,-52 756,-118 756,-118 756,-124 750,-130 744,-130 744,-130 582,-130 582,-130 576,-130 570,-124 570,-118 570,-118 570,-52 570,-52 570,-46 576,-40 582,-40"/>
<text text-anchor="middle" x="663" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches7 </text>
<text text-anchor="middle" x="663" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust235" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches0</title>
<g id="a_clust235"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches0.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches0.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches0.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches0.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M5820,-40C5820,-40 5982,-40 5982,-40 5988,-40 5994,-46 5994,-52 5994,-52 5994,-118 5994,-118 5994,-124 5988,-130 5982,-130 5982,-130 5820,-130 5820,-130 5814,-130 5808,-124 5808,-118 5808,-118 5808,-52 5808,-52 5808,-46 5814,-40 5820,-40"/>
<text text-anchor="middle" x="5901" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches0 </text>
<text text-anchor="middle" x="5901" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust245" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches1</title>
<g id="a_clust245"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches1.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches1.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches1.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches1.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M5044,-40C5044,-40 5206,-40 5206,-40 5212,-40 5218,-46 5218,-52 5218,-52 5218,-118 5218,-118 5218,-124 5212,-130 5206,-130 5206,-130 5044,-130 5044,-130 5038,-130 5032,-124 5032,-118 5032,-118 5032,-52 5032,-52 5032,-46 5038,-40 5044,-40"/>
<text text-anchor="middle" x="5125" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches1 </text>
<text text-anchor="middle" x="5125" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust255" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches2</title>
<g id="a_clust255"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches2.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches2.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches2.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches2.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M4268,-40C4268,-40 4430,-40 4430,-40 4436,-40 4442,-46 4442,-52 4442,-52 4442,-118 4442,-118 4442,-124 4436,-130 4430,-130 4430,-130 4268,-130 4268,-130 4262,-130 4256,-124 4256,-118 4256,-118 4256,-52 4256,-52 4256,-46 4262,-40 4268,-40"/>
<text text-anchor="middle" x="4349" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches2 </text>
<text text-anchor="middle" x="4349" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust265" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches3</title>
<g id="a_clust265"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches3.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches3.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches3.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches3.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M3492,-40C3492,-40 3654,-40 3654,-40 3660,-40 3666,-46 3666,-52 3666,-52 3666,-118 3666,-118 3666,-124 3660,-130 3654,-130 3654,-130 3492,-130 3492,-130 3486,-130 3480,-124 3480,-118 3480,-118 3480,-52 3480,-52 3480,-46 3486,-40 3492,-40"/>
<text text-anchor="middle" x="3573" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches3 </text>
<text text-anchor="middle" x="3573" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust275" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches4</title>
<g id="a_clust275"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches4.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches4.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches4.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches4.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M2716,-40C2716,-40 2878,-40 2878,-40 2884,-40 2890,-46 2890,-52 2890,-52 2890,-118 2890,-118 2890,-124 2884,-130 2878,-130 2878,-130 2716,-130 2716,-130 2710,-130 2704,-124 2704,-118 2704,-118 2704,-52 2704,-52 2704,-46 2710,-40 2716,-40"/>
<text text-anchor="middle" x="2797" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches4 </text>
<text text-anchor="middle" x="2797" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches5</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches5.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches5.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches5.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches5.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M1940,-40C1940,-40 2102,-40 2102,-40 2108,-40 2114,-46 2114,-52 2114,-52 2114,-118 2114,-118 2114,-124 2108,-130 2102,-130 2102,-130 1940,-130 1940,-130 1934,-130 1928,-124 1928,-118 1928,-118 1928,-52 1928,-52 1928,-46 1934,-40 1940,-40"/>
<text text-anchor="middle" x="2021" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches5 </text>
<text text-anchor="middle" x="2021" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust295" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches6</title>
<g id="a_clust295"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches6.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches6.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches6.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches6.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M1164,-40C1164,-40 1326,-40 1326,-40 1332,-40 1338,-46 1338,-52 1338,-52 1338,-118 1338,-118 1338,-124 1332,-130 1326,-130 1326,-130 1164,-130 1164,-130 1158,-130 1152,-124 1152,-118 1152,-118 1152,-52 1152,-52 1152,-46 1158,-40 1164,-40"/>
<text text-anchor="middle" x="1245" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches6 </text>
<text text-anchor="middle" x="1245" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches7</title>
<g id="a_clust305"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches7.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches7.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches7.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches7.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M388,-40C388,-40 550,-40 550,-40 556,-40 562,-46 562,-52 562,-52 562,-118 562,-118 562,-124 556,-130 550,-130 550,-130 388,-130 388,-130 382,-130 376,-124 376,-118 376,-118 376,-52 376,-52 376,-46 382,-40 388,-40"/>
<text text-anchor="middle" x="469" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches7 </text>
<text text-anchor="middle" x="469" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust315" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches0</title>
<g id="a_clust315"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches0.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches0.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches0.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M6402,-40C6402,-40 6564,-40 6564,-40 6570,-40 6576,-46 6576,-52 6576,-52 6576,-118 6576,-118 6576,-124 6570,-130 6564,-130 6564,-130 6402,-130 6402,-130 6396,-130 6390,-124 6390,-118 6390,-118 6390,-52 6390,-52 6390,-46 6396,-40 6402,-40"/>
<text text-anchor="middle" x="6483" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches0 </text>
<text text-anchor="middle" x="6483" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust321" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches1</title>
<g id="a_clust321"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches1.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches1.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches1.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M5626,-40C5626,-40 5788,-40 5788,-40 5794,-40 5800,-46 5800,-52 5800,-52 5800,-118 5800,-118 5800,-124 5794,-130 5788,-130 5788,-130 5626,-130 5626,-130 5620,-130 5614,-124 5614,-118 5614,-118 5614,-52 5614,-52 5614,-46 5620,-40 5626,-40"/>
<text text-anchor="middle" x="5707" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches1 </text>
<text text-anchor="middle" x="5707" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust327" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches2</title>
<g id="a_clust327"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches2.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches2.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M4850,-40C4850,-40 5012,-40 5012,-40 5018,-40 5024,-46 5024,-52 5024,-52 5024,-118 5024,-118 5024,-124 5018,-130 5012,-130 5012,-130 4850,-130 4850,-130 4844,-130 4838,-124 4838,-118 4838,-118 4838,-52 4838,-52 4838,-46 4844,-40 4850,-40"/>
<text text-anchor="middle" x="4931" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches2 </text>
<text text-anchor="middle" x="4931" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust333" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches3</title>
<g id="a_clust333"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches3.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches3.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches3.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M4074,-40C4074,-40 4236,-40 4236,-40 4242,-40 4248,-46 4248,-52 4248,-52 4248,-118 4248,-118 4248,-124 4242,-130 4236,-130 4236,-130 4074,-130 4074,-130 4068,-130 4062,-124 4062,-118 4062,-118 4062,-52 4062,-52 4062,-46 4068,-40 4074,-40"/>
<text text-anchor="middle" x="4155" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches3 </text>
<text text-anchor="middle" x="4155" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust339" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches4</title>
<g id="a_clust339"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches4.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches4.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches4.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M3298,-40C3298,-40 3460,-40 3460,-40 3466,-40 3472,-46 3472,-52 3472,-52 3472,-118 3472,-118 3472,-124 3466,-130 3460,-130 3460,-130 3298,-130 3298,-130 3292,-130 3286,-124 3286,-118 3286,-118 3286,-52 3286,-52 3286,-46 3292,-40 3298,-40"/>
<text text-anchor="middle" x="3379" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches4 </text>
<text text-anchor="middle" x="3379" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust345" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches5</title>
<g id="a_clust345"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches5.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches5.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches5.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M2522,-40C2522,-40 2684,-40 2684,-40 2690,-40 2696,-46 2696,-52 2696,-52 2696,-118 2696,-118 2696,-124 2690,-130 2684,-130 2684,-130 2522,-130 2522,-130 2516,-130 2510,-124 2510,-118 2510,-118 2510,-52 2510,-52 2510,-46 2516,-40 2522,-40"/>
<text text-anchor="middle" x="2603" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches5 </text>
<text text-anchor="middle" x="2603" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust351" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches6</title>
<g id="a_clust351"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches6.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches6.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches6.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M1746,-40C1746,-40 1908,-40 1908,-40 1914,-40 1920,-46 1920,-52 1920,-52 1920,-118 1920,-118 1920,-124 1914,-130 1908,-130 1908,-130 1746,-130 1746,-130 1740,-130 1734,-124 1734,-118 1734,-118 1734,-52 1734,-52 1734,-46 1740,-40 1746,-40"/>
<text text-anchor="middle" x="1827" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches6 </text>
<text text-anchor="middle" x="1827" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust357" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches7</title>
<g id="a_clust357"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches7.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches7.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches7.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M970,-40C970,-40 1132,-40 1132,-40 1138,-40 1144,-46 1144,-52 1144,-52 1144,-118 1144,-118 1144,-124 1138,-130 1132,-130 1132,-130 970,-130 970,-130 964,-130 958,-124 958,-118 958,-118 958,-52 958,-52 958,-46 964,-40 970,-40"/>
<text text-anchor="middle" x="1051" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches7 </text>
<text text-anchor="middle" x="1051" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust363" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches0</title>
<g id="a_clust363"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches0.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches0.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches0.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M6208,-40C6208,-40 6370,-40 6370,-40 6376,-40 6382,-46 6382,-52 6382,-52 6382,-118 6382,-118 6382,-124 6376,-130 6370,-130 6370,-130 6208,-130 6208,-130 6202,-130 6196,-124 6196,-118 6196,-118 6196,-52 6196,-52 6196,-46 6202,-40 6208,-40"/>
<text text-anchor="middle" x="6289" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches0 </text>
<text text-anchor="middle" x="6289" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust369" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches1</title>
<g id="a_clust369"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches1.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches1.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches1.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M5432,-40C5432,-40 5594,-40 5594,-40 5600,-40 5606,-46 5606,-52 5606,-52 5606,-118 5606,-118 5606,-124 5600,-130 5594,-130 5594,-130 5432,-130 5432,-130 5426,-130 5420,-124 5420,-118 5420,-118 5420,-52 5420,-52 5420,-46 5426,-40 5432,-40"/>
<text text-anchor="middle" x="5513" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches1 </text>
<text text-anchor="middle" x="5513" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust375" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches2</title>
<g id="a_clust375"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches2.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches2.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M4656,-40C4656,-40 4818,-40 4818,-40 4824,-40 4830,-46 4830,-52 4830,-52 4830,-118 4830,-118 4830,-124 4824,-130 4818,-130 4818,-130 4656,-130 4656,-130 4650,-130 4644,-124 4644,-118 4644,-118 4644,-52 4644,-52 4644,-46 4650,-40 4656,-40"/>
<text text-anchor="middle" x="4737" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches2 </text>
<text text-anchor="middle" x="4737" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust381" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches3</title>
<g id="a_clust381"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches3.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches3.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches3.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M3880,-40C3880,-40 4042,-40 4042,-40 4048,-40 4054,-46 4054,-52 4054,-52 4054,-118 4054,-118 4054,-124 4048,-130 4042,-130 4042,-130 3880,-130 3880,-130 3874,-130 3868,-124 3868,-118 3868,-118 3868,-52 3868,-52 3868,-46 3874,-40 3880,-40"/>
<text text-anchor="middle" x="3961" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches3 </text>
<text text-anchor="middle" x="3961" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust387" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches4</title>
<g id="a_clust387"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches4.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches4.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches4.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M3104,-40C3104,-40 3266,-40 3266,-40 3272,-40 3278,-46 3278,-52 3278,-52 3278,-118 3278,-118 3278,-124 3272,-130 3266,-130 3266,-130 3104,-130 3104,-130 3098,-130 3092,-124 3092,-118 3092,-118 3092,-52 3092,-52 3092,-46 3098,-40 3104,-40"/>
<text text-anchor="middle" x="3185" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches4 </text>
<text text-anchor="middle" x="3185" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust393" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches5</title>
<g id="a_clust393"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches5.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches5.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches5.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M2328,-40C2328,-40 2490,-40 2490,-40 2496,-40 2502,-46 2502,-52 2502,-52 2502,-118 2502,-118 2502,-124 2496,-130 2490,-130 2490,-130 2328,-130 2328,-130 2322,-130 2316,-124 2316,-118 2316,-118 2316,-52 2316,-52 2316,-46 2322,-40 2328,-40"/>
<text text-anchor="middle" x="2409" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches5 </text>
<text text-anchor="middle" x="2409" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust399" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches6</title>
<g id="a_clust399"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches6.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches6.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches6.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M1552,-40C1552,-40 1714,-40 1714,-40 1720,-40 1726,-46 1726,-52 1726,-52 1726,-118 1726,-118 1726,-124 1720,-130 1714,-130 1714,-130 1552,-130 1552,-130 1546,-130 1540,-124 1540,-118 1540,-118 1540,-52 1540,-52 1540,-46 1546,-40 1552,-40"/>
<text text-anchor="middle" x="1633" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches6 </text>
<text text-anchor="middle" x="1633" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust405" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches7</title>
<g id="a_clust405"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches7.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches7.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches7.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M776,-40C776,-40 938,-40 938,-40 944,-40 950,-46 950,-52 950,-52 950,-118 950,-118 950,-124 944,-130 938,-130 938,-130 776,-130 776,-130 770,-130 764,-124 764,-118 764,-118 764,-52 764,-52 764,-46 770,-40 776,-40"/>
<text text-anchor="middle" x="857" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches7 </text>
<text text-anchor="middle" x="857" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M203.5,-558C203.5,-558 136.5,-558 136.5,-558 130.5,-558 124.5,-552 124.5,-546 124.5,-546 124.5,-534 124.5,-534 124.5,-528 130.5,-522 136.5,-522 136.5,-522 203.5,-522 203.5,-522 209.5,-522 215.5,-528 215.5,-534 215.5,-534 215.5,-546 215.5,-546 215.5,-552 209.5,-558 203.5,-558"/>
<text text-anchor="middle" x="170" y="-536.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node35" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M212,-222C212,-222 128,-222 128,-222 122,-222 116,-216 116,-210 116,-210 116,-198 116,-198 116,-192 122,-186 128,-186 128,-186 212,-186 212,-186 218,-186 224,-192 224,-198 224,-198 224,-210 224,-210 224,-216 218,-222 212,-222"/>
<text text-anchor="middle" x="170" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M170,-521.98C170,-467.83 170,-299.22 170,-232.54"/>
<polygon fill="black" stroke="black" points="173.5,-232.39 170,-222.39 166.5,-232.39 173.5,-232.39"/>
</g>
<!-- board_processor_cores0_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores0_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M11140,-222C11140,-222 11078,-222 11078,-222 11072,-222 11066,-216 11066,-210 11066,-210 11066,-198 11066,-198 11066,-192 11072,-186 11078,-186 11078,-186 11140,-186 11140,-186 11146,-186 11152,-192 11152,-198 11152,-198 11152,-210 11152,-210 11152,-216 11146,-222 11140,-222"/>
<text text-anchor="middle" x="11109" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches0_cpu_side -->
<g id="node39" class="node">
<title>board_cache_hierarchy_l1icaches0_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M6167.5,-84C6167.5,-84 6120.5,-84 6120.5,-84 6114.5,-84 6108.5,-78 6108.5,-72 6108.5,-72 6108.5,-60 6108.5,-60 6108.5,-54 6114.5,-48 6120.5,-48 6120.5,-48 6167.5,-48 6167.5,-48 6173.5,-48 6179.5,-54 6179.5,-60 6179.5,-60 6179.5,-72 6179.5,-72 6179.5,-78 6173.5,-84 6167.5,-84"/>
<text text-anchor="middle" x="6144" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches0_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores0_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches0_cpu_side</title>
<path fill="none" stroke="black" d="M11100.86,-185.77C11092.37,-170.06 11077.44,-147.85 11057,-138 11026.56,-123.34 6222.26,-145.02 6192,-130 6176.49,-122.3 6164.62,-106.93 6156.57,-93.3"/>
<polygon fill="black" stroke="black" points="6159.48,-91.34 6151.6,-84.26 6153.35,-94.71 6159.48,-91.34"/>
</g>
<!-- board_processor_cores0_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores0_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M11035.5,-222C11035.5,-222 10968.5,-222 10968.5,-222 10962.5,-222 10956.5,-216 10956.5,-210 10956.5,-210 10956.5,-198 10956.5,-198 10956.5,-192 10962.5,-186 10968.5,-186 10968.5,-186 11035.5,-186 11035.5,-186 11041.5,-186 11047.5,-192 11047.5,-198 11047.5,-198 11047.5,-210 11047.5,-210 11047.5,-216 11041.5,-222 11035.5,-222"/>
<text text-anchor="middle" x="11002" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches0_cpu_side -->
<g id="node55" class="node">
<title>board_cache_hierarchy_l1dcaches0_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M5973.5,-84C5973.5,-84 5926.5,-84 5926.5,-84 5920.5,-84 5914.5,-78 5914.5,-72 5914.5,-72 5914.5,-60 5914.5,-60 5914.5,-54 5920.5,-48 5926.5,-48 5926.5,-48 5973.5,-48 5973.5,-48 5979.5,-48 5985.5,-54 5985.5,-60 5985.5,-60 5985.5,-72 5985.5,-72 5985.5,-78 5979.5,-84 5973.5,-84"/>
<text text-anchor="middle" x="5950" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches0_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores0_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches0_cpu_side</title>
<path fill="none" stroke="black" d="M10983.49,-185.82C10964.97,-169.91 10934.88,-147.34 10904,-138 10871.39,-128.14 6028.52,-145.15 5998,-130 5982.49,-122.3 5970.62,-106.93 5962.57,-93.3"/>
<polygon fill="black" stroke="black" points="5965.48,-91.34 5957.6,-84.26 5959.35,-94.71 5965.48,-91.34"/>
</g>
<!-- board_processor_cores0_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores0_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11410,-222C11410,-222 11380,-222 11380,-222 11374,-222 11368,-216 11368,-210 11368,-210 11368,-198 11368,-198 11368,-192 11374,-186 11380,-186 11380,-186 11410,-186 11410,-186 11416,-186 11422,-192 11422,-198 11422,-198 11422,-210 11422,-210 11422,-216 11416,-222 11410,-222"/>
<text text-anchor="middle" x="11395" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches0_cpu_side -->
<g id="node71" class="node">
<title>board_cache_hierarchy_iptw_caches0_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M6555.5,-84C6555.5,-84 6508.5,-84 6508.5,-84 6502.5,-84 6496.5,-78 6496.5,-72 6496.5,-72 6496.5,-60 6496.5,-60 6496.5,-54 6502.5,-48 6508.5,-48 6508.5,-48 6555.5,-48 6555.5,-48 6561.5,-48 6567.5,-54 6567.5,-60 6567.5,-60 6567.5,-72 6567.5,-72 6567.5,-78 6561.5,-84 6555.5,-84"/>
<text text-anchor="middle" x="6532" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches0_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores0_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches0_cpu_side</title>
<path fill="none" stroke="black" d="M11386.1,-185.81C11376.91,-170.12 11360.98,-147.92 11340,-138 11226.28,-84.23 7062.29,-68.77 6577.83,-67.15"/>
<polygon fill="black" stroke="black" points="6577.73,-63.65 6567.72,-67.11 6577.7,-70.65 6577.73,-63.65"/>
</g>
<!-- board_processor_cores0_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores0_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11226,-222C11226,-222 11196,-222 11196,-222 11190,-222 11184,-216 11184,-210 11184,-210 11184,-198 11184,-198 11184,-192 11190,-186 11196,-186 11196,-186 11226,-186 11226,-186 11232,-186 11238,-192 11238,-198 11238,-198 11238,-210 11238,-210 11238,-216 11232,-222 11226,-222"/>
<text text-anchor="middle" x="11211" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches0_cpu_side -->
<g id="node87" class="node">
<title>board_cache_hierarchy_dptw_caches0_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M6361.5,-84C6361.5,-84 6314.5,-84 6314.5,-84 6308.5,-84 6302.5,-78 6302.5,-72 6302.5,-72 6302.5,-60 6302.5,-60 6302.5,-54 6308.5,-48 6314.5,-48 6314.5,-48 6361.5,-48 6361.5,-48 6367.5,-48 6373.5,-54 6373.5,-60 6373.5,-60 6373.5,-72 6373.5,-72 6373.5,-78 6367.5,-84 6361.5,-84"/>
<text text-anchor="middle" x="6338" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches0_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores0_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches0_cpu_side</title>
<path fill="none" stroke="black" d="M11208.05,-185.76C11204.39,-170.28 11196.49,-148.42 11180,-138 11151.86,-120.21 6415.82,-144.8 6386,-130 6370.49,-122.3 6358.62,-106.93 6350.57,-93.3"/>
<polygon fill="black" stroke="black" points="6353.48,-91.34 6345.6,-84.26 6347.35,-94.71 6353.48,-91.34"/>
</g>
<!-- board_processor_cores1_core_icache_port -->
<g id="node6" class="node">
<title>board_processor_cores1_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M10520,-222C10520,-222 10458,-222 10458,-222 10452,-222 10446,-216 10446,-210 10446,-210 10446,-198 10446,-198 10446,-192 10452,-186 10458,-186 10458,-186 10520,-186 10520,-186 10526,-186 10532,-192 10532,-198 10532,-198 10532,-210 10532,-210 10532,-216 10526,-222 10520,-222"/>
<text text-anchor="middle" x="10489" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches1_cpu_side -->
<g id="node41" class="node">
<title>board_cache_hierarchy_l1icaches1_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M5391.5,-84C5391.5,-84 5344.5,-84 5344.5,-84 5338.5,-84 5332.5,-78 5332.5,-72 5332.5,-72 5332.5,-60 5332.5,-60 5332.5,-54 5338.5,-48 5344.5,-48 5344.5,-48 5391.5,-48 5391.5,-48 5397.5,-48 5403.5,-54 5403.5,-60 5403.5,-60 5403.5,-72 5403.5,-72 5403.5,-78 5397.5,-84 5391.5,-84"/>
<text text-anchor="middle" x="5368" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches1_cpu_side -->
<g id="edge6" class="edge">
<title>board_processor_cores1_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches1_cpu_side</title>
<path fill="none" stroke="black" d="M10480.86,-185.77C10472.37,-170.06 10457.44,-147.84 10437,-138 10405.59,-122.87 5447.23,-145.5 5416,-130 5400.49,-122.3 5388.62,-106.93 5380.57,-93.3"/>
<polygon fill="black" stroke="black" points="5383.48,-91.34 5375.6,-84.26 5377.35,-94.71 5383.48,-91.34"/>
</g>
<!-- board_processor_cores1_core_dcache_port -->
<g id="node7" class="node">
<title>board_processor_cores1_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M10415.5,-222C10415.5,-222 10348.5,-222 10348.5,-222 10342.5,-222 10336.5,-216 10336.5,-210 10336.5,-210 10336.5,-198 10336.5,-198 10336.5,-192 10342.5,-186 10348.5,-186 10348.5,-186 10415.5,-186 10415.5,-186 10421.5,-186 10427.5,-192 10427.5,-198 10427.5,-198 10427.5,-210 10427.5,-210 10427.5,-216 10421.5,-222 10415.5,-222"/>
<text text-anchor="middle" x="10382" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches1_cpu_side -->
<g id="node57" class="node">
<title>board_cache_hierarchy_l1dcaches1_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M5197.5,-84C5197.5,-84 5150.5,-84 5150.5,-84 5144.5,-84 5138.5,-78 5138.5,-72 5138.5,-72 5138.5,-60 5138.5,-60 5138.5,-54 5144.5,-48 5150.5,-48 5150.5,-48 5197.5,-48 5197.5,-48 5203.5,-48 5209.5,-54 5209.5,-60 5209.5,-60 5209.5,-72 5209.5,-72 5209.5,-78 5203.5,-84 5197.5,-84"/>
<text text-anchor="middle" x="5174" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches1_cpu_side -->
<g id="edge7" class="edge">
<title>board_processor_cores1_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches1_cpu_side</title>
<path fill="none" stroke="black" d="M10363.49,-185.82C10344.97,-169.91 10314.88,-147.34 10284,-138 10250.35,-127.83 5253.49,-145.63 5222,-130 5206.49,-122.3 5194.62,-106.93 5186.57,-93.3"/>
<polygon fill="black" stroke="black" points="5189.48,-91.34 5181.6,-84.26 5183.35,-94.71 5189.48,-91.34"/>
</g>
<!-- board_processor_cores1_core_mmu_itb_walker_port -->
<g id="node8" class="node">
<title>board_processor_cores1_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10790,-222C10790,-222 10760,-222 10760,-222 10754,-222 10748,-216 10748,-210 10748,-210 10748,-198 10748,-198 10748,-192 10754,-186 10760,-186 10760,-186 10790,-186 10790,-186 10796,-186 10802,-192 10802,-198 10802,-198 10802,-210 10802,-210 10802,-216 10796,-222 10790,-222"/>
<text text-anchor="middle" x="10775" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches1_cpu_side -->
<g id="node73" class="node">
<title>board_cache_hierarchy_iptw_caches1_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M5779.5,-84C5779.5,-84 5732.5,-84 5732.5,-84 5726.5,-84 5720.5,-78 5720.5,-72 5720.5,-72 5720.5,-60 5720.5,-60 5720.5,-54 5726.5,-48 5732.5,-48 5732.5,-48 5779.5,-48 5779.5,-48 5785.5,-48 5791.5,-54 5791.5,-60 5791.5,-60 5791.5,-72 5791.5,-72 5791.5,-78 5785.5,-84 5779.5,-84"/>
<text text-anchor="middle" x="5756" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches1_cpu_side -->
<g id="edge8" class="edge">
<title>board_processor_cores1_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches1_cpu_side</title>
<path fill="none" stroke="black" d="M10766.13,-185.74C10756.96,-170.01 10741.05,-147.78 10720,-138 10689.04,-123.61 5834.58,-145.18 5804,-130 5788.49,-122.3 5776.62,-106.93 5768.57,-93.3"/>
<polygon fill="black" stroke="black" points="5771.48,-91.34 5763.6,-84.26 5765.35,-94.71 5771.48,-91.34"/>
</g>
<!-- board_processor_cores1_core_mmu_dtb_walker_port -->
<g id="node9" class="node">
<title>board_processor_cores1_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10606,-222C10606,-222 10576,-222 10576,-222 10570,-222 10564,-216 10564,-210 10564,-210 10564,-198 10564,-198 10564,-192 10570,-186 10576,-186 10576,-186 10606,-186 10606,-186 10612,-186 10618,-192 10618,-198 10618,-198 10618,-210 10618,-210 10618,-216 10612,-222 10606,-222"/>
<text text-anchor="middle" x="10591" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches1_cpu_side -->
<g id="node89" class="node">
<title>board_cache_hierarchy_dptw_caches1_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M5585.5,-84C5585.5,-84 5538.5,-84 5538.5,-84 5532.5,-84 5526.5,-78 5526.5,-72 5526.5,-72 5526.5,-60 5526.5,-60 5526.5,-54 5532.5,-48 5538.5,-48 5538.5,-48 5585.5,-48 5585.5,-48 5591.5,-48 5597.5,-54 5597.5,-60 5597.5,-60 5597.5,-72 5597.5,-72 5597.5,-78 5591.5,-84 5585.5,-84"/>
<text text-anchor="middle" x="5562" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches1_cpu_side -->
<g id="edge9" class="edge">
<title>board_processor_cores1_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches1_cpu_side</title>
<path fill="none" stroke="black" d="M10588.05,-185.76C10584.39,-170.28 10576.49,-148.42 10560,-138 10530.94,-119.63 5640.79,-145.28 5610,-130 5594.49,-122.3 5582.62,-106.93 5574.57,-93.3"/>
<polygon fill="black" stroke="black" points="5577.48,-91.34 5569.6,-84.26 5571.35,-94.71 5577.48,-91.34"/>
</g>
<!-- board_processor_cores2_core_icache_port -->
<g id="node10" class="node">
<title>board_processor_cores2_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M9900,-222C9900,-222 9838,-222 9838,-222 9832,-222 9826,-216 9826,-210 9826,-210 9826,-198 9826,-198 9826,-192 9832,-186 9838,-186 9838,-186 9900,-186 9900,-186 9906,-186 9912,-192 9912,-198 9912,-198 9912,-210 9912,-210 9912,-216 9906,-222 9900,-222"/>
<text text-anchor="middle" x="9869" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches2_cpu_side -->
<g id="node43" class="node">
<title>board_cache_hierarchy_l1icaches2_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M4615.5,-84C4615.5,-84 4568.5,-84 4568.5,-84 4562.5,-84 4556.5,-78 4556.5,-72 4556.5,-72 4556.5,-60 4556.5,-60 4556.5,-54 4562.5,-48 4568.5,-48 4568.5,-48 4615.5,-48 4615.5,-48 4621.5,-48 4627.5,-54 4627.5,-60 4627.5,-60 4627.5,-72 4627.5,-72 4627.5,-78 4621.5,-84 4615.5,-84"/>
<text text-anchor="middle" x="4592" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores2_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches2_cpu_side -->
<g id="edge10" class="edge">
<title>board_processor_cores2_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches2_cpu_side</title>
<path fill="none" stroke="black" d="M9860.86,-185.77C9852.37,-170.06 9837.44,-147.84 9817,-138 9784.61,-122.4 4672.2,-145.98 4640,-130 4624.49,-122.3 4612.62,-106.93 4604.57,-93.3"/>
<polygon fill="black" stroke="black" points="4607.48,-91.34 4599.6,-84.26 4601.35,-94.71 4607.48,-91.34"/>
</g>
<!-- board_processor_cores2_core_dcache_port -->
<g id="node11" class="node">
<title>board_processor_cores2_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M9795.5,-222C9795.5,-222 9728.5,-222 9728.5,-222 9722.5,-222 9716.5,-216 9716.5,-210 9716.5,-210 9716.5,-198 9716.5,-198 9716.5,-192 9722.5,-186 9728.5,-186 9728.5,-186 9795.5,-186 9795.5,-186 9801.5,-186 9807.5,-192 9807.5,-198 9807.5,-198 9807.5,-210 9807.5,-210 9807.5,-216 9801.5,-222 9795.5,-222"/>
<text text-anchor="middle" x="9762" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches2_cpu_side -->
<g id="node59" class="node">
<title>board_cache_hierarchy_l1dcaches2_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M4421.5,-84C4421.5,-84 4374.5,-84 4374.5,-84 4368.5,-84 4362.5,-78 4362.5,-72 4362.5,-72 4362.5,-60 4362.5,-60 4362.5,-54 4368.5,-48 4374.5,-48 4374.5,-48 4421.5,-48 4421.5,-48 4427.5,-48 4433.5,-54 4433.5,-60 4433.5,-60 4433.5,-72 4433.5,-72 4433.5,-78 4427.5,-84 4421.5,-84"/>
<text text-anchor="middle" x="4398" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores2_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches2_cpu_side -->
<g id="edge11" class="edge">
<title>board_processor_cores2_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches2_cpu_side</title>
<path fill="none" stroke="black" d="M9743.49,-185.82C9724.97,-169.91 9694.88,-147.33 9664,-138 9629.31,-127.51 4478.46,-146.11 4446,-130 4430.49,-122.3 4418.62,-106.93 4410.57,-93.3"/>
<polygon fill="black" stroke="black" points="4413.48,-91.34 4405.6,-84.26 4407.35,-94.71 4413.48,-91.34"/>
</g>
<!-- board_processor_cores2_core_mmu_itb_walker_port -->
<g id="node12" class="node">
<title>board_processor_cores2_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10170,-222C10170,-222 10140,-222 10140,-222 10134,-222 10128,-216 10128,-210 10128,-210 10128,-198 10128,-198 10128,-192 10134,-186 10140,-186 10140,-186 10170,-186 10170,-186 10176,-186 10182,-192 10182,-198 10182,-198 10182,-210 10182,-210 10182,-216 10176,-222 10170,-222"/>
<text text-anchor="middle" x="10155" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches2_cpu_side -->
<g id="node75" class="node">
<title>board_cache_hierarchy_iptw_caches2_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M5003.5,-84C5003.5,-84 4956.5,-84 4956.5,-84 4950.5,-84 4944.5,-78 4944.5,-72 4944.5,-72 4944.5,-60 4944.5,-60 4944.5,-54 4950.5,-48 4956.5,-48 4956.5,-48 5003.5,-48 5003.5,-48 5009.5,-48 5015.5,-54 5015.5,-60 5015.5,-60 5015.5,-72 5015.5,-72 5015.5,-78 5009.5,-84 5003.5,-84"/>
<text text-anchor="middle" x="4980" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores2_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches2_cpu_side -->
<g id="edge12" class="edge">
<title>board_processor_cores2_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches2_cpu_side</title>
<path fill="none" stroke="black" d="M10146.13,-185.74C10136.96,-170.01 10121.05,-147.78 10100,-138 10068.06,-123.16 5059.55,-145.66 5028,-130 5012.49,-122.3 5000.62,-106.93 4992.57,-93.3"/>
<polygon fill="black" stroke="black" points="4995.48,-91.34 4987.6,-84.26 4989.35,-94.71 4995.48,-91.34"/>
</g>
<!-- board_processor_cores2_core_mmu_dtb_walker_port -->
<g id="node13" class="node">
<title>board_processor_cores2_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9986,-222C9986,-222 9956,-222 9956,-222 9950,-222 9944,-216 9944,-210 9944,-210 9944,-198 9944,-198 9944,-192 9950,-186 9956,-186 9956,-186 9986,-186 9986,-186 9992,-186 9998,-192 9998,-198 9998,-198 9998,-210 9998,-210 9998,-216 9992,-222 9986,-222"/>
<text text-anchor="middle" x="9971" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches2_cpu_side -->
<g id="node91" class="node">
<title>board_cache_hierarchy_dptw_caches2_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M4809.5,-84C4809.5,-84 4762.5,-84 4762.5,-84 4756.5,-84 4750.5,-78 4750.5,-72 4750.5,-72 4750.5,-60 4750.5,-60 4750.5,-54 4756.5,-48 4762.5,-48 4762.5,-48 4809.5,-48 4809.5,-48 4815.5,-48 4821.5,-54 4821.5,-60 4821.5,-60 4821.5,-72 4821.5,-72 4821.5,-78 4815.5,-84 4809.5,-84"/>
<text text-anchor="middle" x="4786" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores2_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches2_cpu_side -->
<g id="edge13" class="edge">
<title>board_processor_cores2_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches2_cpu_side</title>
<path fill="none" stroke="black" d="M9968.05,-185.76C9964.39,-170.28 9956.49,-148.42 9940,-138 9910.03,-119.05 4865.76,-145.76 4834,-130 4818.49,-122.3 4806.62,-106.93 4798.57,-93.3"/>
<polygon fill="black" stroke="black" points="4801.48,-91.34 4793.6,-84.26 4795.35,-94.71 4801.48,-91.34"/>
</g>
<!-- board_processor_cores3_core_icache_port -->
<g id="node14" class="node">
<title>board_processor_cores3_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M9280,-222C9280,-222 9218,-222 9218,-222 9212,-222 9206,-216 9206,-210 9206,-210 9206,-198 9206,-198 9206,-192 9212,-186 9218,-186 9218,-186 9280,-186 9280,-186 9286,-186 9292,-192 9292,-198 9292,-198 9292,-210 9292,-210 9292,-216 9286,-222 9280,-222"/>
<text text-anchor="middle" x="9249" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches3_cpu_side -->
<g id="node45" class="node">
<title>board_cache_hierarchy_l1icaches3_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M3839.5,-84C3839.5,-84 3792.5,-84 3792.5,-84 3786.5,-84 3780.5,-78 3780.5,-72 3780.5,-72 3780.5,-60 3780.5,-60 3780.5,-54 3786.5,-48 3792.5,-48 3792.5,-48 3839.5,-48 3839.5,-48 3845.5,-48 3851.5,-54 3851.5,-60 3851.5,-60 3851.5,-72 3851.5,-72 3851.5,-78 3845.5,-84 3839.5,-84"/>
<text text-anchor="middle" x="3816" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores3_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches3_cpu_side -->
<g id="edge14" class="edge">
<title>board_processor_cores3_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches3_cpu_side</title>
<path fill="none" stroke="black" d="M9240.86,-185.77C9232.37,-170.06 9217.44,-147.84 9197,-138 9163.63,-121.93 3897.18,-146.46 3864,-130 3848.49,-122.3 3836.62,-106.93 3828.57,-93.3"/>
<polygon fill="black" stroke="black" points="3831.48,-91.34 3823.6,-84.26 3825.35,-94.71 3831.48,-91.34"/>
</g>
<!-- board_processor_cores3_core_dcache_port -->
<g id="node15" class="node">
<title>board_processor_cores3_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M9175.5,-222C9175.5,-222 9108.5,-222 9108.5,-222 9102.5,-222 9096.5,-216 9096.5,-210 9096.5,-210 9096.5,-198 9096.5,-198 9096.5,-192 9102.5,-186 9108.5,-186 9108.5,-186 9175.5,-186 9175.5,-186 9181.5,-186 9187.5,-192 9187.5,-198 9187.5,-198 9187.5,-210 9187.5,-210 9187.5,-216 9181.5,-222 9175.5,-222"/>
<text text-anchor="middle" x="9142" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches3_cpu_side -->
<g id="node61" class="node">
<title>board_cache_hierarchy_l1dcaches3_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M3645.5,-84C3645.5,-84 3598.5,-84 3598.5,-84 3592.5,-84 3586.5,-78 3586.5,-72 3586.5,-72 3586.5,-60 3586.5,-60 3586.5,-54 3592.5,-48 3598.5,-48 3598.5,-48 3645.5,-48 3645.5,-48 3651.5,-48 3657.5,-54 3657.5,-60 3657.5,-60 3657.5,-72 3657.5,-72 3657.5,-78 3651.5,-84 3645.5,-84"/>
<text text-anchor="middle" x="3622" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores3_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches3_cpu_side -->
<g id="edge15" class="edge">
<title>board_processor_cores3_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches3_cpu_side</title>
<path fill="none" stroke="black" d="M9123.49,-185.82C9104.97,-169.91 9074.88,-147.33 9044,-138 9008.28,-127.2 3703.43,-146.59 3670,-130 3654.49,-122.3 3642.62,-106.93 3634.57,-93.3"/>
<polygon fill="black" stroke="black" points="3637.48,-91.34 3629.6,-84.26 3631.35,-94.71 3637.48,-91.34"/>
</g>
<!-- board_processor_cores3_core_mmu_itb_walker_port -->
<g id="node16" class="node">
<title>board_processor_cores3_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9550,-222C9550,-222 9520,-222 9520,-222 9514,-222 9508,-216 9508,-210 9508,-210 9508,-198 9508,-198 9508,-192 9514,-186 9520,-186 9520,-186 9550,-186 9550,-186 9556,-186 9562,-192 9562,-198 9562,-198 9562,-210 9562,-210 9562,-216 9556,-222 9550,-222"/>
<text text-anchor="middle" x="9535" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches3_cpu_side -->
<g id="node77" class="node">
<title>board_cache_hierarchy_iptw_caches3_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M4227.5,-84C4227.5,-84 4180.5,-84 4180.5,-84 4174.5,-84 4168.5,-78 4168.5,-72 4168.5,-72 4168.5,-60 4168.5,-60 4168.5,-54 4174.5,-48 4180.5,-48 4180.5,-48 4227.5,-48 4227.5,-48 4233.5,-48 4239.5,-54 4239.5,-60 4239.5,-60 4239.5,-72 4239.5,-72 4239.5,-78 4233.5,-84 4227.5,-84"/>
<text text-anchor="middle" x="4204" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores3_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches3_cpu_side -->
<g id="edge16" class="edge">
<title>board_processor_cores3_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches3_cpu_side</title>
<path fill="none" stroke="black" d="M9526.13,-185.74C9516.96,-170.01 9501.05,-147.78 9480,-138 9447.08,-122.7 4284.52,-146.14 4252,-130 4236.49,-122.3 4224.62,-106.93 4216.57,-93.3"/>
<polygon fill="black" stroke="black" points="4219.48,-91.34 4211.6,-84.26 4213.35,-94.71 4219.48,-91.34"/>
</g>
<!-- board_processor_cores3_core_mmu_dtb_walker_port -->
<g id="node17" class="node">
<title>board_processor_cores3_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9366,-222C9366,-222 9336,-222 9336,-222 9330,-222 9324,-216 9324,-210 9324,-210 9324,-198 9324,-198 9324,-192 9330,-186 9336,-186 9336,-186 9366,-186 9366,-186 9372,-186 9378,-192 9378,-198 9378,-198 9378,-210 9378,-210 9378,-216 9372,-222 9366,-222"/>
<text text-anchor="middle" x="9351" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches3_cpu_side -->
<g id="node93" class="node">
<title>board_cache_hierarchy_dptw_caches3_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M4033.5,-84C4033.5,-84 3986.5,-84 3986.5,-84 3980.5,-84 3974.5,-78 3974.5,-72 3974.5,-72 3974.5,-60 3974.5,-60 3974.5,-54 3980.5,-48 3986.5,-48 3986.5,-48 4033.5,-48 4033.5,-48 4039.5,-48 4045.5,-54 4045.5,-60 4045.5,-60 4045.5,-72 4045.5,-72 4045.5,-78 4039.5,-84 4033.5,-84"/>
<text text-anchor="middle" x="4010" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores3_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches3_cpu_side -->
<g id="edge17" class="edge">
<title>board_processor_cores3_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches3_cpu_side</title>
<path fill="none" stroke="black" d="M9348.05,-185.76C9344.39,-170.28 9336.49,-148.42 9320,-138 9289.11,-118.48 4090.73,-146.24 4058,-130 4042.49,-122.3 4030.62,-106.93 4022.57,-93.3"/>
<polygon fill="black" stroke="black" points="4025.48,-91.34 4017.6,-84.26 4019.35,-94.71 4025.48,-91.34"/>
</g>
<!-- board_processor_cores4_core_icache_port -->
<g id="node18" class="node">
<title>board_processor_cores4_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M8660,-222C8660,-222 8598,-222 8598,-222 8592,-222 8586,-216 8586,-210 8586,-210 8586,-198 8586,-198 8586,-192 8592,-186 8598,-186 8598,-186 8660,-186 8660,-186 8666,-186 8672,-192 8672,-198 8672,-198 8672,-210 8672,-210 8672,-216 8666,-222 8660,-222"/>
<text text-anchor="middle" x="8629" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches4_cpu_side -->
<g id="node47" class="node">
<title>board_cache_hierarchy_l1icaches4_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M3063.5,-84C3063.5,-84 3016.5,-84 3016.5,-84 3010.5,-84 3004.5,-78 3004.5,-72 3004.5,-72 3004.5,-60 3004.5,-60 3004.5,-54 3010.5,-48 3016.5,-48 3016.5,-48 3063.5,-48 3063.5,-48 3069.5,-48 3075.5,-54 3075.5,-60 3075.5,-60 3075.5,-72 3075.5,-72 3075.5,-78 3069.5,-84 3063.5,-84"/>
<text text-anchor="middle" x="3040" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores4_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches4_cpu_side -->
<g id="edge18" class="edge">
<title>board_processor_cores4_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches4_cpu_side</title>
<path fill="none" stroke="black" d="M8620.86,-185.77C8612.37,-170.06 8597.44,-147.84 8577,-138 8542.66,-121.46 3122.15,-146.94 3088,-130 3072.49,-122.3 3060.62,-106.93 3052.57,-93.3"/>
<polygon fill="black" stroke="black" points="3055.48,-91.34 3047.6,-84.26 3049.35,-94.71 3055.48,-91.34"/>
</g>
<!-- board_processor_cores4_core_dcache_port -->
<g id="node19" class="node">
<title>board_processor_cores4_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M8555.5,-222C8555.5,-222 8488.5,-222 8488.5,-222 8482.5,-222 8476.5,-216 8476.5,-210 8476.5,-210 8476.5,-198 8476.5,-198 8476.5,-192 8482.5,-186 8488.5,-186 8488.5,-186 8555.5,-186 8555.5,-186 8561.5,-186 8567.5,-192 8567.5,-198 8567.5,-198 8567.5,-210 8567.5,-210 8567.5,-216 8561.5,-222 8555.5,-222"/>
<text text-anchor="middle" x="8522" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches4_cpu_side -->
<g id="node63" class="node">
<title>board_cache_hierarchy_l1dcaches4_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M2869.5,-84C2869.5,-84 2822.5,-84 2822.5,-84 2816.5,-84 2810.5,-78 2810.5,-72 2810.5,-72 2810.5,-60 2810.5,-60 2810.5,-54 2816.5,-48 2822.5,-48 2822.5,-48 2869.5,-48 2869.5,-48 2875.5,-48 2881.5,-54 2881.5,-60 2881.5,-60 2881.5,-72 2881.5,-72 2881.5,-78 2875.5,-84 2869.5,-84"/>
<text text-anchor="middle" x="2846" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores4_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches4_cpu_side -->
<g id="edge19" class="edge">
<title>board_processor_cores4_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches4_cpu_side</title>
<path fill="none" stroke="black" d="M8503.49,-185.82C8484.97,-169.91 8454.88,-147.33 8424,-138 8387.24,-126.89 2928.4,-147.07 2894,-130 2878.49,-122.3 2866.62,-106.93 2858.57,-93.3"/>
<polygon fill="black" stroke="black" points="2861.48,-91.34 2853.6,-84.26 2855.35,-94.71 2861.48,-91.34"/>
</g>
<!-- board_processor_cores4_core_mmu_itb_walker_port -->
<g id="node20" class="node">
<title>board_processor_cores4_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8930,-222C8930,-222 8900,-222 8900,-222 8894,-222 8888,-216 8888,-210 8888,-210 8888,-198 8888,-198 8888,-192 8894,-186 8900,-186 8900,-186 8930,-186 8930,-186 8936,-186 8942,-192 8942,-198 8942,-198 8942,-210 8942,-210 8942,-216 8936,-222 8930,-222"/>
<text text-anchor="middle" x="8915" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches4_cpu_side -->
<g id="node79" class="node">
<title>board_cache_hierarchy_iptw_caches4_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M3451.5,-84C3451.5,-84 3404.5,-84 3404.5,-84 3398.5,-84 3392.5,-78 3392.5,-72 3392.5,-72 3392.5,-60 3392.5,-60 3392.5,-54 3398.5,-48 3404.5,-48 3404.5,-48 3451.5,-48 3451.5,-48 3457.5,-48 3463.5,-54 3463.5,-60 3463.5,-60 3463.5,-72 3463.5,-72 3463.5,-78 3457.5,-84 3451.5,-84"/>
<text text-anchor="middle" x="3428" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores4_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches4_cpu_side -->
<g id="edge20" class="edge">
<title>board_processor_cores4_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches4_cpu_side</title>
<path fill="none" stroke="black" d="M8906.13,-185.74C8896.96,-170.01 8881.05,-147.78 8860,-138 8826.09,-122.24 3509.49,-146.62 3476,-130 3460.49,-122.3 3448.62,-106.93 3440.57,-93.3"/>
<polygon fill="black" stroke="black" points="3443.48,-91.34 3435.6,-84.26 3437.35,-94.71 3443.48,-91.34"/>
</g>
<!-- board_processor_cores4_core_mmu_dtb_walker_port -->
<g id="node21" class="node">
<title>board_processor_cores4_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8746,-222C8746,-222 8716,-222 8716,-222 8710,-222 8704,-216 8704,-210 8704,-210 8704,-198 8704,-198 8704,-192 8710,-186 8716,-186 8716,-186 8746,-186 8746,-186 8752,-186 8758,-192 8758,-198 8758,-198 8758,-210 8758,-210 8758,-216 8752,-222 8746,-222"/>
<text text-anchor="middle" x="8731" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches4_cpu_side -->
<g id="node95" class="node">
<title>board_cache_hierarchy_dptw_caches4_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M3257.5,-84C3257.5,-84 3210.5,-84 3210.5,-84 3204.5,-84 3198.5,-78 3198.5,-72 3198.5,-72 3198.5,-60 3198.5,-60 3198.5,-54 3204.5,-48 3210.5,-48 3210.5,-48 3257.5,-48 3257.5,-48 3263.5,-48 3269.5,-54 3269.5,-60 3269.5,-60 3269.5,-72 3269.5,-72 3269.5,-78 3263.5,-84 3257.5,-84"/>
<text text-anchor="middle" x="3234" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores4_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches4_cpu_side -->
<g id="edge21" class="edge">
<title>board_processor_cores4_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches4_cpu_side</title>
<path fill="none" stroke="black" d="M8728.05,-185.76C8724.39,-170.28 8716.49,-148.42 8700,-138 8668.19,-117.9 3315.7,-146.72 3282,-130 3266.49,-122.3 3254.62,-106.93 3246.57,-93.3"/>
<polygon fill="black" stroke="black" points="3249.48,-91.34 3241.6,-84.26 3243.35,-94.71 3249.48,-91.34"/>
</g>
<!-- board_processor_cores5_core_icache_port -->
<g id="node22" class="node">
<title>board_processor_cores5_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M8040,-222C8040,-222 7978,-222 7978,-222 7972,-222 7966,-216 7966,-210 7966,-210 7966,-198 7966,-198 7966,-192 7972,-186 7978,-186 7978,-186 8040,-186 8040,-186 8046,-186 8052,-192 8052,-198 8052,-198 8052,-210 8052,-210 8052,-216 8046,-222 8040,-222"/>
<text text-anchor="middle" x="8009" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches5_cpu_side -->
<g id="node49" class="node">
<title>board_cache_hierarchy_l1icaches5_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M2287.5,-84C2287.5,-84 2240.5,-84 2240.5,-84 2234.5,-84 2228.5,-78 2228.5,-72 2228.5,-72 2228.5,-60 2228.5,-60 2228.5,-54 2234.5,-48 2240.5,-48 2240.5,-48 2287.5,-48 2287.5,-48 2293.5,-48 2299.5,-54 2299.5,-60 2299.5,-60 2299.5,-72 2299.5,-72 2299.5,-78 2293.5,-84 2287.5,-84"/>
<text text-anchor="middle" x="2264" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores5_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches5_cpu_side -->
<g id="edge22" class="edge">
<title>board_processor_cores5_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches5_cpu_side</title>
<path fill="none" stroke="black" d="M8000.86,-185.77C7992.37,-170.06 7977.44,-147.84 7957,-138 7921.68,-120.99 2347.12,-147.42 2312,-130 2296.49,-122.3 2284.62,-106.93 2276.57,-93.3"/>
<polygon fill="black" stroke="black" points="2279.48,-91.34 2271.6,-84.26 2273.35,-94.71 2279.48,-91.34"/>
</g>
<!-- board_processor_cores5_core_dcache_port -->
<g id="node23" class="node">
<title>board_processor_cores5_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7935.5,-222C7935.5,-222 7868.5,-222 7868.5,-222 7862.5,-222 7856.5,-216 7856.5,-210 7856.5,-210 7856.5,-198 7856.5,-198 7856.5,-192 7862.5,-186 7868.5,-186 7868.5,-186 7935.5,-186 7935.5,-186 7941.5,-186 7947.5,-192 7947.5,-198 7947.5,-198 7947.5,-210 7947.5,-210 7947.5,-216 7941.5,-222 7935.5,-222"/>
<text text-anchor="middle" x="7902" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches5_cpu_side -->
<g id="node65" class="node">
<title>board_cache_hierarchy_l1dcaches5_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M2093.5,-84C2093.5,-84 2046.5,-84 2046.5,-84 2040.5,-84 2034.5,-78 2034.5,-72 2034.5,-72 2034.5,-60 2034.5,-60 2034.5,-54 2040.5,-48 2046.5,-48 2046.5,-48 2093.5,-48 2093.5,-48 2099.5,-48 2105.5,-54 2105.5,-60 2105.5,-60 2105.5,-72 2105.5,-72 2105.5,-78 2099.5,-84 2093.5,-84"/>
<text text-anchor="middle" x="2070" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores5_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches5_cpu_side -->
<g id="edge23" class="edge">
<title>board_processor_cores5_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches5_cpu_side</title>
<path fill="none" stroke="black" d="M7883.49,-185.82C7864.97,-169.91 7834.88,-147.33 7804,-138 7766.2,-126.58 2153.37,-147.55 2118,-130 2102.49,-122.3 2090.62,-106.93 2082.57,-93.3"/>
<polygon fill="black" stroke="black" points="2085.48,-91.34 2077.6,-84.26 2079.35,-94.71 2085.48,-91.34"/>
</g>
<!-- board_processor_cores5_core_mmu_itb_walker_port -->
<g id="node24" class="node">
<title>board_processor_cores5_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8310,-222C8310,-222 8280,-222 8280,-222 8274,-222 8268,-216 8268,-210 8268,-210 8268,-198 8268,-198 8268,-192 8274,-186 8280,-186 8280,-186 8310,-186 8310,-186 8316,-186 8322,-192 8322,-198 8322,-198 8322,-210 8322,-210 8322,-216 8316,-222 8310,-222"/>
<text text-anchor="middle" x="8295" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches5_cpu_side -->
<g id="node81" class="node">
<title>board_cache_hierarchy_iptw_caches5_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M2675.5,-84C2675.5,-84 2628.5,-84 2628.5,-84 2622.5,-84 2616.5,-78 2616.5,-72 2616.5,-72 2616.5,-60 2616.5,-60 2616.5,-54 2622.5,-48 2628.5,-48 2628.5,-48 2675.5,-48 2675.5,-48 2681.5,-48 2687.5,-54 2687.5,-60 2687.5,-60 2687.5,-72 2687.5,-72 2687.5,-78 2681.5,-84 2675.5,-84"/>
<text text-anchor="middle" x="2652" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores5_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches5_cpu_side -->
<g id="edge24" class="edge">
<title>board_processor_cores5_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches5_cpu_side</title>
<path fill="none" stroke="black" d="M8286.13,-185.74C8276.96,-170.01 8261.05,-147.78 8240,-138 8205.11,-121.79 2734.46,-147.1 2700,-130 2684.49,-122.3 2672.62,-106.93 2664.57,-93.3"/>
<polygon fill="black" stroke="black" points="2667.48,-91.34 2659.6,-84.26 2661.35,-94.71 2667.48,-91.34"/>
</g>
<!-- board_processor_cores5_core_mmu_dtb_walker_port -->
<g id="node25" class="node">
<title>board_processor_cores5_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8126,-222C8126,-222 8096,-222 8096,-222 8090,-222 8084,-216 8084,-210 8084,-210 8084,-198 8084,-198 8084,-192 8090,-186 8096,-186 8096,-186 8126,-186 8126,-186 8132,-186 8138,-192 8138,-198 8138,-198 8138,-210 8138,-210 8138,-216 8132,-222 8126,-222"/>
<text text-anchor="middle" x="8111" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches5_cpu_side -->
<g id="node97" class="node">
<title>board_cache_hierarchy_dptw_caches5_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M2481.5,-84C2481.5,-84 2434.5,-84 2434.5,-84 2428.5,-84 2422.5,-78 2422.5,-72 2422.5,-72 2422.5,-60 2422.5,-60 2422.5,-54 2428.5,-48 2434.5,-48 2434.5,-48 2481.5,-48 2481.5,-48 2487.5,-48 2493.5,-54 2493.5,-60 2493.5,-60 2493.5,-72 2493.5,-72 2493.5,-78 2487.5,-84 2481.5,-84"/>
<text text-anchor="middle" x="2458" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores5_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches5_cpu_side -->
<g id="edge25" class="edge">
<title>board_processor_cores5_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches5_cpu_side</title>
<path fill="none" stroke="black" d="M8108.05,-185.76C8104.39,-170.28 8096.49,-148.42 8080,-138 8047.28,-117.32 2540.67,-147.2 2506,-130 2490.49,-122.3 2478.62,-106.93 2470.57,-93.3"/>
<polygon fill="black" stroke="black" points="2473.48,-91.34 2465.6,-84.26 2467.35,-94.71 2473.48,-91.34"/>
</g>
<!-- board_processor_cores6_core_icache_port -->
<g id="node26" class="node">
<title>board_processor_cores6_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M7420,-222C7420,-222 7358,-222 7358,-222 7352,-222 7346,-216 7346,-210 7346,-210 7346,-198 7346,-198 7346,-192 7352,-186 7358,-186 7358,-186 7420,-186 7420,-186 7426,-186 7432,-192 7432,-198 7432,-198 7432,-210 7432,-210 7432,-216 7426,-222 7420,-222"/>
<text text-anchor="middle" x="7389" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches6_cpu_side -->
<g id="node51" class="node">
<title>board_cache_hierarchy_l1icaches6_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1511.5,-84C1511.5,-84 1464.5,-84 1464.5,-84 1458.5,-84 1452.5,-78 1452.5,-72 1452.5,-72 1452.5,-60 1452.5,-60 1452.5,-54 1458.5,-48 1464.5,-48 1464.5,-48 1511.5,-48 1511.5,-48 1517.5,-48 1523.5,-54 1523.5,-60 1523.5,-60 1523.5,-72 1523.5,-72 1523.5,-78 1517.5,-84 1511.5,-84"/>
<text text-anchor="middle" x="1488" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores6_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches6_cpu_side -->
<g id="edge26" class="edge">
<title>board_processor_cores6_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches6_cpu_side</title>
<path fill="none" stroke="black" d="M7380.86,-185.77C7372.37,-170.06 7357.44,-147.84 7337,-138 7300.7,-120.52 1572.09,-147.9 1536,-130 1520.49,-122.3 1508.62,-106.93 1500.57,-93.3"/>
<polygon fill="black" stroke="black" points="1503.48,-91.34 1495.6,-84.26 1497.35,-94.71 1503.48,-91.34"/>
</g>
<!-- board_processor_cores6_core_dcache_port -->
<g id="node27" class="node">
<title>board_processor_cores6_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7315.5,-222C7315.5,-222 7248.5,-222 7248.5,-222 7242.5,-222 7236.5,-216 7236.5,-210 7236.5,-210 7236.5,-198 7236.5,-198 7236.5,-192 7242.5,-186 7248.5,-186 7248.5,-186 7315.5,-186 7315.5,-186 7321.5,-186 7327.5,-192 7327.5,-198 7327.5,-198 7327.5,-210 7327.5,-210 7327.5,-216 7321.5,-222 7315.5,-222"/>
<text text-anchor="middle" x="7282" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches6_cpu_side -->
<g id="node67" class="node">
<title>board_cache_hierarchy_l1dcaches6_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1317.5,-84C1317.5,-84 1270.5,-84 1270.5,-84 1264.5,-84 1258.5,-78 1258.5,-72 1258.5,-72 1258.5,-60 1258.5,-60 1258.5,-54 1264.5,-48 1270.5,-48 1270.5,-48 1317.5,-48 1317.5,-48 1323.5,-48 1329.5,-54 1329.5,-60 1329.5,-60 1329.5,-72 1329.5,-72 1329.5,-78 1323.5,-84 1317.5,-84"/>
<text text-anchor="middle" x="1294" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores6_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches6_cpu_side -->
<g id="edge27" class="edge">
<title>board_processor_cores6_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches6_cpu_side</title>
<path fill="none" stroke="black" d="M7263.49,-185.82C7244.97,-169.9 7214.88,-147.33 7184,-138 7145.17,-126.26 1378.34,-148.03 1342,-130 1326.49,-122.3 1314.62,-106.93 1306.57,-93.3"/>
<polygon fill="black" stroke="black" points="1309.48,-91.34 1301.6,-84.26 1303.35,-94.71 1309.48,-91.34"/>
</g>
<!-- board_processor_cores6_core_mmu_itb_walker_port -->
<g id="node28" class="node">
<title>board_processor_cores6_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7690,-222C7690,-222 7660,-222 7660,-222 7654,-222 7648,-216 7648,-210 7648,-210 7648,-198 7648,-198 7648,-192 7654,-186 7660,-186 7660,-186 7690,-186 7690,-186 7696,-186 7702,-192 7702,-198 7702,-198 7702,-210 7702,-210 7702,-216 7696,-222 7690,-222"/>
<text text-anchor="middle" x="7675" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches6_cpu_side -->
<g id="node83" class="node">
<title>board_cache_hierarchy_iptw_caches6_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1899.5,-84C1899.5,-84 1852.5,-84 1852.5,-84 1846.5,-84 1840.5,-78 1840.5,-72 1840.5,-72 1840.5,-60 1840.5,-60 1840.5,-54 1846.5,-48 1852.5,-48 1852.5,-48 1899.5,-48 1899.5,-48 1905.5,-48 1911.5,-54 1911.5,-60 1911.5,-60 1911.5,-72 1911.5,-72 1911.5,-78 1905.5,-84 1899.5,-84"/>
<text text-anchor="middle" x="1876" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores6_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches6_cpu_side -->
<g id="edge28" class="edge">
<title>board_processor_cores6_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches6_cpu_side</title>
<path fill="none" stroke="black" d="M7666.13,-185.74C7656.97,-170.01 7641.05,-147.78 7620,-138 7584.13,-121.33 1959.43,-147.58 1924,-130 1908.49,-122.3 1896.62,-106.93 1888.57,-93.3"/>
<polygon fill="black" stroke="black" points="1891.48,-91.34 1883.6,-84.26 1885.35,-94.71 1891.48,-91.34"/>
</g>
<!-- board_processor_cores6_core_mmu_dtb_walker_port -->
<g id="node29" class="node">
<title>board_processor_cores6_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7506,-222C7506,-222 7476,-222 7476,-222 7470,-222 7464,-216 7464,-210 7464,-210 7464,-198 7464,-198 7464,-192 7470,-186 7476,-186 7476,-186 7506,-186 7506,-186 7512,-186 7518,-192 7518,-198 7518,-198 7518,-210 7518,-210 7518,-216 7512,-222 7506,-222"/>
<text text-anchor="middle" x="7491" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches6_cpu_side -->
<g id="node99" class="node">
<title>board_cache_hierarchy_dptw_caches6_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1705.5,-84C1705.5,-84 1658.5,-84 1658.5,-84 1652.5,-84 1646.5,-78 1646.5,-72 1646.5,-72 1646.5,-60 1646.5,-60 1646.5,-54 1652.5,-48 1658.5,-48 1658.5,-48 1705.5,-48 1705.5,-48 1711.5,-48 1717.5,-54 1717.5,-60 1717.5,-60 1717.5,-72 1717.5,-72 1717.5,-78 1711.5,-84 1705.5,-84"/>
<text text-anchor="middle" x="1682" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores6_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches6_cpu_side -->
<g id="edge29" class="edge">
<title>board_processor_cores6_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches6_cpu_side</title>
<path fill="none" stroke="black" d="M7488.05,-185.76C7484.39,-170.28 7476.49,-148.42 7460,-138 7426.36,-116.74 1765.65,-147.69 1730,-130 1714.49,-122.3 1702.62,-106.93 1694.57,-93.3"/>
<polygon fill="black" stroke="black" points="1697.48,-91.34 1689.6,-84.26 1691.35,-94.71 1697.48,-91.34"/>
</g>
<!-- board_processor_cores7_core_icache_port -->
<g id="node30" class="node">
<title>board_processor_cores7_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6800,-222C6800,-222 6738,-222 6738,-222 6732,-222 6726,-216 6726,-210 6726,-210 6726,-198 6726,-198 6726,-192 6732,-186 6738,-186 6738,-186 6800,-186 6800,-186 6806,-186 6812,-192 6812,-198 6812,-198 6812,-210 6812,-210 6812,-216 6806,-222 6800,-222"/>
<text text-anchor="middle" x="6769" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches7_cpu_side -->
<g id="node53" class="node">
<title>board_cache_hierarchy_l1icaches7_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M735.5,-84C735.5,-84 688.5,-84 688.5,-84 682.5,-84 676.5,-78 676.5,-72 676.5,-72 676.5,-60 676.5,-60 676.5,-54 682.5,-48 688.5,-48 688.5,-48 735.5,-48 735.5,-48 741.5,-48 747.5,-54 747.5,-60 747.5,-60 747.5,-72 747.5,-72 747.5,-78 741.5,-84 735.5,-84"/>
<text text-anchor="middle" x="712" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores7_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches7_cpu_side -->
<g id="edge30" class="edge">
<title>board_processor_cores7_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches7_cpu_side</title>
<path fill="none" stroke="black" d="M6760.86,-185.77C6752.37,-170.06 6737.44,-147.84 6717,-138 6679.73,-120.05 797.06,-148.38 760,-130 744.49,-122.3 732.62,-106.93 724.57,-93.3"/>
<polygon fill="black" stroke="black" points="727.48,-91.34 719.6,-84.26 721.35,-94.71 727.48,-91.34"/>
</g>
<!-- board_processor_cores7_core_dcache_port -->
<g id="node31" class="node">
<title>board_processor_cores7_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6695.5,-222C6695.5,-222 6628.5,-222 6628.5,-222 6622.5,-222 6616.5,-216 6616.5,-210 6616.5,-210 6616.5,-198 6616.5,-198 6616.5,-192 6622.5,-186 6628.5,-186 6628.5,-186 6695.5,-186 6695.5,-186 6701.5,-186 6707.5,-192 6707.5,-198 6707.5,-198 6707.5,-210 6707.5,-210 6707.5,-216 6701.5,-222 6695.5,-222"/>
<text text-anchor="middle" x="6662" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches7_cpu_side -->
<g id="node69" class="node">
<title>board_cache_hierarchy_l1dcaches7_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M541.5,-84C541.5,-84 494.5,-84 494.5,-84 488.5,-84 482.5,-78 482.5,-72 482.5,-72 482.5,-60 482.5,-60 482.5,-54 488.5,-48 494.5,-48 494.5,-48 541.5,-48 541.5,-48 547.5,-48 553.5,-54 553.5,-60 553.5,-60 553.5,-72 553.5,-72 553.5,-78 547.5,-84 541.5,-84"/>
<text text-anchor="middle" x="518" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores7_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches7_cpu_side -->
<g id="edge31" class="edge">
<title>board_processor_cores7_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches7_cpu_side</title>
<path fill="none" stroke="black" d="M6616.28,-203.01C6064.91,-203.11 709.51,-202.15 566,-130 550.53,-122.22 538.66,-106.85 530.6,-93.24"/>
<polygon fill="black" stroke="black" points="533.52,-91.28 525.63,-84.21 527.39,-94.66 533.52,-91.28"/>
</g>
<!-- board_processor_cores7_core_mmu_itb_walker_port -->
<g id="node32" class="node">
<title>board_processor_cores7_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7070,-222C7070,-222 7040,-222 7040,-222 7034,-222 7028,-216 7028,-210 7028,-210 7028,-198 7028,-198 7028,-192 7034,-186 7040,-186 7040,-186 7070,-186 7070,-186 7076,-186 7082,-192 7082,-198 7082,-198 7082,-210 7082,-210 7082,-216 7076,-222 7070,-222"/>
<text text-anchor="middle" x="7055" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches7_cpu_side -->
<g id="node85" class="node">
<title>board_cache_hierarchy_iptw_caches7_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1123.5,-84C1123.5,-84 1076.5,-84 1076.5,-84 1070.5,-84 1064.5,-78 1064.5,-72 1064.5,-72 1064.5,-60 1064.5,-60 1064.5,-54 1070.5,-48 1076.5,-48 1076.5,-48 1123.5,-48 1123.5,-48 1129.5,-48 1135.5,-54 1135.5,-60 1135.5,-60 1135.5,-72 1135.5,-72 1135.5,-78 1129.5,-84 1123.5,-84"/>
<text text-anchor="middle" x="1100" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores7_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches7_cpu_side -->
<g id="edge32" class="edge">
<title>board_processor_cores7_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches7_cpu_side</title>
<path fill="none" stroke="black" d="M7046.13,-185.74C7036.97,-170.01 7021.05,-147.78 7000,-138 6963.14,-120.88 1184.4,-148.06 1148,-130 1132.49,-122.3 1120.62,-106.93 1112.57,-93.3"/>
<polygon fill="black" stroke="black" points="1115.48,-91.34 1107.6,-84.26 1109.35,-94.71 1115.48,-91.34"/>
</g>
<!-- board_processor_cores7_core_mmu_dtb_walker_port -->
<g id="node33" class="node">
<title>board_processor_cores7_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6886,-222C6886,-222 6856,-222 6856,-222 6850,-222 6844,-216 6844,-210 6844,-210 6844,-198 6844,-198 6844,-192 6850,-186 6856,-186 6856,-186 6886,-186 6886,-186 6892,-186 6898,-192 6898,-198 6898,-198 6898,-210 6898,-210 6898,-216 6892,-222 6886,-222"/>
<text text-anchor="middle" x="6871" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches7_cpu_side -->
<g id="node101" class="node">
<title>board_cache_hierarchy_dptw_caches7_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M929.5,-84C929.5,-84 882.5,-84 882.5,-84 876.5,-84 870.5,-78 870.5,-72 870.5,-72 870.5,-60 870.5,-60 870.5,-54 876.5,-48 882.5,-48 882.5,-48 929.5,-48 929.5,-48 935.5,-48 941.5,-54 941.5,-60 941.5,-60 941.5,-72 941.5,-72 941.5,-78 935.5,-84 929.5,-84"/>
<text text-anchor="middle" x="906" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores7_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches7_cpu_side -->
<g id="edge33" class="edge">
<title>board_processor_cores7_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches7_cpu_side</title>
<path fill="none" stroke="black" d="M6868.05,-185.76C6864.39,-170.28 6856.49,-148.42 6840,-138 6805.45,-116.16 990.62,-148.17 954,-130 938.49,-122.3 926.62,-106.93 918.57,-93.3"/>
<polygon fill="black" stroke="black" points="921.48,-91.34 913.6,-84.26 915.35,-94.71 921.48,-91.34"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node34" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M316,-558C316,-558 286,-558 286,-558 280,-558 274,-552 274,-546 274,-546 274,-534 274,-534 274,-528 280,-522 286,-522 286,-522 316,-522 316,-522 322,-522 328,-528 328,-534 328,-534 328,-546 328,-546 328,-552 322,-558 316,-558"/>
<text text-anchor="middle" x="301" y="-536.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node36" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M348,-222C348,-222 254,-222 254,-222 248,-222 242,-216 242,-210 242,-210 242,-198 242,-198 242,-192 248,-186 254,-186 254,-186 348,-186 348,-186 354,-186 360,-192 360,-198 360,-198 360,-210 360,-210 360,-216 354,-222 348,-222"/>
<text text-anchor="middle" x="301" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge34" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M301,-511.91C301,-445.69 301,-277.05 301,-222.39"/>
<polygon fill="black" stroke="black" points="297.5,-511.98 301,-521.98 304.5,-511.98 297.5,-511.98"/>
</g>
<!-- board_cache_hierarchy_l1icaches0_mem_side -->
<g id="node40" class="node">
<title>board_cache_hierarchy_l1icaches0_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M6078,-84C6078,-84 6022,-84 6022,-84 6016,-84 6010,-78 6010,-72 6010,-72 6010,-60 6010,-60 6010,-54 6016,-48 6022,-48 6022,-48 6078,-48 6078,-48 6084,-48 6090,-54 6090,-60 6090,-60 6090,-72 6090,-72 6090,-78 6084,-84 6078,-84"/>
<text text-anchor="middle" x="6050" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches0_mem_side -->
<g id="edge35" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches0_mem_side</title>
<path fill="none" stroke="black" d="M186.56,-177.75C197.73,-163.15 213.89,-146.11 233,-138 269.86,-122.37 5961.8,-147.09 5998,-130 6018.01,-120.56 6032.94,-99.23 6041.55,-84.01"/>
<polygon fill="black" stroke="black" points="183.63,-175.83 180.58,-185.98 189.29,-179.95 183.63,-175.83"/>
</g>
<!-- board_cache_hierarchy_l1icaches1_mem_side -->
<g id="node42" class="node">
<title>board_cache_hierarchy_l1icaches1_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M5302,-84C5302,-84 5246,-84 5246,-84 5240,-84 5234,-78 5234,-72 5234,-72 5234,-60 5234,-60 5234,-54 5240,-48 5246,-48 5246,-48 5302,-48 5302,-48 5308,-48 5314,-54 5314,-60 5314,-60 5314,-72 5314,-72 5314,-78 5308,-84 5302,-84"/>
<text text-anchor="middle" x="5274" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches1_mem_side -->
<g id="edge39" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches1_mem_side</title>
<path fill="none" stroke="black" d="M186.56,-177.75C197.73,-163.15 213.89,-146.11 233,-138 264.89,-124.47 5190.67,-144.79 5222,-130 5242.01,-120.55 5256.94,-99.23 5265.55,-84"/>
<polygon fill="black" stroke="black" points="183.63,-175.83 180.58,-185.98 189.29,-179.95 183.63,-175.83"/>
</g>
<!-- board_cache_hierarchy_l1icaches2_mem_side -->
<g id="node44" class="node">
<title>board_cache_hierarchy_l1icaches2_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M4526,-84C4526,-84 4470,-84 4470,-84 4464,-84 4458,-78 4458,-72 4458,-72 4458,-60 4458,-60 4458,-54 4464,-48 4470,-48 4470,-48 4526,-48 4526,-48 4532,-48 4538,-54 4538,-60 4538,-60 4538,-72 4538,-72 4538,-78 4532,-84 4526,-84"/>
<text text-anchor="middle" x="4498" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches2_mem_side -->
<g id="edge43" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches2_mem_side</title>
<path fill="none" stroke="black" d="M186.56,-177.75C197.73,-163.15 213.89,-146.11 233,-138 259.93,-126.57 4419.55,-142.5 4446,-130 4466,-120.55 4480.94,-99.22 4489.55,-84"/>
<polygon fill="black" stroke="black" points="183.63,-175.84 180.58,-185.98 189.29,-179.95 183.63,-175.84"/>
</g>
<!-- board_cache_hierarchy_l1icaches3_mem_side -->
<g id="node46" class="node">
<title>board_cache_hierarchy_l1icaches3_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M3750,-84C3750,-84 3694,-84 3694,-84 3688,-84 3682,-78 3682,-72 3682,-72 3682,-60 3682,-60 3682,-54 3688,-48 3694,-48 3694,-48 3750,-48 3750,-48 3756,-48 3762,-54 3762,-60 3762,-60 3762,-72 3762,-72 3762,-78 3756,-84 3750,-84"/>
<text text-anchor="middle" x="3722" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches3_mem_side -->
<g id="edge47" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches3_mem_side</title>
<path fill="none" stroke="black" d="M186.57,-177.76C197.73,-163.16 213.9,-146.12 233,-138 276.94,-119.34 3626.84,-150.4 3670,-130 3690,-120.55 3704.94,-99.22 3713.55,-84"/>
<polygon fill="black" stroke="black" points="183.63,-175.84 180.58,-185.98 189.29,-179.96 183.63,-175.84"/>
</g>
<!-- board_cache_hierarchy_l1icaches4_mem_side -->
<g id="node48" class="node">
<title>board_cache_hierarchy_l1icaches4_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M2974,-84C2974,-84 2918,-84 2918,-84 2912,-84 2906,-78 2906,-72 2906,-72 2906,-60 2906,-60 2906,-54 2912,-48 2918,-48 2918,-48 2974,-48 2974,-48 2980,-48 2986,-54 2986,-60 2986,-60 2986,-72 2986,-72 2986,-78 2980,-84 2974,-84"/>
<text text-anchor="middle" x="2946" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches4_mem_side -->
<g id="edge51" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches4_mem_side</title>
<path fill="none" stroke="black" d="M186.57,-177.76C197.74,-163.16 213.9,-146.12 233,-138 267.01,-123.54 2860.59,-145.81 2894,-130 2913.87,-120.6 2928.74,-99.49 2937.38,-84.29"/>
<polygon fill="black" stroke="black" points="183.64,-175.84 180.58,-185.99 189.3,-179.96 183.64,-175.84"/>
</g>
<!-- board_cache_hierarchy_l1icaches5_mem_side -->
<g id="node50" class="node">
<title>board_cache_hierarchy_l1icaches5_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M2198,-84C2198,-84 2142,-84 2142,-84 2136,-84 2130,-78 2130,-72 2130,-72 2130,-60 2130,-60 2130,-54 2136,-48 2142,-48 2142,-48 2198,-48 2198,-48 2204,-48 2210,-54 2210,-60 2210,-60 2210,-72 2210,-72 2210,-78 2204,-84 2198,-84"/>
<text text-anchor="middle" x="2170" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches5_mem_side -->
<g id="edge55" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches5_mem_side</title>
<path fill="none" stroke="black" d="M186.57,-177.77C197.74,-163.18 213.9,-146.13 233,-138 281.17,-117.48 2070.68,-152.42 2118,-130 2137.86,-120.59 2152.74,-99.48 2161.38,-84.29"/>
<polygon fill="black" stroke="black" points="183.64,-175.85 180.59,-185.99 189.3,-179.97 183.64,-175.85"/>
</g>
<!-- board_cache_hierarchy_l1icaches6_mem_side -->
<g id="node52" class="node">
<title>board_cache_hierarchy_l1icaches6_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1422,-84C1422,-84 1366,-84 1366,-84 1360,-84 1354,-78 1354,-72 1354,-72 1354,-60 1354,-60 1354,-54 1360,-48 1366,-48 1366,-48 1422,-48 1422,-48 1428,-48 1434,-54 1434,-60 1434,-60 1434,-72 1434,-72 1434,-78 1428,-84 1422,-84"/>
<text text-anchor="middle" x="1394" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches6_mem_side -->
<g id="edge59" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches6_mem_side</title>
<path fill="none" stroke="black" d="M186.79,-177.51C197.96,-162.99 214.04,-146.11 233,-138 261.32,-125.89 1314.18,-143.23 1342,-130 1361.85,-120.56 1376.73,-99.45 1385.37,-84.27"/>
<polygon fill="black" stroke="black" points="183.88,-175.57 180.8,-185.71 189.53,-179.7 183.88,-175.57"/>
</g>
<!-- board_cache_hierarchy_l1icaches7_mem_side -->
<g id="node54" class="node">
<title>board_cache_hierarchy_l1icaches7_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M646,-84C646,-84 590,-84 590,-84 584,-84 578,-78 578,-72 578,-72 578,-60 578,-60 578,-54 584,-48 590,-48 590,-48 646,-48 646,-48 652,-48 658,-54 658,-60 658,-60 658,-72 658,-72 658,-78 652,-84 646,-84"/>
<text text-anchor="middle" x="618" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches7_mem_side -->
<g id="edge63" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches7_mem_side</title>
<path fill="none" stroke="black" d="M186.84,-177.63C198.03,-163.14 214.1,-146.27 233,-138 266.91,-123.16 532.71,-146.18 566,-130 585.77,-120.39 600.66,-99.32 609.34,-84.19"/>
<polygon fill="black" stroke="black" points="183.94,-175.66 180.84,-185.79 189.58,-179.81 183.94,-175.66"/>
</g>
<!-- board_cache_hierarchy_l1dcaches0_mem_side -->
<g id="node56" class="node">
<title>board_cache_hierarchy_l1dcaches0_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M5884,-84C5884,-84 5828,-84 5828,-84 5822,-84 5816,-78 5816,-72 5816,-72 5816,-60 5816,-60 5816,-54 5822,-48 5828,-48 5828,-48 5884,-48 5884,-48 5890,-48 5896,-54 5896,-60 5896,-60 5896,-72 5896,-72 5896,-78 5890,-84 5884,-84"/>
<text text-anchor="middle" x="5856" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches0_mem_side -->
<g id="edge36" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches0_mem_side</title>
<path fill="none" stroke="black" d="M186.56,-177.75C197.73,-163.15 213.89,-146.11 233,-138 268.62,-122.89 5769.02,-146.52 5804,-130 5824.01,-120.55 5838.94,-99.23 5847.55,-84.01"/>
<polygon fill="black" stroke="black" points="183.63,-175.83 180.58,-185.98 189.29,-179.95 183.63,-175.83"/>
</g>
<!-- board_cache_hierarchy_l1dcaches1_mem_side -->
<g id="node58" class="node">
<title>board_cache_hierarchy_l1dcaches1_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M5108,-84C5108,-84 5052,-84 5052,-84 5046,-84 5040,-78 5040,-72 5040,-72 5040,-60 5040,-60 5040,-54 5046,-48 5052,-48 5052,-48 5108,-48 5108,-48 5114,-48 5120,-54 5120,-60 5120,-60 5120,-72 5120,-72 5120,-78 5114,-84 5108,-84"/>
<text text-anchor="middle" x="5080" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches1_mem_side -->
<g id="edge40" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches1_mem_side</title>
<path fill="none" stroke="black" d="M186.56,-177.75C197.73,-163.15 213.89,-146.11 233,-138 263.65,-124.99 4997.89,-144.22 5028,-130 5048.01,-120.55 5062.94,-99.22 5071.55,-84"/>
<polygon fill="black" stroke="black" points="183.63,-175.83 180.58,-185.98 189.29,-179.95 183.63,-175.83"/>
</g>
<!-- board_cache_hierarchy_l1dcaches2_mem_side -->
<g id="node60" class="node">
<title>board_cache_hierarchy_l1dcaches2_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M4332,-84C4332,-84 4276,-84 4276,-84 4270,-84 4264,-78 4264,-72 4264,-72 4264,-60 4264,-60 4264,-54 4270,-48 4276,-48 4276,-48 4332,-48 4332,-48 4338,-48 4344,-54 4344,-60 4344,-60 4344,-72 4344,-72 4344,-78 4338,-84 4332,-84"/>
<text text-anchor="middle" x="4304" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches2_mem_side -->
<g id="edge44" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches2_mem_side</title>
<path fill="none" stroke="black" d="M186.56,-177.76C197.73,-163.16 213.89,-146.11 233,-138 258.69,-127.09 4226.76,-141.92 4252,-130 4272,-120.55 4286.94,-99.22 4295.55,-84"/>
<polygon fill="black" stroke="black" points="183.63,-175.84 180.58,-185.98 189.29,-179.95 183.63,-175.84"/>
</g>
<!-- board_cache_hierarchy_l1dcaches3_mem_side -->
<g id="node62" class="node">
<title>board_cache_hierarchy_l1dcaches3_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M3556,-84C3556,-84 3500,-84 3500,-84 3494,-84 3488,-78 3488,-72 3488,-72 3488,-60 3488,-60 3488,-54 3494,-48 3500,-48 3500,-48 3556,-48 3556,-48 3562,-48 3568,-54 3568,-60 3568,-60 3568,-72 3568,-72 3568,-78 3562,-84 3556,-84"/>
<text text-anchor="middle" x="3528" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches3_mem_side -->
<g id="edge48" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches3_mem_side</title>
<path fill="none" stroke="black" d="M186.57,-177.76C197.74,-163.16 213.9,-146.12 233,-138 274.46,-120.39 3435.28,-149.25 3476,-130 3496,-120.54 3510.94,-99.22 3519.55,-84"/>
<polygon fill="black" stroke="black" points="183.63,-175.84 180.58,-185.99 189.29,-179.96 183.63,-175.84"/>
</g>
<!-- board_cache_hierarchy_l1dcaches4_mem_side -->
<g id="node64" class="node">
<title>board_cache_hierarchy_l1dcaches4_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M2780,-84C2780,-84 2724,-84 2724,-84 2718,-84 2712,-78 2712,-72 2712,-72 2712,-60 2712,-60 2712,-54 2718,-48 2724,-48 2724,-48 2780,-48 2780,-48 2786,-48 2792,-54 2792,-60 2792,-60 2792,-72 2792,-72 2792,-78 2786,-84 2780,-84"/>
<text text-anchor="middle" x="2752" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches4_mem_side -->
<g id="edge52" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches4_mem_side</title>
<path fill="none" stroke="black" d="M186.57,-177.76C197.74,-163.17 213.9,-146.12 233,-138 264.53,-124.59 2669.03,-144.66 2700,-130 2719.87,-120.6 2734.74,-99.49 2743.38,-84.29"/>
<polygon fill="black" stroke="black" points="183.64,-175.84 180.58,-185.99 189.3,-179.96 183.64,-175.84"/>
</g>
<!-- board_cache_hierarchy_l1dcaches5_mem_side -->
<g id="node66" class="node">
<title>board_cache_hierarchy_l1dcaches5_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M2004,-84C2004,-84 1948,-84 1948,-84 1942,-84 1936,-78 1936,-72 1936,-72 1936,-60 1936,-60 1936,-54 1942,-48 1948,-48 1948,-48 2004,-48 2004,-48 2010,-48 2016,-54 2016,-60 2016,-60 2016,-72 2016,-72 2016,-78 2010,-84 2004,-84"/>
<text text-anchor="middle" x="1976" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches5_mem_side -->
<g id="edge56" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches5_mem_side</title>
<path fill="none" stroke="black" d="M186.57,-177.77C197.74,-163.18 213.91,-146.14 233,-138 276.21,-119.58 1881.56,-150.12 1924,-130 1943.86,-120.58 1958.74,-99.47 1967.38,-84.28"/>
<polygon fill="black" stroke="black" points="183.64,-175.85 180.59,-186 189.3,-179.97 183.64,-175.85"/>
</g>
<!-- board_cache_hierarchy_l1dcaches6_mem_side -->
<g id="node68" class="node">
<title>board_cache_hierarchy_l1dcaches6_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1228,-84C1228,-84 1172,-84 1172,-84 1166,-84 1160,-78 1160,-72 1160,-72 1160,-60 1160,-60 1160,-54 1166,-48 1172,-48 1172,-48 1228,-48 1228,-48 1234,-48 1240,-54 1240,-60 1240,-60 1240,-72 1240,-72 1240,-78 1234,-84 1228,-84"/>
<text text-anchor="middle" x="1200" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches6_mem_side -->
<g id="edge60" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches6_mem_side</title>
<path fill="none" stroke="black" d="M186.8,-177.52C197.96,-163 214.04,-146.12 233,-138 279.73,-117.98 1102.11,-151.87 1148,-130 1167.84,-120.54 1182.72,-99.44 1191.37,-84.26"/>
<polygon fill="black" stroke="black" points="183.88,-175.58 180.8,-185.72 189.53,-179.71 183.88,-175.58"/>
</g>
<!-- board_cache_hierarchy_l1dcaches7_mem_side -->
<g id="node70" class="node">
<title>board_cache_hierarchy_l1dcaches7_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M452,-84C452,-84 396,-84 396,-84 390,-84 384,-78 384,-72 384,-72 384,-60 384,-60 384,-54 390,-48 396,-48 396,-48 452,-48 452,-48 458,-48 464,-54 464,-60 464,-60 464,-72 464,-72 464,-78 458,-84 452,-84"/>
<text text-anchor="middle" x="424" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches7_mem_side -->
<g id="edge64" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches7_mem_side</title>
<path fill="none" stroke="black" d="M189.45,-178.07C200.93,-164.71 216.44,-148.82 233,-138 280.54,-106.96 343.55,-86.93 383.94,-76.31"/>
<polygon fill="black" stroke="black" points="186.55,-176.08 182.84,-186 191.93,-180.56 186.55,-176.08"/>
</g>
<!-- board_cache_hierarchy_iptw_caches0_mem_side -->
<g id="node72" class="node">
<title>board_cache_hierarchy_iptw_caches0_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M6466,-84C6466,-84 6410,-84 6410,-84 6404,-84 6398,-78 6398,-72 6398,-72 6398,-60 6398,-60 6398,-54 6404,-48 6410,-48 6410,-48 6466,-48 6466,-48 6472,-48 6478,-54 6478,-60 6478,-60 6478,-72 6478,-72 6478,-78 6472,-84 6466,-84"/>
<text text-anchor="middle" x="6438" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches0_mem_side -->
<g id="edge37" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches0_mem_side</title>
<path fill="none" stroke="black" d="M186.56,-177.75C197.73,-163.15 213.89,-146.11 233,-138 272.34,-121.31 6347.36,-148.24 6386,-130 6406.01,-120.56 6420.94,-99.23 6429.55,-84.01"/>
<polygon fill="black" stroke="black" points="183.63,-175.83 180.58,-185.98 189.29,-179.95 183.63,-175.83"/>
</g>
<!-- board_cache_hierarchy_iptw_caches1_mem_side -->
<g id="node74" class="node">
<title>board_cache_hierarchy_iptw_caches1_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M5690,-84C5690,-84 5634,-84 5634,-84 5628,-84 5622,-78 5622,-72 5622,-72 5622,-60 5622,-60 5622,-54 5628,-48 5634,-48 5634,-48 5690,-48 5690,-48 5696,-48 5702,-54 5702,-60 5702,-60 5702,-72 5702,-72 5702,-78 5696,-84 5690,-84"/>
<text text-anchor="middle" x="5662" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches1_mem_side -->
<g id="edge41" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches1_mem_side</title>
<path fill="none" stroke="black" d="M186.56,-177.75C197.73,-163.15 213.89,-146.11 233,-138 267.37,-123.42 5576.23,-145.94 5610,-130 5630.01,-120.55 5644.94,-99.23 5653.55,-84"/>
<polygon fill="black" stroke="black" points="183.63,-175.83 180.58,-185.98 189.29,-179.95 183.63,-175.83"/>
</g>
<!-- board_cache_hierarchy_iptw_caches2_mem_side -->
<g id="node76" class="node">
<title>board_cache_hierarchy_iptw_caches2_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M4914,-84C4914,-84 4858,-84 4858,-84 4852,-84 4846,-78 4846,-72 4846,-72 4846,-60 4846,-60 4846,-54 4852,-48 4858,-48 4858,-48 4914,-48 4914,-48 4920,-48 4926,-54 4926,-60 4926,-60 4926,-72 4926,-72 4926,-78 4920,-84 4914,-84"/>
<text text-anchor="middle" x="4886" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches2_mem_side -->
<g id="edge45" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches2_mem_side</title>
<path fill="none" stroke="black" d="M186.56,-177.75C197.73,-163.15 213.89,-146.11 233,-138 262.41,-125.52 4805.11,-143.65 4834,-130 4854,-120.55 4868.94,-99.22 4877.55,-84"/>
<polygon fill="black" stroke="black" points="183.63,-175.84 180.58,-185.98 189.29,-179.95 183.63,-175.84"/>
</g>
<!-- board_cache_hierarchy_iptw_caches3_mem_side -->
<g id="node78" class="node">
<title>board_cache_hierarchy_iptw_caches3_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M4138,-84C4138,-84 4082,-84 4082,-84 4076,-84 4070,-78 4070,-72 4070,-72 4070,-60 4070,-60 4070,-54 4076,-48 4082,-48 4082,-48 4138,-48 4138,-48 4144,-48 4150,-54 4150,-60 4150,-60 4150,-72 4150,-72 4150,-78 4144,-84 4138,-84"/>
<text text-anchor="middle" x="4110" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches3_mem_side -->
<g id="edge49" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches3_mem_side</title>
<path fill="none" stroke="black" d="M186.56,-177.76C197.73,-163.16 213.89,-146.11 233,-138 281.9,-117.24 4009.97,-152.7 4058,-130 4078,-120.55 4092.94,-99.22 4101.55,-84"/>
<polygon fill="black" stroke="black" points="183.63,-175.84 180.58,-185.98 189.29,-179.95 183.63,-175.84"/>
</g>
<!-- board_cache_hierarchy_iptw_caches4_mem_side -->
<g id="node80" class="node">
<title>board_cache_hierarchy_iptw_caches4_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M3362,-84C3362,-84 3306,-84 3306,-84 3300,-84 3294,-78 3294,-72 3294,-72 3294,-60 3294,-60 3294,-54 3300,-48 3306,-48 3306,-48 3362,-48 3362,-48 3368,-48 3374,-54 3374,-60 3374,-60 3374,-72 3374,-72 3374,-78 3368,-84 3362,-84"/>
<text text-anchor="middle" x="3334" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches4_mem_side -->
<g id="edge53" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches4_mem_side</title>
<path fill="none" stroke="black" d="M186.57,-177.76C197.74,-163.16 213.9,-146.12 233,-138 271.97,-121.44 3243.72,-148.1 3282,-130 3301.87,-120.6 3316.74,-99.49 3325.38,-84.29"/>
<polygon fill="black" stroke="black" points="183.63,-175.84 180.58,-185.99 189.29,-179.96 183.63,-175.84"/>
</g>
<!-- board_cache_hierarchy_iptw_caches5_mem_side -->
<g id="node82" class="node">
<title>board_cache_hierarchy_iptw_caches5_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M2586,-84C2586,-84 2530,-84 2530,-84 2524,-84 2518,-78 2518,-72 2518,-72 2518,-60 2518,-60 2518,-54 2524,-48 2530,-48 2530,-48 2586,-48 2586,-48 2592,-48 2598,-54 2598,-60 2598,-60 2598,-72 2598,-72 2598,-78 2592,-84 2586,-84"/>
<text text-anchor="middle" x="2558" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches5_mem_side -->
<g id="edge57" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches5_mem_side</title>
<path fill="none" stroke="black" d="M186.57,-177.77C197.74,-163.17 213.9,-146.13 233,-138 262.05,-125.64 2477.47,-143.51 2506,-130 2525.87,-120.59 2540.74,-99.48 2549.38,-84.29"/>
<polygon fill="black" stroke="black" points="183.64,-175.85 180.58,-185.99 189.3,-179.96 183.64,-175.85"/>
</g>
<!-- board_cache_hierarchy_iptw_caches6_mem_side -->
<g id="node84" class="node">
<title>board_cache_hierarchy_iptw_caches6_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1810,-84C1810,-84 1754,-84 1754,-84 1748,-84 1742,-78 1742,-72 1742,-72 1742,-60 1742,-60 1742,-54 1748,-48 1754,-48 1754,-48 1810,-48 1810,-48 1816,-48 1822,-54 1822,-60 1822,-60 1822,-72 1822,-72 1822,-78 1816,-84 1810,-84"/>
<text text-anchor="middle" x="1782" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches6_mem_side -->
<g id="edge61" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches6_mem_side</title>
<path fill="none" stroke="black" d="M186.57,-177.78C197.75,-163.19 213.91,-146.14 233,-138 271.25,-121.68 1692.43,-147.83 1730,-130 1749.86,-120.58 1764.73,-99.47 1773.38,-84.28"/>
<polygon fill="black" stroke="black" points="183.64,-175.86 180.59,-186 189.3,-179.98 183.64,-175.86"/>
</g>
<!-- board_cache_hierarchy_iptw_caches7_mem_side -->
<g id="node86" class="node">
<title>board_cache_hierarchy_iptw_caches7_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1034,-84C1034,-84 978,-84 978,-84 972,-84 966,-78 966,-72 966,-72 966,-60 966,-60 966,-54 972,-48 978,-48 978,-48 1034,-48 1034,-48 1040,-48 1046,-54 1046,-60 1046,-60 1046,-72 1046,-72 1046,-78 1040,-84 1034,-84"/>
<text text-anchor="middle" x="1006" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches7_mem_side -->
<g id="edge65" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches7_mem_side</title>
<path fill="none" stroke="black" d="M186.8,-177.54C197.97,-163.02 214.05,-146.15 233,-138 269.8,-122.18 917.86,-147.28 954,-130 973.83,-120.52 988.71,-99.42 997.37,-84.25"/>
<polygon fill="black" stroke="black" points="183.89,-175.59 180.81,-185.73 189.54,-179.73 183.89,-175.59"/>
</g>
<!-- board_cache_hierarchy_dptw_caches0_mem_side -->
<g id="node88" class="node">
<title>board_cache_hierarchy_dptw_caches0_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M6272,-84C6272,-84 6216,-84 6216,-84 6210,-84 6204,-78 6204,-72 6204,-72 6204,-60 6204,-60 6204,-54 6210,-48 6216,-48 6216,-48 6272,-48 6272,-48 6278,-48 6284,-54 6284,-60 6284,-60 6284,-72 6284,-72 6284,-78 6278,-84 6272,-84"/>
<text text-anchor="middle" x="6244" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches0_mem_side -->
<g id="edge38" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches0_mem_side</title>
<path fill="none" stroke="black" d="M186.56,-177.75C197.73,-163.15 213.89,-146.11 233,-138 271.1,-121.84 6154.58,-147.67 6192,-130 6212.01,-120.56 6226.94,-99.23 6235.55,-84.01"/>
<polygon fill="black" stroke="black" points="183.63,-175.83 180.58,-185.98 189.29,-179.95 183.63,-175.83"/>
</g>
<!-- board_cache_hierarchy_dptw_caches1_mem_side -->
<g id="node90" class="node">
<title>board_cache_hierarchy_dptw_caches1_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M5496,-84C5496,-84 5440,-84 5440,-84 5434,-84 5428,-78 5428,-72 5428,-72 5428,-60 5428,-60 5428,-54 5434,-48 5440,-48 5440,-48 5496,-48 5496,-48 5502,-48 5508,-54 5508,-60 5508,-60 5508,-72 5508,-72 5508,-78 5502,-84 5496,-84"/>
<text text-anchor="middle" x="5468" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches1_mem_side -->
<g id="edge42" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches1_mem_side</title>
<path fill="none" stroke="black" d="M186.56,-177.75C197.73,-163.15 213.89,-146.11 233,-138 266.13,-123.94 5383.45,-145.37 5416,-130 5436.01,-120.55 5450.94,-99.23 5459.55,-84"/>
<polygon fill="black" stroke="black" points="183.63,-175.83 180.58,-185.98 189.29,-179.95 183.63,-175.83"/>
</g>
<!-- board_cache_hierarchy_dptw_caches2_mem_side -->
<g id="node92" class="node">
<title>board_cache_hierarchy_dptw_caches2_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M4720,-84C4720,-84 4664,-84 4664,-84 4658,-84 4652,-78 4652,-72 4652,-72 4652,-60 4652,-60 4652,-54 4658,-48 4664,-48 4664,-48 4720,-48 4720,-48 4726,-48 4732,-54 4732,-60 4732,-60 4732,-72 4732,-72 4732,-78 4726,-84 4720,-84"/>
<text text-anchor="middle" x="4692" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches2_mem_side -->
<g id="edge46" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches2_mem_side</title>
<path fill="none" stroke="black" d="M186.56,-177.75C197.73,-163.15 213.89,-146.11 233,-138 261.17,-126.04 4612.33,-143.07 4640,-130 4660,-120.55 4674.94,-99.22 4683.55,-84"/>
<polygon fill="black" stroke="black" points="183.63,-175.84 180.58,-185.98 189.29,-179.95 183.63,-175.84"/>
</g>
<!-- board_cache_hierarchy_dptw_caches3_mem_side -->
<g id="node94" class="node">
<title>board_cache_hierarchy_dptw_caches3_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M3944,-84C3944,-84 3888,-84 3888,-84 3882,-84 3876,-78 3876,-72 3876,-72 3876,-60 3876,-60 3876,-54 3882,-48 3888,-48 3888,-48 3944,-48 3944,-48 3950,-48 3956,-54 3956,-60 3956,-60 3956,-72 3956,-72 3956,-78 3950,-84 3944,-84"/>
<text text-anchor="middle" x="3916" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches3_mem_side -->
<g id="edge50" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches3_mem_side</title>
<path fill="none" stroke="black" d="M186.56,-177.76C197.73,-163.16 213.89,-146.11 233,-138 279.42,-118.29 3818.4,-151.55 3864,-130 3884,-120.55 3898.94,-99.22 3907.55,-84"/>
<polygon fill="black" stroke="black" points="183.63,-175.84 180.58,-185.98 189.29,-179.96 183.63,-175.84"/>
</g>
<!-- board_cache_hierarchy_dptw_caches4_mem_side -->
<g id="node96" class="node">
<title>board_cache_hierarchy_dptw_caches4_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M3168,-84C3168,-84 3112,-84 3112,-84 3106,-84 3100,-78 3100,-72 3100,-72 3100,-60 3100,-60 3100,-54 3106,-48 3112,-48 3112,-48 3168,-48 3168,-48 3174,-48 3180,-54 3180,-60 3180,-60 3180,-72 3180,-72 3180,-78 3174,-84 3168,-84"/>
<text text-anchor="middle" x="3140" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches4_mem_side -->
<g id="edge54" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches4_mem_side</title>
<path fill="none" stroke="black" d="M186.57,-177.76C197.74,-163.16 213.9,-146.12 233,-138 269.49,-122.49 3052.15,-146.95 3088,-130 3107.87,-120.6 3122.74,-99.49 3131.38,-84.29"/>
<polygon fill="black" stroke="black" points="183.63,-175.84 180.58,-185.99 189.3,-179.96 183.63,-175.84"/>
</g>
<!-- board_cache_hierarchy_dptw_caches5_mem_side -->
<g id="node98" class="node">
<title>board_cache_hierarchy_dptw_caches5_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M2392,-84C2392,-84 2336,-84 2336,-84 2330,-84 2324,-78 2324,-72 2324,-72 2324,-60 2324,-60 2324,-54 2330,-48 2336,-48 2336,-48 2392,-48 2392,-48 2398,-48 2404,-54 2404,-60 2404,-60 2404,-72 2404,-72 2404,-78 2398,-84 2392,-84"/>
<text text-anchor="middle" x="2364" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches5_mem_side -->
<g id="edge58" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches5_mem_side</title>
<path fill="none" stroke="black" d="M186.57,-177.77C197.74,-163.17 213.9,-146.13 233,-138 259.57,-126.69 2285.9,-142.36 2312,-130 2331.87,-120.59 2346.74,-99.48 2355.38,-84.29"/>
<polygon fill="black" stroke="black" points="183.64,-175.85 180.58,-185.99 189.3,-179.97 183.64,-175.85"/>
</g>
<!-- board_cache_hierarchy_dptw_caches6_mem_side -->
<g id="node100" class="node">
<title>board_cache_hierarchy_dptw_caches6_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1616,-84C1616,-84 1560,-84 1560,-84 1554,-84 1548,-78 1548,-72 1548,-72 1548,-60 1548,-60 1548,-54 1554,-48 1560,-48 1560,-48 1616,-48 1616,-48 1622,-48 1628,-54 1628,-60 1628,-60 1628,-72 1628,-72 1628,-78 1622,-84 1616,-84"/>
<text text-anchor="middle" x="1588" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches6_mem_side -->
<g id="edge62" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches6_mem_side</title>
<path fill="none" stroke="black" d="M186.79,-177.51C197.95,-162.98 214.03,-146.1 233,-138 266.29,-123.79 1503.31,-145.53 1536,-130 1555.86,-120.57 1570.73,-99.46 1579.38,-84.28"/>
<polygon fill="black" stroke="black" points="183.87,-175.56 180.8,-185.7 189.52,-179.69 183.87,-175.56"/>
</g>
<!-- board_cache_hierarchy_dptw_caches7_mem_side -->
<g id="node102" class="node">
<title>board_cache_hierarchy_dptw_caches7_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M840,-84C840,-84 784,-84 784,-84 778,-84 772,-78 772,-72 772,-72 772,-60 772,-60 772,-54 778,-48 784,-48 784,-48 840,-48 840,-48 846,-48 852,-54 852,-60 852,-60 852,-72 852,-72 852,-78 846,-84 840,-84"/>
<text text-anchor="middle" x="812" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches7_mem_side -->
<g id="edge66" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches7_mem_side</title>
<path fill="none" stroke="black" d="M186.82,-177.57C197.99,-163.06 214.07,-146.19 233,-138 259.88,-126.38 733.61,-142.68 760,-130 779.81,-120.48 794.7,-99.39 803.36,-84.23"/>
<polygon fill="black" stroke="black" points="183.91,-175.61 180.82,-185.75 189.55,-179.75 183.91,-175.61"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node37" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M85.5,-222C85.5,-222 52.5,-222 52.5,-222 46.5,-222 40.5,-216 40.5,-210 40.5,-210 40.5,-198 40.5,-198 40.5,-192 46.5,-186 52.5,-186 52.5,-186 85.5,-186 85.5,-186 91.5,-186 97.5,-192 97.5,-198 97.5,-198 97.5,-210 97.5,-210 97.5,-216 91.5,-222 85.5,-222"/>
<text text-anchor="middle" x="69" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node38" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M90,-84C90,-84 60,-84 60,-84 54,-84 48,-78 48,-72 48,-72 48,-60 48,-60 48,-54 54,-48 60,-48 60,-48 90,-48 90,-48 96,-48 102,-54 102,-60 102,-60 102,-72 102,-72 102,-78 96,-84 90,-84"/>
<text text-anchor="middle" x="75" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge67" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M69.76,-185.78C70.78,-162.68 72.6,-121.43 73.8,-94.14"/>
<polygon fill="black" stroke="black" points="77.3,-94.23 74.25,-84.08 70.31,-93.92 77.3,-94.23"/>
</g>
</g>
</svg>
