{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506564497698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506564497698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 21:08:17 2017 " "Processing started: Wed Sep 27 21:08:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506564497698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506564497698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea4-pruebas -c pruebas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea4-pruebas -c pruebas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506564497698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1506564498151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1506564498151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/mux2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/mux2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2a1-comportamiento " "Found design unit 1: mux2a1-comportamiento" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/mux2a1.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/mux2a1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511558 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2a1 " "Found entity 1: mux2a1" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/mux2a1.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/mux2a1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506564511558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/demux1a2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/demux1a2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1a2-comportamiento " "Found design unit 1: demux1a2-comportamiento" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/demux1a2.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/demux1a2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511573 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1a2 " "Found entity 1: demux1a2" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/demux1a2.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/demux1a2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506564511573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/signed_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/signed_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_mult-comportamiento " "Found design unit 1: signed_mult-comportamiento" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/signed_mult.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/signed_mult.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511588 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_mult " "Found entity 1: signed_mult" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/signed_mult.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/signed_mult.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506564511588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/sumador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/sumador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador1bit-comportamiento " "Found design unit 1: sumador1bit-comportamiento" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/sumador1bit.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/sumador1bit.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511604 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador1bit " "Found entity 1: sumador1bit" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/sumador1bit.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/sumador1bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506564511604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/sumador.vhd 3 1 " "Found 3 design units, including 1 entities, in source file z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package " "Found design unit 1: my_package" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/sumador.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/sumador.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sumador-comportamiento " "Found design unit 2: sumador-comportamiento" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/sumador.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/sumador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511620 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/sumador.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/sumador.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506564511620 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "archivo_rom Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/rom.vhd(16) " "Unrecognized synthesis attribute \"archivo_rom\" at Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/rom.vhd(16)" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/rom.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/rom.vhd" 16 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506564511635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-ARCH " "Found design unit 1: rom-ARCH" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/rom.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/rom.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511635 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/rom.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/rom.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506564511635 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "archivo_ram Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/ram.vhd(17) " "Unrecognized synthesis attribute \"archivo_ram\" at Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/ram.vhd(17)" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/ram.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/ram.vhd" 17 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506564511651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-comportamiento " "Found design unit 1: ram-comportamiento" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/ram.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/ram.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511651 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/ram.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506564511651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/deco2a4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/deco2a4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco2a4-comportamiento " "Found design unit 1: deco2a4-comportamiento" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/deco2a4.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/deco2a4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511667 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco2a4 " "Found entity 1: deco2a4" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/deco2a4.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/deco2a4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506564511667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/codificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z:/luishuesca/documents/masters/1st/sistemas digitales i/hw/tarea_4/codificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codificador-comportamiento " "Found design unit 1: codificador-comportamiento" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/codificador.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/codificador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511682 ""} { "Info" "ISGN_ENTITY_NAME" "1 codificador " "Found entity 1: codificador" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/codificador.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/codificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506564511682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506564511682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demux1a2 " "Elaborating entity \"demux1a2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1506564511760 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x demux1a2.vhd(16) " "VHDL Process Statement warning at demux1a2.vhd(16): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/demux1a2.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/demux1a2.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1506564511760 "|demux1a2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x demux1a2.vhd(20) " "VHDL Process Statement warning at demux1a2.vhd(20): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/demux1a2.vhd" "" { Text "Z:/luishuesca/Documents/Masters/1st/Sistemas Digitales I/HW/tarea_4/demux1a2.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1506564511760 "|demux1a2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1506564512463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1506564513010 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506564513010 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1506564513057 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1506564513057 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1506564513057 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1506564513057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506564513073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 21:08:33 2017 " "Processing ended: Wed Sep 27 21:08:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506564513073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506564513073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506564513073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506564513073 ""}
