/* =============================================================================
 *   Copyright (c) 2019-2020 Texas Instruments Incorporated
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */

#ifndef CSL_PSILCFG_THREAD_MAP_H_
#define CSL_PSILCFG_THREAD_MAP_H_

/*-----------------------------------------------------------------------------
 *  The following nomenclature is used in this file:
 *
 *  o #define CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILS_THREAD_OFFSET      (0x4000U)
 *                                             -
 *      "S" means a thread source (from the perspective of navss)
 *
 *  o #define CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILD_THREAD_CNT         (2U)
 *                                             -
 *      "D" means a thread destination (from the perspective of navss)
 *
 *  o #define CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILS_THREAD_CNT         (4U)
 *                                               ----------
 *      "THREAD_CNT" is the thread count for the specified thread
 *      source or destination
 *
 *  o #define CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILD_THREAD_OFFSET      (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILS_THREAD_OFFSET)
 *                                               -------------
 *      "THREAD_OFFSET" is the starting thread # for the specified thread
 *      source or destination of the PSI-L endpoint
 *---------------------------------------------------------------------------*/

/** \brief Destination thread offset */
#define CSL_PSILCFG_DEST_THREAD_OFFSET      (0x8000U)

/**
 *  \anchor CSL_PsilcfgThreadMap
 *  \name PSIL thread map for main and mcu navss
 *
 *  Map of all PSIL threads
 *
 *  @{
 */
/*=============================================================================
 * navss_main thread map
 *===========================================================================*/
/*-----------------------------------------------------------------------------
 * PSILCFG0_CFGSTRM PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_PSILCFG0_CFGSTRM_PSILS_THREAD_OFFSET             (0x0000U)
#define CSL_PSILCFG_NAVSS_MAIN_PSILCFG0_CFGSTRM_PSILS_THREAD_CNT                (1U)
#define CSL_PSILCFG_NAVSS_MAIN_PSILCFG0_CFGSTRM_PSILD_THREAD_OFFSET             (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_PSILCFG0_CFGSTRM_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_PSILCFG0_CFGSTRM_PSILD_THREAD_CNT                (0U)
/* UDMAC0_TCFGSTRM Map (for backwards compatibility with prior thread map constants) */
#define CSL_PSILCFG_NAVSS_MAIN_UDMAC0_TCFGSTRM_THREAD_OFFSET                    (CSL_PSILCFG_NAVSS_MAIN_PSILCFG0_CFGSTRM_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_UDMAC0_TCFGSTRM_THREAD_CNT                       (CSL_PSILCFG_NAVSS_MAIN_PSILCFG0_CFGSTRM_PSILS_THREAD_CNT)
/* UDMAC0_RCFGSTRM Map (for backwards compatibility with prior thread map constants) */
#define CSL_PSILCFG_NAVSS_MAIN_UDMAC0_RCFGSTRM_THREAD_OFFSET                    (CSL_PSILCFG_NAVSS_MAIN_PSILCFG0_CFGSTRM_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_UDMAC0_RCFGSTRM_THREAD_CNT                       (CSL_PSILCFG_NAVSS_MAIN_PSILCFG0_CFGSTRM_PSILS_THREAD_CNT)
/*-----------------------------------------------------------------------------
 * UDMAP0_TRSTRM PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_UDMAP0_TRSTRM_PSILS_THREAD_OFFSET                (0x0008U)
#define CSL_PSILCFG_NAVSS_MAIN_UDMAP0_TRSTRM_PSILS_THREAD_CNT                   (1U)
#define CSL_PSILCFG_NAVSS_MAIN_UDMAP0_TRSTRM_PSILD_THREAD_OFFSET                (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_UDMAP0_TRSTRM_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_UDMAP0_TRSTRM_PSILD_THREAD_CNT                   (0U)
/* UDMAC0_TTRSTRM Map (for backwards compatibility with prior thread map constants) */
#define CSL_PSILCFG_NAVSS_MAIN_UDMAC0_TTRSTRM_THREAD_OFFSET                     (CSL_PSILCFG_NAVSS_MAIN_UDMAP0_TRSTRM_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_UDMAC0_TTRSTRM_THREAD_CNT                        (CSL_PSILCFG_NAVSS_MAIN_UDMAP0_TRSTRM_PSILS_THREAD_CNT)
/* UDMAC0_RTRSTRM Map (for backwards compatibility with prior thread map constants) */
#define CSL_PSILCFG_NAVSS_MAIN_UDMAC0_RTRSTRM_THREAD_OFFSET                     (CSL_PSILCFG_NAVSS_MAIN_UDMAP0_TRSTRM_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_UDMAC0_RTRSTRM_THREAD_CNT                        (CSL_PSILCFG_NAVSS_MAIN_UDMAP0_TRSTRM_PSILS_THREAD_CNT)
/*-----------------------------------------------------------------------------
 * UDMAP0_CFGSTRM PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_UDMAP0_CFGSTRM_PSILS_THREAD_OFFSET               (0x0020U)
#define CSL_PSILCFG_NAVSS_MAIN_UDMAP0_CFGSTRM_PSILS_THREAD_CNT                  (1U)
#define CSL_PSILCFG_NAVSS_MAIN_UDMAP0_CFGSTRM_PSILD_THREAD_OFFSET               (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_UDMAP0_CFGSTRM_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_UDMAP0_CFGSTRM_PSILD_THREAD_CNT                  (0U)
/*-----------------------------------------------------------------------------
 * UDMAP0_STRM PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_UDMAP0_STRM_PSILS_THREAD_OFFSET                  (0x1000U)
#define CSL_PSILCFG_NAVSS_MAIN_UDMAP0_STRM_PSILS_THREAD_CNT                     (60U)
#define CSL_PSILCFG_NAVSS_MAIN_UDMAP0_STRM_PSILD_THREAD_OFFSET                  (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_UDMAP0_STRM_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_UDMAP0_STRM_PSILD_THREAD_CNT                     (60U)
/* UDMAP0_TSTRM Map (for backwards compatibility with prior thread map constants) */
#define CSL_PSILCFG_NAVSS_MAIN_UDMAP0_TSTRM_THREAD_OFFSET                       (CSL_PSILCFG_NAVSS_MAIN_UDMAP0_STRM_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_UDMAP0_TSTRM_THREAD_CNT                          (CSL_PSILCFG_NAVSS_MAIN_UDMAP0_STRM_PSILS_THREAD_CNT)
/* UDMAP0_RSTRM Map for backwards compatibility with prior thread map constants) */
#define CSL_PSILCFG_NAVSS_MAIN_UDMAP0_RSTRM_THREAD_OFFSET                       (CSL_PSILCFG_NAVSS_MAIN_UDMAP0_STRM_PSILD_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_UDMAP0_RSTRM_THREAD_CNT                          (CSL_PSILCFG_NAVSS_MAIN_UDMAP0_STRM_PSILD_THREAD_CNT)
/*-----------------------------------------------------------------------------
 * PDMA_MAIN_DEBUG PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_DEBUG_PSILS_THREAD_OFFSET              (0x4300U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_DEBUG_PSILS_THREAD_CNT                 (2U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_DEBUG_PSILD_THREAD_OFFSET              (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_DEBUG_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_DEBUG_PSILD_THREAD_CNT                 (0U)
/*-----------------------------------------------------------------------------
 * PDMA_MAIN_DEBUG_CCMCU PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_DEBUG_CCMCU_PSILS_THREAD_OFFSET        (0x4300U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_DEBUG_CCMCU_PSILS_THREAD_CNT           (2U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_DEBUG_CCMCU_PSILD_THREAD_OFFSET        (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_DEBUG_CCMCU_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_DEBUG_CCMCU_PSILD_THREAD_CNT           (0U)
/*-----------------------------------------------------------------------------
* PDMA_MAIN_MCASP_G0 Map
*---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCASP_G0_PSILS_THREAD_OFFSET           (0x4400U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCASP_G0_PSILS_THREAD_CNT              (3U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCASP_G0_PSILD_THREAD_OFFSET           (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCASP_G0_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCASP_G0_PSILD_THREAD_CNT              (3U)
/*-----------------------------------------------------------------------------
 * PDMA_MAIN_SPI PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_PSILS_THREAD_OFFSET                (0x4600U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_PSILS_THREAD_CNT                   (32U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_PSILD_THREAD_OFFSET                (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_PSILD_THREAD_CNT                   (32U)
/*-----------------------------------------------------------------------------
 * PDMA_MAIN_SPI_G0 PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET             (0x4600U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_CNT                (16U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET             (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_CNT                (16U)
/*-----------------------------------------------------------------------------
 * PDMA_MAIN_SPI_G1 PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET             (0x4610U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_CNT                (16U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET             (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_CNT                (16U)
/*-----------------------------------------------------------------------------
 * PDMA_MAIN_USART PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_PSILS_THREAD_OFFSET              (0x4700U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_PSILS_THREAD_CNT                 (64U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_PSILD_THREAD_OFFSET              (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_PSILD_THREAD_CNT                 (64U)
/*-----------------------------------------------------------------------------
 * PDMA_MAIN_USART_G0 PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G0_PSILS_THREAD_OFFSET           (0x4700U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G0_PSILS_THREAD_CNT              (2U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G0_PSILD_THREAD_OFFSET           (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G0_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G0_PSILD_THREAD_CNT              (2U)
/*-----------------------------------------------------------------------------
 * PDMA_MAIN_USART_G1 PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G1_PSILS_THREAD_OFFSET           (0x4702U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G1_PSILS_THREAD_CNT              (2U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G1_PSILD_THREAD_OFFSET           (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G1_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G1_PSILD_THREAD_CNT              (2U)
/*-----------------------------------------------------------------------------
 * PDMA_MAIN_USART_G2 PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILS_THREAD_OFFSET           (0x4704U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILS_THREAD_CNT              (6U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILD_THREAD_OFFSET           (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILD_THREAD_CNT              (6U)
/*-----------------------------------------------------------------------------
 * PDMA_MAIN_MCAN PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET               (0x470AU)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_CNT                  (54U)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET               (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_CNT                  (54U)
/*-----------------------------------------------------------------------------
 * CPSW5 PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_CPSW5_PSILS_THREAD_OFFSET                        (0x4A00U)
#define CSL_PSILCFG_NAVSS_MAIN_CPSW5_PSILS_THREAD_CNT                           (1U)
#define CSL_PSILCFG_NAVSS_MAIN_CPSW5_PSILD_THREAD_OFFSET                        (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_CPSW5_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_CPSW5_PSILD_THREAD_CNT                           (8U)
/*-----------------------------------------------------------------------------
 * NAVSS_MCU PSIL Map (for backwards compatibility with prior thread map constants)
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MAIN_NAVSS_MCU_PSILS_THREAD_OFFSET                    (0x6000U)
#define CSL_PSILCFG_NAVSS_MAIN_NAVSS_MCU_PSILS_THREAD_CNT                       (8192U)
#define CSL_PSILCFG_NAVSS_MAIN_NAVSS_MCU_PSILD_THREAD_OFFSET                    (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MAIN_NAVSS_MCU_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MAIN_NAVSS_MCU_PSILD_THREAD_CNT                       (8192U)

/*=============================================================================
 * navss_mcu thread map
 *===========================================================================*/
/*-----------------------------------------------------------------------------
 * PSILCFG0_CFGSTRM PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MCU_PSILCFG0_CFGSTRM_PSILS_THREAD_OFFSET              (0x0001U)
#define CSL_PSILCFG_NAVSS_MCU_PSILCFG0_CFGSTRM_PSILS_THREAD_CNT                 (1U)
#define CSL_PSILCFG_NAVSS_MCU_PSILCFG0_CFGSTRM_PSILD_THREAD_OFFSET              (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MCU_PSILCFG0_CFGSTRM_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MCU_PSILCFG0_CFGSTRM_PSILD_THREAD_CNT                 (0U)
/* CFG_PROXY Map (for backwards compatibility with prior thread map constants) */
#define CSL_PSILCFG_NAVSS_MCU_CFG_PROXY_THREAD_OFFSET                           (CSL_PSILCFG_NAVSS_MCU_PSILCFG0_CFGSTRM_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MCU_CFG_PROXY_THREAD_CNT                              (CSL_PSILCFG_NAVSS_MCU_PSILCFG0_CFGSTRM_PSILS_THREAD_CNT)
/*-----------------------------------------------------------------------------
 * PSILCFG0_CFGSTRM PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MCU_UDMAP0_CFGSTRM_PSILS_THREAD_OFFSET                (0x0021U)
#define CSL_PSILCFG_NAVSS_MCU_UDMAP0_CFGSTRM_PSILS_THREAD_CNT                   (1U)
#define CSL_PSILCFG_NAVSS_MCU_UDMAP0_CFGSTRM_PSILD_THREAD_OFFSET                (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MCU_UDMAP0_CFGSTRM_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MCU_UDMAP0_CFGSTRM_PSILD_THREAD_CNT                   (0U)
/* UDMAC0_TTRSTRM Map (for backwards compatibility with prior thread map constants) */
#define CSL_PSILCFG_NAVSS_MCU_UDMAC0_TTRSTRM_THREAD_OFFSET                      (CSL_PSILCFG_NAVSS_MCU_UDMAP0_CFGSTRM_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MCU_UDMAC0_TTRSTRM_THREAD_CNT                         (CSL_PSILCFG_NAVSS_MCU_UDMAP0_CFGSTRM_PSILS_THREAD_CNT)
/* UDMAC0_RTRSTRM Map (for backwards compatibility with prior thread map constants) */
#define CSL_PSILCFG_NAVSS_MCU_UDMAC0_RTRSTRM_THREAD_OFFSET                      (CSL_PSILCFG_NAVSS_MCU_UDMAP0_CFGSTRM_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MCU_UDMAC0_RTRSTRM_THREAD_CNT                         (CSL_PSILCFG_NAVSS_MCU_UDMAP0_CFGSTRM_PSILS_THREAD_CNT)
/*-----------------------------------------------------------------------------
 * NAVSS PSIL Map (for backwards compatibility with prior thread map constants)
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MCU_NAVSS_PSILS_THREAD_OFFSET                         (0x1000U)
#define CSL_PSILCFG_NAVSS_MCU_NAVSS_PSILS_THREAD_CNT                            (16384U)
#define CSL_PSILCFG_NAVSS_MCU_NAVSS_PSILD_THREAD_OFFSET                         (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MCU_NAVSS_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MCU_NAVSS_PSILD_THREAD_CNT                            (16384U)
/*-----------------------------------------------------------------------------
 * UDMAP0_STRM PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MCU_UDMAP0_STRM_PSILS_THREAD_OFFSET                   (0x6000U)
#define CSL_PSILCFG_NAVSS_MCU_UDMAP0_STRM_PSILS_THREAD_CNT                      (48U)
#define CSL_PSILCFG_NAVSS_MCU_UDMAP0_STRM_PSILD_THREAD_OFFSET                   (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MCU_UDMAP0_STRM_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MCU_UDMAP0_STRM_PSILD_THREAD_CNT                      (48U)
/* UDMAP0_TSTRM (for backwards compatibility with prior thread map constants) / UDMAP0_STRM PSIL Slave Map */
#define CSL_PSILCFG_NAVSS_MCU_UDMAP0_TSTRM_THREAD_OFFSET                        (CSL_PSILCFG_NAVSS_MCU_UDMAP0_STRM_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MCU_UDMAP0_TSTRM_THREAD_CNT                           (CSL_PSILCFG_NAVSS_MCU_UDMAP0_STRM_PSILS_THREAD_CNT)
/* UDMAP0 RSTRM (for backwards compatibility with prior thread map constants) / UDMAP0_STRM PSIL Master Map */
#define CSL_PSILCFG_NAVSS_MCU_UDMAP0_RSTRM_THREAD_OFFSET                        (CSL_PSILCFG_NAVSS_MCU_UDMAP0_STRM_PSILD_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MCU_UDMAP0_RSTRM_THREAD_CNT                           (CSL_PSILCFG_NAVSS_MCU_UDMAP0_STRM_PSILD_THREAD_CNT)
/*-----------------------------------------------------------------------------
 * CPSW0 PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILS_THREAD_OFFSET                         (0x7000U)
#define CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILS_THREAD_CNT                            (1U)
#define CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILD_THREAD_OFFSET                         (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILD_THREAD_CNT                            (8U)
/*-----------------------------------------------------------------------------
 * PDMA_MCU0 PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILS_THREAD_OFFSET                     (0x7100U)
#define CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILS_THREAD_CNT                        (7U)
#define CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILD_THREAD_OFFSET                     (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILD_THREAD_CNT                        (7U)
/*-----------------------------------------------------------------------------
 * PDMA_MCU1 PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILS_THREAD_OFFSET                     (0x7200U)
#define CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILS_THREAD_CNT                        (8U)
#define CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILD_THREAD_OFFSET                     (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILD_THREAD_CNT                        (8U)
/*-----------------------------------------------------------------------------
 * PDMA_MCU2 PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MCU_PDMA_MCU2_PSILS_THREAD_OFFSET                     (0x7300U)
#define CSL_PSILCFG_NAVSS_MCU_PDMA_MCU2_PSILS_THREAD_CNT                        (4U)
#define CSL_PSILCFG_NAVSS_MCU_PDMA_MCU2_PSILD_THREAD_OFFSET                     (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MCU_PDMA_MCU2_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MCU_PDMA_MCU2_PSILD_THREAD_CNT                        (4U)
/*-----------------------------------------------------------------------------
 * PDMA_ADC PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MCU_PDMA_ADC_PSILS_THREAD_OFFSET                      (0x7400U)
#define CSL_PSILCFG_NAVSS_MCU_PDMA_ADC_PSILS_THREAD_CNT                         (4U)
#define CSL_PSILCFG_NAVSS_MCU_PDMA_ADC_PSILD_THREAD_OFFSET                      (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MCU_PDMA_ADC_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MCU_PDMA_ADC_PSILD_THREAD_CNT                         (0U)
/*-----------------------------------------------------------------------------
 * SAUL0 PSIL Map
 *---------------------------------------------------------------------------*/
#define CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILS_THREAD_OFFSET                         (0x7500U)
#define CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILS_THREAD_CNT                            (4U)
#define CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILD_THREAD_OFFSET                         (CSL_PSILCFG_DEST_THREAD_OFFSET | CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILS_THREAD_OFFSET)
#define CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILD_THREAD_CNT                            (2U)

/* @} */

/**
 *  \anchor CSL_PdmaCh
 *  \name PDMA Channels
 *
 *  List of all PDMA channels across main and mcu domains
 *
 *  @{
 */

/**
 *  \anchor CSL_PdmaChMainTx
 *  \name Main TX PDMA Channels
 *
 *  List of all Main PDMA TX channels
 *
 *  @{
 */

/*
 * PDMA MAIN MCASP TX Channels
 */
#define CSL_PDMA_CH_MAIN_MCASP0_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCASP_G0_PSILD_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MAIN_MCASP1_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCASP_G0_PSILD_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MAIN_MCASP2_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCASP_G0_PSILD_THREAD_OFFSET + 2U)
/*
 * PDMA MAIN UART TX Channels
 */
#define CSL_PDMA_CH_MAIN_UART0_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G0_PSILD_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MAIN_UART1_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G0_PSILD_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MAIN_UART2_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G1_PSILD_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MAIN_UART3_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G1_PSILD_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MAIN_UART4_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILD_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MAIN_UART5_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILD_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MAIN_UART6_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILD_THREAD_OFFSET + 2U)
#define CSL_PDMA_CH_MAIN_UART7_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILD_THREAD_OFFSET + 3U)
#define CSL_PDMA_CH_MAIN_UART8_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILD_THREAD_OFFSET + 4U)
#define CSL_PDMA_CH_MAIN_UART9_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILD_THREAD_OFFSET + 5U)
/*
 * PDMA MAIN MCSPI TX Channels
 */
#define CSL_PDMA_CH_MAIN_MCSPI0_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MAIN_MCSPI0_CH1_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MAIN_MCSPI0_CH2_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET + 2U)
#define CSL_PDMA_CH_MAIN_MCSPI0_CH3_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET + 3U)
#define CSL_PDMA_CH_MAIN_MCSPI1_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET + 4U)
#define CSL_PDMA_CH_MAIN_MCSPI1_CH1_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET + 5U)
#define CSL_PDMA_CH_MAIN_MCSPI1_CH2_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET + 6U)
#define CSL_PDMA_CH_MAIN_MCSPI1_CH3_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET + 7U)
#define CSL_PDMA_CH_MAIN_MCSPI2_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET + 8U)
#define CSL_PDMA_CH_MAIN_MCSPI2_CH1_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET + 9U)
#define CSL_PDMA_CH_MAIN_MCSPI2_CH2_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET + 10U)
#define CSL_PDMA_CH_MAIN_MCSPI2_CH3_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET + 11U)
#define CSL_PDMA_CH_MAIN_MCSPI3_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET + 12U)
#define CSL_PDMA_CH_MAIN_MCSPI3_CH1_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET + 13U)
#define CSL_PDMA_CH_MAIN_MCSPI3_CH2_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET + 14U)
#define CSL_PDMA_CH_MAIN_MCSPI3_CH3_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILD_THREAD_OFFSET + 15U)
#define CSL_PDMA_CH_MAIN_MCSPI4_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MAIN_MCSPI4_CH1_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MAIN_MCSPI4_CH2_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET + 2U)
#define CSL_PDMA_CH_MAIN_MCSPI4_CH3_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET + 3U)
#define CSL_PDMA_CH_MAIN_MCSPI5_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET + 4U)
#define CSL_PDMA_CH_MAIN_MCSPI5_CH1_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET + 5U)
#define CSL_PDMA_CH_MAIN_MCSPI5_CH2_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET + 6U)
#define CSL_PDMA_CH_MAIN_MCSPI5_CH3_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET + 7U)
#define CSL_PDMA_CH_MAIN_MCSPI6_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET + 8U)
#define CSL_PDMA_CH_MAIN_MCSPI6_CH1_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET + 9U)
#define CSL_PDMA_CH_MAIN_MCSPI6_CH2_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET + 10U)
#define CSL_PDMA_CH_MAIN_MCSPI6_CH3_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET + 11U)
#define CSL_PDMA_CH_MAIN_MCSPI7_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET + 12U)
#define CSL_PDMA_CH_MAIN_MCSPI7_CH1_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET + 13U)
#define CSL_PDMA_CH_MAIN_MCSPI7_CH2_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET + 14U)
#define CSL_PDMA_CH_MAIN_MCSPI7_CH3_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILD_THREAD_OFFSET + 15U)

/*
 * PDMA MAIN MCAN TX Channels
 */
#define CSL_PDMA_CH_MAIN_MCAN0_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MAIN_MCAN0_CH1_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MAIN_MCAN0_CH2_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 2U)
#define CSL_PDMA_CH_MAIN_MCAN1_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 3U)
#define CSL_PDMA_CH_MAIN_MCAN1_CH1_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 4U)
#define CSL_PDMA_CH_MAIN_MCAN1_CH2_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 5U)
#define CSL_PDMA_CH_MAIN_MCAN2_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 6U)
#define CSL_PDMA_CH_MAIN_MCAN2_CH1_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 7U)
#define CSL_PDMA_CH_MAIN_MCAN2_CH2_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 8U)
#define CSL_PDMA_CH_MAIN_MCAN3_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 9U)
#define CSL_PDMA_CH_MAIN_MCAN3_CH1_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 10U)
#define CSL_PDMA_CH_MAIN_MCAN3_CH2_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 11U)
#define CSL_PDMA_CH_MAIN_MCAN4_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 12U)
#define CSL_PDMA_CH_MAIN_MCAN4_CH1_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 13U)
#define CSL_PDMA_CH_MAIN_MCAN4_CH2_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 14U)
#define CSL_PDMA_CH_MAIN_MCAN5_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 15U)
#define CSL_PDMA_CH_MAIN_MCAN5_CH1_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 16U)
#define CSL_PDMA_CH_MAIN_MCAN5_CH2_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 17U)
#define CSL_PDMA_CH_MAIN_MCAN6_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 18U)
#define CSL_PDMA_CH_MAIN_MCAN6_CH1_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 19U)
#define CSL_PDMA_CH_MAIN_MCAN6_CH2_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 20U)
#define CSL_PDMA_CH_MAIN_MCAN7_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 21U)
#define CSL_PDMA_CH_MAIN_MCAN7_CH1_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 22U)
#define CSL_PDMA_CH_MAIN_MCAN7_CH2_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 23U)
#define CSL_PDMA_CH_MAIN_MCAN8_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 24U)
#define CSL_PDMA_CH_MAIN_MCAN8_CH1_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 25U)
#define CSL_PDMA_CH_MAIN_MCAN8_CH2_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 26U)
#define CSL_PDMA_CH_MAIN_MCAN9_CH0_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 27U)
#define CSL_PDMA_CH_MAIN_MCAN9_CH1_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 28U)
#define CSL_PDMA_CH_MAIN_MCAN9_CH2_TX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 29U)
#define CSL_PDMA_CH_MAIN_MCAN10_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 30U)
#define CSL_PDMA_CH_MAIN_MCAN10_CH1_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 31U)
#define CSL_PDMA_CH_MAIN_MCAN10_CH2_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 32U)
#define CSL_PDMA_CH_MAIN_MCAN11_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 33U)
#define CSL_PDMA_CH_MAIN_MCAN11_CH1_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 34U)
#define CSL_PDMA_CH_MAIN_MCAN11_CH2_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 35U)
#define CSL_PDMA_CH_MAIN_MCAN12_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 36U)
#define CSL_PDMA_CH_MAIN_MCAN12_CH1_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 37U)
#define CSL_PDMA_CH_MAIN_MCAN12_CH2_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 38U)
#define CSL_PDMA_CH_MAIN_MCAN13_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 39U)
#define CSL_PDMA_CH_MAIN_MCAN13_CH1_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 40U)
#define CSL_PDMA_CH_MAIN_MCAN13_CH2_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 41U)
#define CSL_PDMA_CH_MAIN_MCAN14_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 42U)
#define CSL_PDMA_CH_MAIN_MCAN14_CH1_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 43U)
#define CSL_PDMA_CH_MAIN_MCAN14_CH2_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 44U)
#define CSL_PDMA_CH_MAIN_MCAN15_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 45U)
#define CSL_PDMA_CH_MAIN_MCAN15_CH1_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 46U)
#define CSL_PDMA_CH_MAIN_MCAN15_CH2_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 47U)
#define CSL_PDMA_CH_MAIN_MCAN16_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 48U)
#define CSL_PDMA_CH_MAIN_MCAN16_CH1_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 49U)
#define CSL_PDMA_CH_MAIN_MCAN16_CH2_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 50U)
#define CSL_PDMA_CH_MAIN_MCAN17_CH0_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 51U)
#define CSL_PDMA_CH_MAIN_MCAN17_CH1_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 52U)
#define CSL_PDMA_CH_MAIN_MCAN17_CH2_TX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILD_THREAD_OFFSET + 53U)

/*
 * PDMA MAIN DEBUG TX Channels
 */
/* None */

/* @} */

/**
 *  \anchor CSL_PdmaChMcuTx
 *  \name MCU TX PDMA Channels
 *
 *  List of all MCU PDMA TX channels
 *
 *  @{
 */

/*
 * PDMA MCU ADC TX Channels
 */
/* None */
/*
 * PDMA MCU MCSPI TX Channels
 */
#define CSL_PDMA_CH_MCU_MCSPI0_CH0_TX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILD_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MCU_MCSPI0_CH1_TX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILD_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MCU_MCSPI0_CH2_TX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILD_THREAD_OFFSET + 2U)
#define CSL_PDMA_CH_MCU_MCSPI0_CH3_TX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILD_THREAD_OFFSET + 3U)
#define CSL_PDMA_CH_MCU_MCSPI1_CH0_TX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILD_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MCU_MCSPI1_CH1_TX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILD_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MCU_MCSPI1_CH2_TX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILD_THREAD_OFFSET + 2U)
#define CSL_PDMA_CH_MCU_MCSPI1_CH3_TX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILD_THREAD_OFFSET + 3U)
#define CSL_PDMA_CH_MCU_MCSPI2_CH0_TX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILD_THREAD_OFFSET + 4U)
#define CSL_PDMA_CH_MCU_MCSPI2_CH1_TX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILD_THREAD_OFFSET + 5U)
#define CSL_PDMA_CH_MCU_MCSPI2_CH2_TX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILD_THREAD_OFFSET + 6U)
#define CSL_PDMA_CH_MCU_MCSPI2_CH3_TX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILD_THREAD_OFFSET + 7U)
/*
 * PDMA MCU MCAN TX Channels
 */
#define CSL_PDMA_CH_MCU_MCAN0_CH0_TX        (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILD_THREAD_OFFSET + 4U)
#define CSL_PDMA_CH_MCU_MCAN0_CH1_TX        (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILD_THREAD_OFFSET + 5U)
#define CSL_PDMA_CH_MCU_MCAN0_CH2_TX        (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILD_THREAD_OFFSET + 6U)
#define CSL_PDMA_CH_MCU_MCAN1_CH0_TX        (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU2_PSILD_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MCU_MCAN1_CH1_TX        (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU2_PSILD_THREAD_OFFSET + 2U)
#define CSL_PDMA_CH_MCU_MCAN1_CH2_TX        (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU2_PSILD_THREAD_OFFSET + 3U)
/*
 * PDMA MCU UART TX Channels
 */
#define CSL_PDMA_CH_MCU_UART0_CH0_TX        (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU2_PSILD_THREAD_OFFSET + 0U)

/* @} */

/**
 *  \anchor CSL_PdmaChMainRx
 *  \name Main RX PDMA Channels
 *
 *  List of all Main PDMA RX channels
 *
 *  @{
 */

/*
 * PDMA MAIN MCASP RX Channels
 */
#define CSL_PDMA_CH_MAIN_MCASP0_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCASP_G0_PSILS_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MAIN_MCASP1_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCASP_G0_PSILS_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MAIN_MCASP2_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCASP_G0_PSILS_THREAD_OFFSET + 2U)
/*
 * PDMA MAIN UART RX Channels
 */
#define CSL_PDMA_CH_MAIN_UART0_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G0_PSILS_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MAIN_UART1_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G0_PSILS_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MAIN_UART2_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G1_PSILS_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MAIN_UART3_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G1_PSILS_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MAIN_UART4_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILS_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MAIN_UART5_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILS_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MAIN_UART6_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILS_THREAD_OFFSET + 2U)
#define CSL_PDMA_CH_MAIN_UART7_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILS_THREAD_OFFSET + 3U)
#define CSL_PDMA_CH_MAIN_UART8_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILS_THREAD_OFFSET + 4U)
#define CSL_PDMA_CH_MAIN_UART9_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_USART_G2_PSILS_THREAD_OFFSET + 5U)
/*
 * PDMA MAIN MCSPI RX Channels
 */
#define CSL_PDMA_CH_MAIN_MCSPI0_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MAIN_MCSPI0_CH1_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MAIN_MCSPI0_CH2_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET + 2U)
#define CSL_PDMA_CH_MAIN_MCSPI0_CH3_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET + 3U)
#define CSL_PDMA_CH_MAIN_MCSPI1_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET + 4U)
#define CSL_PDMA_CH_MAIN_MCSPI1_CH1_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET + 5U)
#define CSL_PDMA_CH_MAIN_MCSPI1_CH2_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET + 6U)
#define CSL_PDMA_CH_MAIN_MCSPI1_CH3_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET + 7U)
#define CSL_PDMA_CH_MAIN_MCSPI2_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET + 8U)
#define CSL_PDMA_CH_MAIN_MCSPI2_CH1_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET + 9U)
#define CSL_PDMA_CH_MAIN_MCSPI2_CH2_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET + 10U)
#define CSL_PDMA_CH_MAIN_MCSPI2_CH3_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET + 11U)
#define CSL_PDMA_CH_MAIN_MCSPI3_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET + 12U)
#define CSL_PDMA_CH_MAIN_MCSPI3_CH1_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET + 13U)
#define CSL_PDMA_CH_MAIN_MCSPI3_CH2_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET + 14U)
#define CSL_PDMA_CH_MAIN_MCSPI3_CH3_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G0_PSILS_THREAD_OFFSET + 15U)
#define CSL_PDMA_CH_MAIN_MCSPI4_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MAIN_MCSPI4_CH1_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MAIN_MCSPI4_CH2_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET + 2U)
#define CSL_PDMA_CH_MAIN_MCSPI4_CH3_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET + 3U)
#define CSL_PDMA_CH_MAIN_MCSPI5_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET + 4U)
#define CSL_PDMA_CH_MAIN_MCSPI5_CH1_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET + 5U)
#define CSL_PDMA_CH_MAIN_MCSPI5_CH2_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET + 6U)
#define CSL_PDMA_CH_MAIN_MCSPI5_CH3_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET + 7U)
#define CSL_PDMA_CH_MAIN_MCSPI6_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET + 8U)
#define CSL_PDMA_CH_MAIN_MCSPI6_CH1_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET + 9U)
#define CSL_PDMA_CH_MAIN_MCSPI6_CH2_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET + 10U)
#define CSL_PDMA_CH_MAIN_MCSPI6_CH3_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET + 11U)
#define CSL_PDMA_CH_MAIN_MCSPI7_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET + 12U)
#define CSL_PDMA_CH_MAIN_MCSPI7_CH1_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET + 13U)
#define CSL_PDMA_CH_MAIN_MCSPI7_CH2_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET + 14U)
#define CSL_PDMA_CH_MAIN_MCSPI7_CH3_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_SPI_G1_PSILS_THREAD_OFFSET + 15U)
/*
 * PDMA MAIN MCAN RX Channels
 */
#define CSL_PDMA_CH_MAIN_MCAN0_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MAIN_MCAN0_CH1_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MAIN_MCAN0_CH2_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 2U)
#define CSL_PDMA_CH_MAIN_MCAN1_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 3U)
#define CSL_PDMA_CH_MAIN_MCAN1_CH1_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 4U)
#define CSL_PDMA_CH_MAIN_MCAN1_CH2_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 5U)
#define CSL_PDMA_CH_MAIN_MCAN2_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 6U)
#define CSL_PDMA_CH_MAIN_MCAN2_CH1_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 7U)
#define CSL_PDMA_CH_MAIN_MCAN2_CH2_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 8U)
#define CSL_PDMA_CH_MAIN_MCAN3_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 9U)
#define CSL_PDMA_CH_MAIN_MCAN3_CH1_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 10U)
#define CSL_PDMA_CH_MAIN_MCAN3_CH2_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 11U)
#define CSL_PDMA_CH_MAIN_MCAN4_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 12U)
#define CSL_PDMA_CH_MAIN_MCAN4_CH1_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 13U)
#define CSL_PDMA_CH_MAIN_MCAN4_CH2_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 14U)
#define CSL_PDMA_CH_MAIN_MCAN5_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 15U)
#define CSL_PDMA_CH_MAIN_MCAN5_CH1_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 16U)
#define CSL_PDMA_CH_MAIN_MCAN5_CH2_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 17U)
#define CSL_PDMA_CH_MAIN_MCAN6_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 18U)
#define CSL_PDMA_CH_MAIN_MCAN6_CH1_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 19U)
#define CSL_PDMA_CH_MAIN_MCAN6_CH2_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 20U)
#define CSL_PDMA_CH_MAIN_MCAN7_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 21U)
#define CSL_PDMA_CH_MAIN_MCAN7_CH1_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 22U)
#define CSL_PDMA_CH_MAIN_MCAN7_CH2_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 23U)
#define CSL_PDMA_CH_MAIN_MCAN8_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 24U)
#define CSL_PDMA_CH_MAIN_MCAN8_CH1_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 25U)
#define CSL_PDMA_CH_MAIN_MCAN8_CH2_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 26U)
#define CSL_PDMA_CH_MAIN_MCAN9_CH0_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 27U)
#define CSL_PDMA_CH_MAIN_MCAN9_CH1_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 28U)
#define CSL_PDMA_CH_MAIN_MCAN9_CH2_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 29U)
#define CSL_PDMA_CH_MAIN_MCAN10_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 30U)
#define CSL_PDMA_CH_MAIN_MCAN10_CH1_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 31U)
#define CSL_PDMA_CH_MAIN_MCAN10_CH2_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 32U)
#define CSL_PDMA_CH_MAIN_MCAN11_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 33U)
#define CSL_PDMA_CH_MAIN_MCAN11_CH1_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 34U)
#define CSL_PDMA_CH_MAIN_MCAN11_CH2_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 35U)
#define CSL_PDMA_CH_MAIN_MCAN12_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 36U)
#define CSL_PDMA_CH_MAIN_MCAN12_CH1_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 37U)
#define CSL_PDMA_CH_MAIN_MCAN12_CH2_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 38U)
#define CSL_PDMA_CH_MAIN_MCAN13_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 39U)
#define CSL_PDMA_CH_MAIN_MCAN13_CH1_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 40U)
#define CSL_PDMA_CH_MAIN_MCAN13_CH2_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 41U)
#define CSL_PDMA_CH_MAIN_MCAN14_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 42U)
#define CSL_PDMA_CH_MAIN_MCAN14_CH1_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 43U)
#define CSL_PDMA_CH_MAIN_MCAN14_CH2_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 44U)
#define CSL_PDMA_CH_MAIN_MCAN15_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 45U)
#define CSL_PDMA_CH_MAIN_MCAN15_CH1_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 46U)
#define CSL_PDMA_CH_MAIN_MCAN15_CH2_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 47U)
#define CSL_PDMA_CH_MAIN_MCAN16_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 48U)
#define CSL_PDMA_CH_MAIN_MCAN16_CH1_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 49U)
#define CSL_PDMA_CH_MAIN_MCAN16_CH2_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 50U)
#define CSL_PDMA_CH_MAIN_MCAN17_CH0_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 51U)
#define CSL_PDMA_CH_MAIN_MCAN17_CH1_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 52U)
#define CSL_PDMA_CH_MAIN_MCAN17_CH2_RX      (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_MCAN_PSILS_THREAD_OFFSET + 53U)

/*
 * PDMA MAIN DEBUG RX Channels
 */
#define CSL_PDMA_CH_MAIN_DEBUG_MCU_RX       (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_DEBUG_PSILS_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MAIN_DEBUG_CC_RX        (CSL_PSILCFG_NAVSS_MAIN_PDMA_MAIN_DEBUG_PSILS_THREAD_OFFSET + 1U)

/* @} */

/**
 *  \anchor CSL_PdmaChMcuRx
 *  \name MCU RX PDMA Channels
 *
 *  List of all MCU PDMA RX channels
 *
 *  @{
 */
/*
 * PDMA MCU ADC RX Channels
 */
#define CSL_PDMA_CH_MCU_ADC0_CH0_RX         (CSL_PSILCFG_NAVSS_MCU_PDMA_ADC_PSILS_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MCU_ADC0_CH1_RX         (CSL_PSILCFG_NAVSS_MCU_PDMA_ADC_PSILS_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MCU_ADC1_CH0_RX         (CSL_PSILCFG_NAVSS_MCU_PDMA_ADC_PSILS_THREAD_OFFSET + 2U)
#define CSL_PDMA_CH_MCU_ADC1_CH1_RX         (CSL_PSILCFG_NAVSS_MCU_PDMA_ADC_PSILS_THREAD_OFFSET + 3U)
/*
 * PDMA MCU MCSPI RX Channels
 */
#define CSL_PDMA_CH_MCU_MCSPI0_CH0_RX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILS_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MCU_MCSPI0_CH1_RX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILS_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MCU_MCSPI0_CH2_RX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILS_THREAD_OFFSET + 2U)
#define CSL_PDMA_CH_MCU_MCSPI0_CH3_RX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILS_THREAD_OFFSET + 3U)
#define CSL_PDMA_CH_MCU_MCSPI1_CH0_RX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILS_THREAD_OFFSET + 0U)
#define CSL_PDMA_CH_MCU_MCSPI1_CH1_RX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILS_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MCU_MCSPI1_CH2_RX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILS_THREAD_OFFSET + 2U)
#define CSL_PDMA_CH_MCU_MCSPI1_CH3_RX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILS_THREAD_OFFSET + 3U)
#define CSL_PDMA_CH_MCU_MCSPI2_CH0_RX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILS_THREAD_OFFSET + 4U)
#define CSL_PDMA_CH_MCU_MCSPI2_CH1_RX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILS_THREAD_OFFSET + 5U)
#define CSL_PDMA_CH_MCU_MCSPI2_CH2_RX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILS_THREAD_OFFSET + 6U)
#define CSL_PDMA_CH_MCU_MCSPI2_CH3_RX       (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU1_PSILS_THREAD_OFFSET + 7U)
/*
 * PDMA MCU MCAN RX Channels
 */
#define CSL_PDMA_CH_MCU_MCAN0_CH0_RX        (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILS_THREAD_OFFSET + 4U)
#define CSL_PDMA_CH_MCU_MCAN0_CH1_RX        (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILS_THREAD_OFFSET + 5U)
#define CSL_PDMA_CH_MCU_MCAN0_CH2_RX        (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU0_PSILS_THREAD_OFFSET + 6U)
#define CSL_PDMA_CH_MCU_MCAN1_CH0_RX        (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU2_PSILS_THREAD_OFFSET + 1U)
#define CSL_PDMA_CH_MCU_MCAN1_CH1_RX        (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU2_PSILS_THREAD_OFFSET + 2U)
#define CSL_PDMA_CH_MCU_MCAN1_CH2_RX        (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU2_PSILS_THREAD_OFFSET + 3U)
/*
 * PDMA MCU UART RX Channels
 */
#define CSL_PDMA_CH_MCU_UART0_CH0_RX        (CSL_PSILCFG_NAVSS_MCU_PDMA_MCU2_PSILS_THREAD_OFFSET + 0U)

/* @} */

/* @} */

#endif
