--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf ucf.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y75.F3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.926ns (data path - clock path skew + uncertainty)
  Source:               ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.926ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<13> falling
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y77.YQ      Tcklo                 0.580   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y76.F4      net (fanout=1)        0.331   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y76.X       Tilo                  0.660   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X36Y76.G4      net (fanout=2)        1.168   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X36Y76.X       Tif5x                 1.000   ila_in/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X38Y74.F3      net (fanout=1)        0.304   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X38Y74.X       Tilo                  0.660   vio_in/U0/I_VIO/GEN_SYNC_IN[158].SYNC_IN_CELL/sync_r_out
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y75.G4      net (fanout=1)        0.578   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y75.Y       Tilo                  0.612   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O162
    SLICE_X51Y75.F3      net (fanout=1)        0.305   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O162/O
    SLICE_X51Y75.CLK     Tfck                  0.728   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O165
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.926ns (4.240ns logic, 2.686ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X18Y74.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.258ns (data path - clock path skew + uncertainty)
  Source:               ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.258ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<13> falling
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y77.YQ      Tcklo                 0.580   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y76.F4      net (fanout=1)        0.331   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y76.X       Tilo                  0.660   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X18Y74.BY      net (fanout=2)        0.354   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X18Y74.CLK     Tdick                 0.333   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (1.573ns logic, 0.685ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X18Y76.F4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.687ns (data path - clock path skew + uncertainty)
  Source:               ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<13> falling
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y77.YQ      Tcklo                 0.580   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y76.F4      net (fanout=1)        0.331   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y76.CLK     Tfck                  0.776   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (1.356ns logic, 0.331ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X18Y76.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.216ns (datapath - clock path skew - uncertainty)
  Source:               ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.216ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<13> falling
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y77.YQ      Tcklo                 0.464   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y76.F4      net (fanout=1)        0.265   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y76.CLK     Tckf        (-Th)    -0.487   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (0.951ns logic, 0.265ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X18Y74.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.672ns (datapath - clock path skew - uncertainty)
  Source:               ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.672ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<13> falling
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y77.YQ      Tcklo                 0.464   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y76.F4      net (fanout=1)        0.265   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y76.X       Tilo                  0.528   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X18Y74.BY      net (fanout=2)        0.283   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X18Y74.CLK     Tckdi       (-Th)    -0.132   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (1.124ns logic, 0.548ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y75.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      5.406ns (datapath - clock path skew - uncertainty)
  Source:               ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.406ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<13> falling
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y77.YQ      Tcklo                 0.464   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y76.F4      net (fanout=1)        0.265   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y76.X       Tilo                  0.528   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X36Y76.G4      net (fanout=2)        0.934   ila_in/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X36Y76.X       Tif5x                 0.800   ila_in/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X38Y74.F3      net (fanout=1)        0.243   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X38Y74.X       Tilo                  0.528   vio_in/U0/I_VIO/GEN_SYNC_IN[158].SYNC_IN_CELL/sync_r_out
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y75.G4      net (fanout=1)        0.462   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y75.Y       Tilo                  0.490   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O162
    SLICE_X51Y75.F3      net (fanout=1)        0.244   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O162/O
    SLICE_X51Y75.CLK     Tckf        (-Th)    -0.448   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O165
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.406ns (3.258ns logic, 2.148ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X21Y77.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.722ns (data path)
  Source:               icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.722ns (Levels of Logic = 2)
  Source Clock:         ila_ctrl<0> rising at 0.000ns

  Maximum Data Path: icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.XQ      Tcko                  0.514   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X49Y63.F4      net (fanout=17)       1.707   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X49Y63.X       Tilo                  0.612   vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/falling
                                                       icon_in/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X34Y72.G3      net (fanout=1)        1.132   icon_in/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X34Y72.Y       Tilo                  0.660   ila_in/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_in/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X21Y77.CLK     net (fanout=5)        1.097   ila_ctrl<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.722ns (1.786ns logic, 3.936ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.435ns (data path)
  Source:               icon_in/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.435ns (Levels of Logic = 2)
  Source Clock:         ila_ctrl<0> rising at 0.000ns

  Maximum Data Path: icon_in/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.YQ      Tcko                  0.511   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_in/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X49Y63.F2      net (fanout=17)       1.423   icon_in/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X49Y63.X       Tilo                  0.612   vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/falling
                                                       icon_in/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X34Y72.G3      net (fanout=1)        1.132   icon_in/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X34Y72.Y       Tilo                  0.660   ila_in/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_in/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X21Y77.CLK     net (fanout=5)        1.097   ila_ctrl<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.435ns (1.783ns logic, 3.652ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.227ns (data path)
  Source:               icon_in/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.227ns (Levels of Logic = 2)
  Source Clock:         ila_ctrl<0> rising at 0.000ns

  Maximum Data Path: icon_in/U0/U_ICON/U_SYNC/U_SYNC to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y81.YQ      Tcko                  0.511   icon_in/U0/U_ICON/iSYNC
                                                       icon_in/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X53Y81.F4      net (fanout=2)        0.370   icon_in/U0/U_ICON/iSYNC
    SLICE_X53Y81.X       Tilo                  0.612   icon_in/U0/U_ICON/iSYNC
                                                       icon_in/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X34Y72.G1      net (fanout=33)       1.977   icon_in/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X34Y72.Y       Tilo                  0.660   ila_in/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_in/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X21Y77.CLK     net (fanout=5)        1.097   ila_ctrl<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.227ns (1.783ns logic, 3.444ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.561ns.
--------------------------------------------------------------------------------

Paths for end point icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X32Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_in/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.561ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_in/U0/iUPDATE_OUT rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_in/U0/U_ICON/U_iDATA_CMD to icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.YQ      Tcko                  0.511   icon_in/U0/U_ICON/iDATA_CMD
                                                       icon_in/U0/U_ICON/U_iDATA_CMD
    SLICE_X32Y56.SR      net (fanout=7)        2.256   icon_in/U0/U_ICON/iDATA_CMD
    SLICE_X32Y56.CLK     Tsrck                 0.794   icon_in/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
                                                       icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.305ns logic, 2.256ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X32Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_in/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.561ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_in/U0/iUPDATE_OUT rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_in/U0/U_ICON/U_iDATA_CMD to icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.YQ      Tcko                  0.511   icon_in/U0/U_ICON/iDATA_CMD
                                                       icon_in/U0/U_ICON/U_iDATA_CMD
    SLICE_X32Y56.SR      net (fanout=7)        2.256   icon_in/U0/U_ICON/iDATA_CMD
    SLICE_X32Y56.CLK     Tsrck                 0.794   icon_in/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
                                                       icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.305ns logic, 2.256ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X47Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_in/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.313ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_in/U0/iUPDATE_OUT rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_in/U0/U_ICON/U_iDATA_CMD to icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.YQ      Tcko                  0.511   icon_in/U0/U_ICON/iDATA_CMD
                                                       icon_in/U0/U_ICON/U_iDATA_CMD
    SLICE_X47Y56.SR      net (fanout=7)        2.008   icon_in/U0/U_ICON/iDATA_CMD
    SLICE_X47Y56.CLK     Tsrck                 0.794   icon_in/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (1.305ns logic, 2.008ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X49Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_in/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.635ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_in/U0/iUPDATE_OUT rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_in/U0/U_ICON/U_iDATA_CMD to icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.YQ      Tcko                  0.409   icon_in/U0/U_ICON/iDATA_CMD
                                                       icon_in/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y85.SR      net (fanout=7)        0.735   icon_in/U0/U_ICON/iDATA_CMD
    SLICE_X49Y85.CLK     Tcksr       (-Th)    -0.491   icon_in/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.635ns (0.900ns logic, 0.735ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point icon_in/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X53Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_in/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_in/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.818ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_in/U0/iUPDATE_OUT rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_in/U0/U_ICON/U_iDATA_CMD to icon_in/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.YQ      Tcko                  0.409   icon_in/U0/U_ICON/iDATA_CMD
                                                       icon_in/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y81.SR      net (fanout=7)        0.918   icon_in/U0/U_ICON/iDATA_CMD
    SLICE_X53Y81.CLK     Tcksr       (-Th)    -0.491   icon_in/U0/U_ICON/iSYNC
                                                       icon_in/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.818ns (0.900ns logic, 0.918ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X50Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_in/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_in/U0/iUPDATE_OUT rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_in/U0/U_ICON/U_iDATA_CMD to icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.YQ      Tcko                  0.409   icon_in/U0/U_ICON/iDATA_CMD
                                                       icon_in/U0/U_ICON/U_iDATA_CMD
    SLICE_X50Y81.SR      net (fanout=7)        1.118   icon_in/U0/U_ICON/iDATA_CMD
    SLICE_X50Y81.CLK     Tcksr       (-Th)    -0.491   icon_in/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       icon_in/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (0.900ns logic, 1.118ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.384ns.
--------------------------------------------------------------------------------

Paths for end point icon_in/U0/U_ICON/U_iDATA_CMD (SLICE_X53Y80.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_in/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_in/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_in/U0/iUPDATE_OUT rising
  Destination Clock:    icon_in/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_in/U0/U_ICON/U_iDATA_CMD to icon_in/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.YQ      Tcko                  0.511   icon_in/U0/U_ICON/iDATA_CMD
                                                       icon_in/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y80.BY      net (fanout=7)        0.559   icon_in/U0/U_ICON/iDATA_CMD
    SLICE_X53Y80.CLK     Tdick                 0.314   icon_in/U0/U_ICON/iDATA_CMD
                                                       icon_in/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.825ns logic, 0.559ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_in/U0/U_ICON/U_iDATA_CMD (SLICE_X53Y80.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.973ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_in/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_in/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_in/U0/iUPDATE_OUT rising
  Destination Clock:    icon_in/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_in/U0/U_ICON/U_iDATA_CMD to icon_in/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.YQ      Tcko                  0.409   icon_in/U0/U_ICON/iDATA_CMD
                                                       icon_in/U0/U_ICON/U_iDATA_CMD
    SLICE_X53Y80.BY      net (fanout=7)        0.447   icon_in/U0/U_ICON/iDATA_CMD
    SLICE_X53Y80.CLK     Tckdi       (-Th)    -0.117   icon_in/U0/U_ICON/iDATA_CMD
                                                       icon_in/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.526ns logic, 0.447ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 2945 paths analyzed, 2810 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point CPU_main/EX_STAGE/rf_module/register_field_8_31 (SLICE_X62Y90.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     12.135ns (data path - clock path skew + uncertainty)
  Source:               vio_in/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          CPU_main/EX_STAGE/rf_module/register_field_8_31 (FF)
  Data Path Delay:      12.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_in/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG to CPU_main/EX_STAGE/rf_module/register_field_8_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y81.YQ      Tcko                  0.511   reset
                                                       vio_in/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG
    SLICE_X0Y1.F2        net (fanout=273)      3.577   reset
    SLICE_X0Y1.X         Tilo                  0.660   vio_in_ASYNC_OUT<0>_3
                                                       vio_in_ASYNC_OUT<0>_3
    SLICE_X62Y90.SR      net (fanout=287)      6.593   vio_in_ASYNC_OUT<0>_3
    SLICE_X62Y90.CLK     Tsrck                 0.794   CPU_main/EX_STAGE/rf_module/register_field_8_31
                                                       CPU_main/EX_STAGE/rf_module/register_field_8_31
    -------------------------------------------------  ---------------------------
    Total                                     12.135ns (1.965ns logic, 10.170ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point CPU_main/EX_STAGE/rf_module/register_field_8_30 (SLICE_X62Y90.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     12.135ns (data path - clock path skew + uncertainty)
  Source:               vio_in/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          CPU_main/EX_STAGE/rf_module/register_field_8_30 (FF)
  Data Path Delay:      12.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_in/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG to CPU_main/EX_STAGE/rf_module/register_field_8_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y81.YQ      Tcko                  0.511   reset
                                                       vio_in/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG
    SLICE_X0Y1.F2        net (fanout=273)      3.577   reset
    SLICE_X0Y1.X         Tilo                  0.660   vio_in_ASYNC_OUT<0>_3
                                                       vio_in_ASYNC_OUT<0>_3
    SLICE_X62Y90.SR      net (fanout=287)      6.593   vio_in_ASYNC_OUT<0>_3
    SLICE_X62Y90.CLK     Tsrck                 0.794   CPU_main/EX_STAGE/rf_module/register_field_8_31
                                                       CPU_main/EX_STAGE/rf_module/register_field_8_30
    -------------------------------------------------  ---------------------------
    Total                                     12.135ns (1.965ns logic, 10.170ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point CPU_main/MEM_STAGE/dmem_instance/m_r_107_5 (SLICE_X8Y89.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     10.447ns (data path - clock path skew + uncertainty)
  Source:               vio_in/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          CPU_main/MEM_STAGE/dmem_instance/m_r_107_5 (FF)
  Data Path Delay:      10.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_in/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG to CPU_main/MEM_STAGE/dmem_instance/m_r_107_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y81.YQ      Tcko                  0.511   reset
                                                       vio_in/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG
    SLICE_X0Y1.F2        net (fanout=273)      3.577   reset
    SLICE_X0Y1.X         Tilo                  0.660   vio_in_ASYNC_OUT<0>_3
                                                       vio_in_ASYNC_OUT<0>_3
    SLICE_X8Y89.SR       net (fanout=287)      4.905   vio_in_ASYNC_OUT<0>_3
    SLICE_X8Y89.CLK      Tsrck                 0.794   CPU_main/MEM_STAGE/dmem_instance/m_r_107_5
                                                       CPU_main/MEM_STAGE/dmem_instance/m_r_107_5
    -------------------------------------------------  ---------------------------
    Total                                     10.447ns (1.965ns logic, 8.482ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X67Y70.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.156ns (datapath - clock path skew - uncertainty)
  Source:               ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      1.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y71.XQ      Tcko                  0.412   ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
                                                       ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X67Y70.F4      net (fanout=2)        0.296   ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X67Y70.CLK     Tckf        (-Th)    -0.448   ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<5>
                                                       ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (0.860ns logic, 0.296ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X66Y80.F2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.202ns (datapath - clock path skew - uncertainty)
  Source:               ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      1.202ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y81.XQ      Tcko                  0.412   ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
                                                       ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X66Y80.F2      net (fanout=2)        0.303   ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X66Y80.CLK     Tckf        (-Th)    -0.487   ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<1>
                                                       ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.202ns (0.899ns logic, 0.303ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X67Y73.G4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.172ns (datapath - clock path skew - uncertainty)
  Source:               ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (FF)
  Data Path Delay:      1.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y70.YQ      Tcko                  0.454   ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X67Y73.G4      net (fanout=2)        0.270   ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X67Y73.CLK     Tckg        (-Th)    -0.448   ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX
                                                       ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (0.902ns logic, 0.270ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 1005 paths analyzed, 990 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y75.F3), 16 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.196ns (data path - clock path skew + uncertainty)
  Source:               ila_in/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      7.196ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_in/U0/I_NO_D.U_ILA/U_STAT/U_ARM to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y58.XQ      Tcko                  0.515   ila_in/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X47Y70.G2      net (fanout=2)        1.594   ila_in/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X47Y70.Y       Tilo                  0.612   ila_in/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<1>1
    SLICE_X38Y74.G2      net (fanout=1)        0.912   ila_in/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<1>1
    SLICE_X38Y74.Y       Tilo                  0.660   vio_in/U0/I_VIO/GEN_SYNC_IN[158].SYNC_IN_CELL/sync_r_out
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X38Y74.F4      net (fanout=1)        0.020   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8/O
    SLICE_X38Y74.X       Tilo                  0.660   vio_in/U0/I_VIO/GEN_SYNC_IN[158].SYNC_IN_CELL/sync_r_out
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y75.G4      net (fanout=1)        0.578   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y75.Y       Tilo                  0.612   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O162
    SLICE_X51Y75.F3      net (fanout=1)        0.305   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O162/O
    SLICE_X51Y75.CLK     Tfck                  0.728   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O165
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      7.196ns (3.787ns logic, 3.409ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.471ns (data path - clock path skew + uncertainty)
  Source:               ila_in/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.471ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_in/U0/I_NO_D.U_ILA/U_STAT/U_FULL to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y66.XQ      Tcko                  0.515   ila_in/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X25Y74.G3      net (fanout=2)        0.913   ila_in/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X25Y74.X       Tif5x                 0.890   vio_in/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_out
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_14
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X38Y74.G3      net (fanout=1)        0.590   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X38Y74.Y       Tilo                  0.660   vio_in/U0/I_VIO/GEN_SYNC_IN[158].SYNC_IN_CELL/sync_r_out
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X38Y74.F4      net (fanout=1)        0.020   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8/O
    SLICE_X38Y74.X       Tilo                  0.660   vio_in/U0/I_VIO/GEN_SYNC_IN[158].SYNC_IN_CELL/sync_r_out
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y75.G4      net (fanout=1)        0.578   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y75.Y       Tilo                  0.612   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O162
    SLICE_X51Y75.F3      net (fanout=1)        0.305   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O162/O
    SLICE_X51Y75.CLK     Tfck                  0.728   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O165
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.471ns (4.065ns logic, 2.406ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.335ns (data path - clock path skew + uncertainty)
  Source:               ila_in/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.335ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_in/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y73.YQ      Tcko                  0.567   ila_in/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X53Y72.F2      net (fanout=1)        1.102   ila_in/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<6>
    SLICE_X53Y72.F5      Tif5                  0.759   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f5
    SLICE_X53Y72.FXINA   net (fanout=1)        0.000   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f5
    SLICE_X53Y72.Y       Tif6y                 0.451   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X47Y72.F4      net (fanout=1)        0.515   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X47Y72.X       Tilo                  0.612   vio_in/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/falling
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X51Y75.G1      net (fanout=1)        0.684   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X51Y75.Y       Tilo                  0.612   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O162
    SLICE_X51Y75.F3      net (fanout=1)        0.305   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O162/O
    SLICE_X51Y75.CLK     Tfck                  0.728   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O165
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.335ns (3.729ns logic, 2.606ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_NOLUT6.I_SRL_T2.U_SRLC16E (SLICE_X50Y65.G3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.734ns (data path)
  Source:               ila_in/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_NOLUT6.I_SRL_T2.U_SRLC16E (FF)
  Data Path Delay:      3.734ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path: ila_in/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_NOLUT6.I_SRL_T2.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y38.YQ      Tcko                  0.567   ila_in/U0/I_NO_D.U_ILA/iTRIGGER
                                                       ila_in/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X50Y65.G3      net (fanout=37)       3.167   ila_in/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (0.567ns logic, 3.167ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point vio_in/U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/USER_REG (SLICE_X50Y52.G4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.536ns (data path - clock path skew + uncertainty)
  Source:               vio_in/U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/USER_CLK_REG (FF)
  Destination:          vio_in/U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/USER_REG (FF)
  Data Path Delay:      3.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_in/U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/USER_CLK_REG to vio_in/U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y61.YQ      Tcko                  0.511   vio_in/U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/clocked
                                                       vio_in/U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/USER_CLK_REG
    SLICE_X50Y52.G4      net (fanout=1)        2.249   vio_in/U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/clocked
    SLICE_X50Y52.CLK     Tgck                  0.776   vio_in/U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/fd2_out
                                                       vio_in/U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/USER_MUX
                                                       vio_in/U0/I_VIO/GEN_SYNC_IN[93].SYNC_IN_CELL/USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.287ns logic, 2.249ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D_TO_J_path" TIG;
--------------------------------------------------------------------------------

Paths for end point vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/S_SYNC_F_REG (SLICE_X55Y32.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.100ns (datapath - clock path skew - uncertainty)
  Source:               vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/U_SYNC_F (FF)
  Destination:          vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/S_SYNC_F_REG (FF)
  Data Path Delay:      1.100ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/U_SYNC_F to vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/S_SYNC_F_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y35.YQ      Tcko                  0.409   vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_f_out
                                                       vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/U_SYNC_F
    SLICE_X55Y32.F3      net (fanout=1)        0.243   vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_f_out
    SLICE_X55Y32.CLK     Tckf        (-Th)    -0.448   vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/fd5_out
                                                       vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/SYNC_F_MUX
                                                       vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/S_SYNC_F_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.100ns (0.857ns logic, 0.243ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Paths for end point vio_in/U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/S_SYNC_F_REG (SLICE_X1Y75.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.100ns (datapath - clock path skew - uncertainty)
  Source:               vio_in/U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/U_SYNC_F (FF)
  Destination:          vio_in/U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/S_SYNC_F_REG (FF)
  Data Path Delay:      1.100ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_in/U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/U_SYNC_F to vio_in/U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/S_SYNC_F_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y76.YQ       Tcko                  0.409   vio_in/U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/sync_f_out
                                                       vio_in/U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/U_SYNC_F
    SLICE_X1Y75.F3       net (fanout=1)        0.243   vio_in/U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/sync_f_out
    SLICE_X1Y75.CLK      Tckf        (-Th)    -0.448   vio_in/U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/fd5_out
                                                       vio_in/U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/SYNC_F_MUX
                                                       vio_in/U0/I_VIO/GEN_SYNC_IN[134].SYNC_IN_CELL/S_SYNC_F_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.100ns (0.857ns logic, 0.243ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Paths for end point vio_in/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_REG (SLICE_X26Y16.G3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.139ns (datapath - clock path skew - uncertainty)
  Source:               vio_in/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG (FF)
  Destination:          vio_in/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_REG (FF)
  Data Path Delay:      1.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_ctrl<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_in/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG to vio_in/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y14.YQ      Tcko                  0.409   vio_in/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/clocked
                                                       vio_in/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG
    SLICE_X26Y16.G3      net (fanout=1)        0.243   vio_in/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/clocked
    SLICE_X26Y16.CLK     Tckg        (-Th)    -0.487   vio_in/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/fd2_out
                                                       vio_in/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_MUX
                                                       vio_in/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.896ns logic, 0.243ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15172 paths analyzed, 2256 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.778ns.
--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y75.F2), 739 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.778ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.XQ      Tcko                  0.514   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X49Y63.F4      net (fanout=17)       1.707   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X49Y63.X       Tilo                  0.612   vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/falling
                                                       icon_in/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X34Y72.G3      net (fanout=1)        1.132   icon_in/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X34Y72.Y       Tilo                  0.660   ila_in/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_in/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y54.G3      net (fanout=5)        1.236   ila_ctrl<13>
    SLICE_X51Y54.COUT    Topcyg                0.871   vio_in/U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_f_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.COUT    Tbyp                  0.103   ila_in/U0/iTRIG_IN<151>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.COUT    Tbyp                  0.103   vio_in/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.COUT    Tbyp                  0.103   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.XB      Tcinxb                0.352   vio_in/U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/falling_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y75.G3      net (fanout=6)        1.284   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y75.X       Tif5x                 1.000   vio_in/U0/I_VIO/GEN_SYNC_IN[137].SYNC_IN_CELL/sync_r_out
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O114_SW1_F
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O114_SW1
    SLICE_X51Y75.F2      net (fanout=1)        0.373   ila_in/N43
    SLICE_X51Y75.CLK     Tfck                  0.728   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O165
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.778ns (5.046ns logic, 5.732ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_in/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.491ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_in/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.YQ      Tcko                  0.511   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_in/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X49Y63.F2      net (fanout=17)       1.423   icon_in/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X49Y63.X       Tilo                  0.612   vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/falling
                                                       icon_in/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X34Y72.G3      net (fanout=1)        1.132   icon_in/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X34Y72.Y       Tilo                  0.660   ila_in/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_in/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y54.G3      net (fanout=5)        1.236   ila_ctrl<13>
    SLICE_X51Y54.COUT    Topcyg                0.871   vio_in/U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_f_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.COUT    Tbyp                  0.103   ila_in/U0/iTRIG_IN<151>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.COUT    Tbyp                  0.103   vio_in/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.COUT    Tbyp                  0.103   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.XB      Tcinxb                0.352   vio_in/U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/falling_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y75.G3      net (fanout=6)        1.284   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y75.X       Tif5x                 1.000   vio_in/U0/I_VIO/GEN_SYNC_IN[137].SYNC_IN_CELL/sync_r_out
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O114_SW1_F
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O114_SW1
    SLICE_X51Y75.F2      net (fanout=1)        0.373   ila_in/N43
    SLICE_X51Y75.CLK     Tfck                  0.728   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O165
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.491ns (5.043ns logic, 5.448ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.458ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.XQ      Tcko                  0.514   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X49Y63.F4      net (fanout=17)       1.707   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X49Y63.X       Tilo                  0.612   vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/falling
                                                       icon_in/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X34Y72.G3      net (fanout=1)        1.132   icon_in/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X34Y72.Y       Tilo                  0.660   ila_in/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_in/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y54.G3      net (fanout=5)        1.236   ila_ctrl<13>
    SLICE_X51Y54.COUT    Topcyg                0.871   vio_in/U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_f_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.COUT    Tbyp                  0.103   ila_in/U0/iTRIG_IN<151>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.COUT    Tbyp                  0.103   vio_in/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.COUT    Tbyp                  0.103   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.XB      Tcinxb                0.352   vio_in/U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/falling_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y75.F1      net (fanout=6)        0.964   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y75.X       Tif5x                 1.000   vio_in/U0/I_VIO/GEN_SYNC_IN[137].SYNC_IN_CELL/sync_r_out
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O114_SW1_G
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O114_SW1
    SLICE_X51Y75.F2      net (fanout=1)        0.373   ila_in/N43
    SLICE_X51Y75.CLK     Tfck                  0.728   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O165
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.458ns (5.046ns logic, 5.412ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y75.F4), 1006 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.671ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.XQ      Tcko                  0.514   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X49Y63.F4      net (fanout=17)       1.707   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X49Y63.X       Tilo                  0.612   vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/falling
                                                       icon_in/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X34Y72.G3      net (fanout=1)        1.132   icon_in/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X34Y72.Y       Tilo                  0.660   ila_in/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_in/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y54.G3      net (fanout=5)        1.236   ila_ctrl<13>
    SLICE_X51Y54.COUT    Topcyg                0.871   vio_in/U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_f_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.COUT    Tbyp                  0.103   ila_in/U0/iTRIG_IN<151>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.COUT    Tbyp                  0.103   vio_in/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.COUT    Tbyp                  0.103   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.XB      Tcinxb                0.352   vio_in/U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/falling_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X51Y74.F4      net (fanout=6)        0.881   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X51Y74.X       Tilo                  0.612   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O24
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O24
    SLICE_X50Y74.F3      net (fanout=2)        0.037   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O24
    SLICE_X50Y74.X       Tif5x                 1.000   vio_in/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/falling_out
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O100_SW01
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O100_SW0_f5
    SLICE_X51Y75.F4      net (fanout=1)        0.020   ila_in/N40
    SLICE_X51Y75.CLK     Tfck                  0.728   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O165
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.671ns (5.658ns logic, 5.013ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.671ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.XQ      Tcko                  0.514   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X49Y63.F4      net (fanout=17)       1.707   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X49Y63.X       Tilo                  0.612   vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/falling
                                                       icon_in/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X34Y72.G3      net (fanout=1)        1.132   icon_in/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X34Y72.Y       Tilo                  0.660   ila_in/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_in/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y54.G3      net (fanout=5)        1.236   ila_ctrl<13>
    SLICE_X51Y54.COUT    Topcyg                0.871   vio_in/U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_f_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.COUT    Tbyp                  0.103   ila_in/U0/iTRIG_IN<151>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.COUT    Tbyp                  0.103   vio_in/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.COUT    Tbyp                  0.103   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.XB      Tcinxb                0.352   vio_in/U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/falling_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X51Y74.F4      net (fanout=6)        0.881   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X51Y74.X       Tilo                  0.612   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O24
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O24
    SLICE_X50Y74.G3      net (fanout=2)        0.037   ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O24
    SLICE_X50Y74.X       Tif5x                 1.000   vio_in/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/falling_out
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O100_SW02
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O100_SW0_f5
    SLICE_X51Y75.F4      net (fanout=1)        0.020   ila_in/N40
    SLICE_X51Y75.CLK     Tfck                  0.728   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O165
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.671ns (5.658ns logic, 5.013ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.451ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.XQ      Tcko                  0.514   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X49Y63.F4      net (fanout=17)       1.707   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X49Y63.X       Tilo                  0.612   vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/falling
                                                       icon_in/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X34Y72.G3      net (fanout=1)        1.132   icon_in/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X34Y72.Y       Tilo                  0.660   ila_in/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_in/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y54.G3      net (fanout=5)        1.236   ila_ctrl<13>
    SLICE_X51Y54.COUT    Topcyg                0.871   vio_in/U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_f_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.COUT    Tbyp                  0.103   ila_in/U0/iTRIG_IN<151>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.COUT    Tbyp                  0.103   vio_in/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.COUT    Tbyp                  0.103   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.XB      Tcinxb                0.352   vio_in/U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/falling_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y74.BX      net (fanout=6)        1.611   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y74.X       Tbxx                  0.699   vio_in/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/falling_out
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O100_SW0_f5
    SLICE_X51Y75.F4      net (fanout=1)        0.020   ila_in/N40
    SLICE_X51Y75.CLK     Tfck                  0.728   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O165
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.451ns (4.745ns logic, 5.706ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y75.F1), 739 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.347ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.XQ      Tcko                  0.514   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X49Y63.F4      net (fanout=17)       1.707   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X49Y63.X       Tilo                  0.612   vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/falling
                                                       icon_in/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X34Y72.G3      net (fanout=1)        1.132   icon_in/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X34Y72.Y       Tilo                  0.660   ila_in/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_in/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y54.G3      net (fanout=5)        1.236   ila_ctrl<13>
    SLICE_X51Y54.COUT    Topcyg                0.871   vio_in/U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_f_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.COUT    Tbyp                  0.103   ila_in/U0/iTRIG_IN<151>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.COUT    Tbyp                  0.103   vio_in/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.COUT    Tbyp                  0.103   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.XB      Tcinxb                0.352   vio_in/U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/falling_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X51Y73.G4      net (fanout=6)        0.916   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X51Y73.X       Tif5x                 0.890   vio_in/U0/I_VIO/GEN_SYNC_IN[159].SYNC_IN_CELL/falling
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O114_SW0_F
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O114_SW0
    SLICE_X51Y75.F1      net (fanout=1)        0.420   ila_in/N42
    SLICE_X51Y75.CLK     Tfck                  0.728   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O165
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.347ns (4.936ns logic, 5.411ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.345ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.XQ      Tcko                  0.514   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_in/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X49Y63.F4      net (fanout=17)       1.707   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X49Y63.X       Tilo                  0.612   vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/falling
                                                       icon_in/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X34Y72.G3      net (fanout=1)        1.132   icon_in/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X34Y72.Y       Tilo                  0.660   ila_in/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_in/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y54.G3      net (fanout=5)        1.236   ila_ctrl<13>
    SLICE_X51Y54.COUT    Topcyg                0.871   vio_in/U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_f_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.COUT    Tbyp                  0.103   ila_in/U0/iTRIG_IN<151>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.COUT    Tbyp                  0.103   vio_in/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.COUT    Tbyp                  0.103   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.XB      Tcinxb                0.352   vio_in/U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/falling_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X51Y73.F4      net (fanout=6)        0.914   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X51Y73.X       Tif5x                 0.890   vio_in/U0/I_VIO/GEN_SYNC_IN[159].SYNC_IN_CELL/falling
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O114_SW0_G
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O114_SW0
    SLICE_X51Y75.F1      net (fanout=1)        0.420   ila_in/N42
    SLICE_X51Y75.CLK     Tfck                  0.728   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O165
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.345ns (4.936ns logic, 5.409ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_in/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.060ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 0.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_in/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.YQ      Tcko                  0.511   icon_in/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_in/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X49Y63.F2      net (fanout=17)       1.423   icon_in/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X49Y63.X       Tilo                  0.612   vio_in/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/falling
                                                       icon_in/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X34Y72.G3      net (fanout=1)        1.132   icon_in/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X34Y72.Y       Tilo                  0.660   ila_in/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_in/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y54.G3      net (fanout=5)        1.236   ila_ctrl<13>
    SLICE_X51Y54.COUT    Topcyg                0.871   vio_in/U0/I_VIO/GEN_SYNC_IN[74].SYNC_IN_CELL/sync_f_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X51Y55.COUT    Tbyp                  0.103   ila_in/U0/iTRIG_IN<151>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X51Y56.COUT    Tbyp                  0.103   vio_in/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X51Y57.COUT    Tbyp                  0.103   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.CIN     net (fanout=1)        0.000   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X51Y58.XB      Tcinxb                0.352   vio_in/U0/I_VIO/GEN_SYNC_IN[82].SYNC_IN_CELL/falling_out
                                                       ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X51Y73.G4      net (fanout=6)        0.916   ila_in/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X51Y73.X       Tif5x                 0.890   vio_in/U0/I_VIO/GEN_SYNC_IN[159].SYNC_IN_CELL/falling
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O114_SW0_F
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O114_SW0
    SLICE_X51Y75.F1      net (fanout=1)        0.420   ila_in/N42
    SLICE_X51Y75.CLK     Tfck                  0.728   ila_in/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O165
                                                       ila_in/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.060ns (4.933ns logic, 5.127ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X64Y81.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 30.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.XQ      Tcko                  0.412   ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X64Y81.BY      net (fanout=1)        0.496   ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X64Y81.CLK     Tdh         (-Th)     0.110   ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.302ns logic, 0.496ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point vio_in/U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/SHIFT_REG (SLICE_X17Y31.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_in/U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/S_SYNC_F_REG (FF)
  Destination:          vio_in/U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 30.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_in/U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/S_SYNC_F_REG to vio_in/U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.YQ      Tcko                  0.409   vio_in/U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/fd5_out
                                                       vio_in/U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/S_SYNC_F_REG
    SLICE_X17Y31.BX      net (fanout=1)        0.310   vio_in/U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/fd5_out
    SLICE_X17Y31.CLK     Tckdi       (-Th)    -0.080   vio_in/U0/I_VIO/INPUT_SHIFT<110>
                                                       vio_in/U0/I_VIO/GEN_SYNC_IN[109].SYNC_IN_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.489ns logic, 0.310ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X67Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_ctrl<0> rising at 30.000ns
  Destination Clock:    ila_ctrl<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y69.YQ      Tcko                  0.409   ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X67Y69.BX      net (fanout=1)        0.317   ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X67Y69.CLK     Tckdi       (-Th)    -0.080   ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila_in/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: icon_in/U0/U_ICON/iCORE_ID<3>/SR
  Logical resource: icon_in/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET/SR
  Location pin: SLICE_X53Y76.SR
  Clock network: icon_in/U0/U_ICON/iSEL
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: icon_in/U0/U_ICON/iCORE_ID<3>/SR
  Logical resource: icon_in/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET/SR
  Location pin: SLICE_X53Y76.SR
  Clock network: icon_in/U0/U_ICON/iSEL
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: icon_in/U0/U_ICON/iCORE_ID<3>/SR
  Logical resource: icon_in/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET/SR
  Location pin: SLICE_X53Y76.SR
  Clock network: icon_in/U0/U_ICON/iSEL
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19155 paths, 0 nets, and 7516 connections

Design statistics:
   Minimum period:  10.778ns{1}   (Maximum frequency:  92.782MHz)
   Maximum path delay from/to any node:   3.561ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 26 13:23:14 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 450 MB



