@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO231 :"c:\users\pc\desktop\for step fpga\step fpga user manual\mxo2\firstdemo\source\debounce.v":37:0:37:5|Found counter in view:work.Debounce(verilog) instance cnt[18:0] 
@N: BN362 :"c:\users\pc\desktop\for step fpga\step fpga user manual\mxo2\firstdemo\source\debounce.v":60:0:60:5|Removing sequential instance key_state[2] (in view: work.Debounce(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\pc\desktop\for step fpga\step fpga user manual\mxo2\firstdemo\source\debounce.v":60:0:60:5|Removing sequential instance key_state[1] (in view: work.Debounce(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\pc\desktop\for step fpga\step fpga user manual\mxo2\firstdemo\source\clock_div.v":27:0:27:5|Found counter in view:work.Clock_div(verilog) instance cnt1[23:0] 
@N: BN362 :"c:\users\pc\desktop\for step fpga\step fpga user manual\mxo2\firstdemo\source\lightness.v":94:0:94:5|Removing sequential instance Lightness_uut.Lightness_out1 (in view: work.FirstDemo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\pc\desktop\for step fpga\step fpga user manual\mxo2\firstdemo\source\lightness.v":73:0:73:5|Removing sequential instance Lightness_uut.Lightness_out (in view: work.FirstDemo(verilog)) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MT611 :|Automatically generated clock Clock_div|clk_div_pulse_out_derived_clock is not used and is being removed
@N: FX1056 |Writing EDF file: C:\Users\PC\Desktop\FOR STEP FPGA\step fpga user manual\MXO2\FirstDemo\project\impl1\FirstDemo_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
