

================================================================
== Vitis HLS Report for 'MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1'
================================================================
* Date:           Tue Jul 25 02:51:42 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.213 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_1  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     89|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      74|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      74|    125|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |i_V_29_fu_94_p2         |         +|   0|  0|  12|          12|           1|
    |ret_fu_114_p2           |         -|   0|  0|  24|          17|          17|
    |sub_ln180_fu_123_p2     |         -|   0|  0|  23|           1|          16|
    |icmp_ln1072_fu_88_p2    |      icmp|   0|  0|  12|          12|          13|
    |select_ln180_fu_137_p3  |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  89|          44|          65|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V     |   9|          2|   12|         24|
    |i_V_28_fu_40             |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_V_28_fu_40                      |  12|   0|   12|          0|
    |rhs_i_cast_reg_152                |  17|   0|   17|          0|
    |select_ln180_reg_171              |  16|   0|   16|          0|
    |zext_ln587_reg_161                |  12|   0|   64|         52|
    |zext_ln587_reg_161_pp0_iter1_reg  |  12|   0|   64|         52|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  74|   0|  178|        104|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_1|  return value|
|sorted_list_R_V_address0     |  out|   11|   ap_memory|                                        sorted_list_R_V|         array|
|sorted_list_R_V_ce0          |  out|    1|   ap_memory|                                        sorted_list_R_V|         array|
|sorted_list_R_V_q0           |   in|   16|   ap_memory|                                        sorted_list_R_V|         array|
|rhs_i                        |   in|   16|     ap_none|                                                  rhs_i|        scalar|
|deviation_list_R_V_address0  |  out|   11|   ap_memory|                                     deviation_list_R_V|         array|
|deviation_list_R_V_ce0       |  out|    1|   ap_memory|                                     deviation_list_R_V|         array|
|deviation_list_R_V_we0       |  out|    1|   ap_memory|                                     deviation_list_R_V|         array|
|deviation_list_R_V_d0        |  out|   16|   ap_memory|                                     deviation_list_R_V|         array|
+-----------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

