Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : SEC_DAEC_decoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:45:46 2023
****************************************


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[30]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0743665099
                                                  0.2212382555 r
  U1406/X (STP_INV_11)                 0.0233360827
                                                  0.2445743382 f
  U1362/X (STP_NR2_G_12)               0.0206395984
                                                  0.2652139366 r
  U1208/X (STP_AOI31_2)                0.0339405537
                                                  0.2991544902 f
  U1338/X (STP_AOI31_4)                0.0206057131
                                                  0.3197602034 r
  U1428/X (STP_AOI211_G_4)             0.0234806538
                                                  0.3432408571 f
  U1703/X (STP_ND4_MM_8)               0.0277903378
                                                  0.3710311949 r
  U1411/X (STP_BUF_S_12)               0.0284065306
                                                  0.3994377255 r
  U1541/X (STP_ND2_S_10)               0.0142537057
                                                  0.4136914313 f
  U1049/X (STP_NR3_G_2)                0.0168434978
                                                  0.4305349290 r
  U999/X (STP_AOI22_3)                 0.0181035697
                                                  0.4486384988 f
  U1765/X (STP_EN2_S_2)                0.0370069444
                                                  0.4856454432 r
  message[30] (out)                    0.0000000000
                                                  0.4856454432 r
  data arrival time                               0.4856454432

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4856454432
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0856454372


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0743665099
                                                  0.2212382555 r
  U1406/X (STP_INV_11)                 0.0233360827
                                                  0.2445743382 f
  U1362/X (STP_NR2_G_12)               0.0206395984
                                                  0.2652139366 r
  U1208/X (STP_AOI31_2)                0.0339405537
                                                  0.2991544902 f
  U1338/X (STP_AOI31_4)                0.0206057131
                                                  0.3197602034 r
  U1428/X (STP_AOI211_G_4)             0.0234806538
                                                  0.3432408571 f
  U1703/X (STP_ND4_MM_8)               0.0277903378
                                                  0.3710311949 r
  U1411/X (STP_BUF_S_12)               0.0284065306
                                                  0.3994377255 r
  U1559/X (STP_ND3_16)                 0.0270220637
                                                  0.4264597893 f
  U1221/X (STP_INV_6)                  0.0101277530
                                                  0.4365875423 r
  U1163/X (STP_AOI22_4)                0.0126126707
                                                  0.4492002130 f
  U1340/X (STP_EN2_S_2)                0.0363256633
                                                  0.4855258763 r
  message[32] (out)                    0.0000000000
                                                  0.4855258763 r
  data arrival time                               0.4855258763

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4855258763
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0855258703


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[7] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1016/X (STP_INV_S_14)               0.0125615299
                                                  0.2550476491 f
  U1605/X (STP_NR2_G_16)               0.0145997107
                                                  0.2696473598 r
  U1003/X (STP_AN2_24)                 0.0258715153
                                                  0.2955188751 r
  U867/X (STP_INV_11)                  0.0096612573
                                                  0.3051801324 f
  U1403/X (STP_NR2_3)                  0.0178849995
                                                  0.3230651319 r
  U1553/X (STP_NR3_G_4)                0.0169668496
                                                  0.3400319815 f
  U785/X (STP_ND2_S_5)                 0.0183093250
                                                  0.3583413064 r
  U1420/X (STP_NR3_G_12)               0.0203809738
                                                  0.3787222803 f
  U978/X (STP_NR2_6)                   0.0117878318
                                                  0.3905101120 r
  U771/X (STP_INV_4)                   0.0153760314
                                                  0.4058861434 f
  U1102/X (STP_INV_6)                  0.0081648529
                                                  0.4140509963 r
  U1103/X (STP_ND2_S_7)                0.0163470209
                                                  0.4303980172 f
  U744/X (STP_NR2_1)                   0.0178991556
                                                  0.4482971728 r
  U1196/X (STP_EO2_S_0P5)              0.0368073881
                                                  0.4851045609 f
  message[7] (out)                     0.0000000000
                                                  0.4851045609 f
  data arrival time                               0.4851045609

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4851045609
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0851045549


  Startpoint: codeword[12]
              (input port clocked by vclk)
  Endpoint: message[58]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[12] (in)                    0.0000000000
                                                  0.0000000000 r
  U1516/X (STP_EO3_3)                  0.0896201208
                                                  0.0896201208 f
  U1062/X (STP_INV_6)                  0.0101224631
                                                  0.0997425839 r
  U1574/X (STP_EN2_6)                  0.0398432389
                                                  0.1395858228 f
  U1401/X (STP_EN3_6)                  0.0762154460
                                                  0.2158012688 r
  U1230/X (STP_INV_15)                 0.0202220082
                                                  0.2360232770 f
  U1526/X (STP_ND2_G_2)                0.0190026760
                                                  0.2550259531 r
  U1292/X (STP_OR2_7)                  0.0231963992
                                                  0.2782223523 r
  U846/X (STP_NR2_1P5)                 0.0138013065
                                                  0.2920236588 f
  U1427/X (STP_NR4_6)                  0.0351780653
                                                  0.3272017241 r
  U1629/X (STP_ND4_MM_8)               0.0257320106
                                                  0.3529337347 f
  U1420/X (STP_NR3_G_12)               0.0268068612
                                                  0.3797405958 r
  U1266/X (STP_ND2_S_10)               0.0215799809
                                                  0.4013205767 f
  U1152/X (STP_NR2_G_5)                0.0207079053
                                                  0.4220284820 r
  U1005/X (STP_NR2_G_12)               0.0139600039
                                                  0.4359884858 f
  U1143/X (STP_NR3_G_4)                0.0121883452
                                                  0.4481768310 r
  U1142/X (STP_EN2_S_2)                0.0368953645
                                                  0.4850721955 f
  message[58] (out)                    0.0000000000
                                                  0.4850721955 f
  data arrival time                               0.4850721955

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4850721955
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0850721896


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[36]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0743665099
                                                  0.2212382555 r
  U1406/X (STP_INV_11)                 0.0233360827
                                                  0.2445743382 f
  U1016/X (STP_INV_S_14)               0.0113416314
                                                  0.2559159696 r
  U1101/X (STP_BUF_S_4)                0.0183946192
                                                  0.2743105888 r
  U1488/X (STP_OAI31_G_1)              0.0194436908
                                                  0.2937542796 f
  U1370/X (STP_AOI211_G_2)             0.0222341716
                                                  0.3159884512 r
  U1093/X (STP_AOI22_2)                0.0225265622
                                                  0.3385150135 f
  U1568/X (STP_AOI211_4)               0.0308187008
                                                  0.3693337142 r
  U1356/X (STP_ND2_S_10)               0.0224873126
                                                  0.3918210268 f
  U768/X (STP_INV_6)                   0.0132544339
                                                  0.4050754607 r
  U1259/X (STP_AOI21_8)                0.0170578659
                                                  0.4221333265 f
  U1514/X (STP_NR2_8)                  0.0147754550
                                                  0.4369087815 r
  U1510/X (STP_ND2_S_2)                0.0145293772
                                                  0.4514381588 f
  U1768/X (STP_EN2_S_2)                0.0333331525
                                                  0.4847713113 r
  message[36] (out)                    0.0000000000
                                                  0.4847713113 r
  data arrival time                               0.4847713113

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4847713113
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0847713053


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[52]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0743665099
                                                  0.2212382555 r
  U1406/X (STP_INV_11)                 0.0233360827
                                                  0.2445743382 f
  U1016/X (STP_INV_S_14)               0.0113416314
                                                  0.2559159696 r
  U1101/X (STP_BUF_S_4)                0.0183946192
                                                  0.2743105888 r
  U1488/X (STP_OAI31_G_1)              0.0194436908
                                                  0.2937542796 f
  U1370/X (STP_AOI211_G_2)             0.0222341716
                                                  0.3159884512 r
  U1093/X (STP_AOI22_2)                0.0225265622
                                                  0.3385150135 f
  U1568/X (STP_AOI211_4)               0.0308187008
                                                  0.3693337142 r
  U1356/X (STP_ND2_S_10)               0.0224873126
                                                  0.3918210268 f
  U768/X (STP_INV_6)                   0.0132544339
                                                  0.4050754607 r
  U1259/X (STP_AOI21_8)                0.0170578659
                                                  0.4221333265 f
  U1514/X (STP_NR2_8)                  0.0147754550
                                                  0.4369087815 r
  U1513/X (STP_ND2_S_2)                0.0145293772
                                                  0.4514381588 f
  U1766/X (STP_EN2_S_2)                0.0332858264
                                                  0.4847239852 r
  message[52] (out)                    0.0000000000
                                                  0.4847239852 r
  data arrival time                               0.4847239852

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4847239852
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0847239792


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[20]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0743665099
                                                  0.2212382555 r
  U1406/X (STP_INV_11)                 0.0233360827
                                                  0.2445743382 f
  U1016/X (STP_INV_S_14)               0.0113416314
                                                  0.2559159696 r
  U1101/X (STP_BUF_S_4)                0.0183946192
                                                  0.2743105888 r
  U1488/X (STP_OAI31_G_1)              0.0194436908
                                                  0.2937542796 f
  U1370/X (STP_AOI211_G_2)             0.0222341716
                                                  0.3159884512 r
  U1093/X (STP_AOI22_2)                0.0225265622
                                                  0.3385150135 f
  U1568/X (STP_AOI211_4)               0.0308187008
                                                  0.3693337142 r
  U1356/X (STP_ND2_S_10)               0.0224873126
                                                  0.3918210268 f
  U768/X (STP_INV_6)                   0.0132544339
                                                  0.4050754607 r
  U1259/X (STP_AOI21_8)                0.0170578659
                                                  0.4221333265 f
  U1514/X (STP_NR2_8)                  0.0147754550
                                                  0.4369087815 r
  U1511/X (STP_ND2_S_2)                0.0145293772
                                                  0.4514381588 f
  U1774/X (STP_EN2_S_2)                0.0332680047
                                                  0.4847061634 r
  message[20] (out)                    0.0000000000
                                                  0.4847061634 r
  data arrival time                               0.4847061634

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4847061634
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0847061574


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0743665099
                                                  0.2212382555 r
  U1406/X (STP_INV_11)                 0.0233360827
                                                  0.2445743382 f
  U1016/X (STP_INV_S_14)               0.0113416314
                                                  0.2559159696 r
  U1101/X (STP_BUF_S_4)                0.0183946192
                                                  0.2743105888 r
  U1488/X (STP_OAI31_G_1)              0.0194436908
                                                  0.2937542796 f
  U1370/X (STP_AOI211_G_2)             0.0222341716
                                                  0.3159884512 r
  U1093/X (STP_AOI22_2)                0.0225265622
                                                  0.3385150135 f
  U1568/X (STP_AOI211_4)               0.0308187008
                                                  0.3693337142 r
  U1356/X (STP_ND2_S_10)               0.0224873126
                                                  0.3918210268 f
  U768/X (STP_INV_6)                   0.0132544339
                                                  0.4050754607 r
  U1259/X (STP_AOI21_8)                0.0170578659
                                                  0.4221333265 f
  U1514/X (STP_NR2_8)                  0.0147754550
                                                  0.4369087815 r
  U1512/X (STP_ND2_S_2)                0.0145293772
                                                  0.4514381588 f
  U1773/X (STP_EN2_S_2)                0.0332680047
                                                  0.4847061634 r
  message[4] (out)                     0.0000000000
                                                  0.4847061634 r
  data arrival time                               0.4847061634

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4847061634
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0847061574


  Startpoint: codeword[12]
              (input port clocked by vclk)
  Endpoint: message[40]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[12] (in)                    0.0000000000
                                                  0.0000000000 r
  U1516/X (STP_EO3_3)                  0.0896201208
                                                  0.0896201208 f
  U1062/X (STP_INV_6)                  0.0101224631
                                                  0.0997425839 r
  U1574/X (STP_EN2_6)                  0.0398432389
                                                  0.1395858228 f
  U1401/X (STP_EN3_6)                  0.0762154460
                                                  0.2158012688 r
  U1230/X (STP_INV_15)                 0.0202220082
                                                  0.2360232770 f
  U1526/X (STP_ND2_G_2)                0.0190026760
                                                  0.2550259531 r
  U1292/X (STP_OR2_7)                  0.0231963992
                                                  0.2782223523 r
  U846/X (STP_NR2_1P5)                 0.0138013065
                                                  0.2920236588 f
  U1427/X (STP_NR4_6)                  0.0351780653
                                                  0.3272017241 r
  U1629/X (STP_ND4_MM_8)               0.0257320106
                                                  0.3529337347 f
  U1420/X (STP_NR3_G_12)               0.0268068612
                                                  0.3797405958 r
  U1266/X (STP_ND2_S_10)               0.0215799809
                                                  0.4013205767 f
  U1265/X (STP_NR2_8)                  0.0150898397
                                                  0.4164104164 r
  U745/X (STP_INV_7P5)                 0.0127546489
                                                  0.4291650653 f
  U1020/X (STP_AOI22_4)                0.0182844698
                                                  0.4474495351 r
  U1304/X (STP_EN2_S_2)                0.0368879139
                                                  0.4843374491 f
  message[40] (out)                    0.0000000000
                                                  0.4843374491 f
  data arrival time                               0.4843374491

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4843374491
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0843374431


  Startpoint: codeword[12]
              (input port clocked by vclk)
  Endpoint: message[16]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[12] (in)                    0.0000000000
                                                  0.0000000000 r
  U1516/X (STP_EO3_3)                  0.0896201208
                                                  0.0896201208 f
  U1062/X (STP_INV_6)                  0.0101224631
                                                  0.0997425839 r
  U1574/X (STP_EN2_6)                  0.0398432389
                                                  0.1395858228 f
  U1401/X (STP_EN3_6)                  0.0762154460
                                                  0.2158012688 r
  U1230/X (STP_INV_15)                 0.0202220082
                                                  0.2360232770 f
  U1526/X (STP_ND2_G_2)                0.0190026760
                                                  0.2550259531 r
  U1292/X (STP_OR2_7)                  0.0231963992
                                                  0.2782223523 r
  U846/X (STP_NR2_1P5)                 0.0138013065
                                                  0.2920236588 f
  U1427/X (STP_NR4_6)                  0.0351780653
                                                  0.3272017241 r
  U1629/X (STP_ND4_MM_8)               0.0257320106
                                                  0.3529337347 f
  U1420/X (STP_NR3_G_12)               0.0268068612
                                                  0.3797405958 r
  U1266/X (STP_ND2_S_10)               0.0215799809
                                                  0.4013205767 f
  U1265/X (STP_NR2_8)                  0.0150898397
                                                  0.4164104164 r
  U745/X (STP_INV_7P5)                 0.0127546489
                                                  0.4291650653 f
  U983/X (STP_AOI22_4)                 0.0182844698
                                                  0.4474495351 r
  U1283/X (STP_EN2_S_2)                0.0368879139
                                                  0.4843374491 f
  message[16] (out)                    0.0000000000
                                                  0.4843374491 f
  data arrival time                               0.4843374491

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4843374491
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0843374431


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[1] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1362/X (STP_NR2_G_12)               0.0161038339
                                                  0.2585899532 f
  U1295/X (STP_INV_18)                 0.0108545721
                                                  0.2694445252 r
  U1303/X (STP_NR2_S_20)               0.0115194023
                                                  0.2809639275 f
  U927/X (STP_INV_S_10)                0.0095040798
                                                  0.2904680073 r
  U1002/X (STP_NR2_8)                  0.0103429556
                                                  0.3008109629 f
  U1274/X (STP_NR3_G_4)                0.0138395131
                                                  0.3146504760 r
  U1246/X (STP_ND2_G_4)                0.0142432451
                                                  0.3288937211 f
  U1273/X (STP_NR2_G_4)                0.0135399103
                                                  0.3424336314 r
  U1326/X (STP_ND2_G_4)                0.0171738863
                                                  0.3596075177 f
  U1008/X (STP_NR2_8)                  0.0154254735
                                                  0.3750329912 r
  U1144/X (STP_ND2_S_24)               0.0169514418
                                                  0.3919844329 f
  U1201/X (STP_INV_S_9)                0.0122445822
                                                  0.4042290151 r
  U1257/X (STP_NR2_G_4)                0.0129705369
                                                  0.4171995521 f
  U1104/X (STP_NR2_G_6)                0.0176197886
                                                  0.4348193407 r
  U738/X (STP_NR2_S_1P5)               0.0147800148
                                                  0.4495993555 f
  U1638/X (STP_EN2_S_2)                0.0345456600
                                                  0.4841450155 r
  message[1] (out)                     0.0000000000
                                                  0.4841450155 r
  data arrival time                               0.4841450155

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4841450155
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0841450095


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[18]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1362/X (STP_NR2_G_12)               0.0161038339
                                                  0.2585899532 f
  U1295/X (STP_INV_18)                 0.0108545721
                                                  0.2694445252 r
  U1303/X (STP_NR2_S_20)               0.0115194023
                                                  0.2809639275 f
  U1368/X (STP_ND2_6)                  0.0080561340
                                                  0.2890200615 r
  U1540/X (STP_ND4_4)                  0.0270373821
                                                  0.3160574436 f
  U1428/X (STP_AOI211_G_4)             0.0314567387
                                                  0.3475141823 r
  U1703/X (STP_ND4_MM_8)               0.0285652578
                                                  0.3760794401 f
  U1411/X (STP_BUF_S_12)               0.0267638862
                                                  0.4028433263 f
  U765/X (STP_INV_4)                   0.0122230053
                                                  0.4150663316 r
  U755/X (STP_ND2_S_10)                0.0172560215
                                                  0.4323223531 f
  U1676/X (STP_NR2_G_2)                0.0160708427
                                                  0.4483931959 r
  U1677/X (STP_EN2_S_2)                0.0355983377
                                                  0.4839915335 f
  message[18] (out)                    0.0000000000
                                                  0.4839915335 f
  data arrival time                               0.4839915335

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4839915335
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0839915276


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[39]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0743665099
                                                  0.2212382555 r
  U1406/X (STP_INV_11)                 0.0233360827
                                                  0.2445743382 f
  U1362/X (STP_NR2_G_12)               0.0206395984
                                                  0.2652139366 r
  U1208/X (STP_AOI31_2)                0.0339405537
                                                  0.2991544902 f
  U1338/X (STP_AOI31_4)                0.0206057131
                                                  0.3197602034 r
  U1428/X (STP_AOI211_G_4)             0.0234806538
                                                  0.3432408571 f
  U1703/X (STP_ND4_MM_8)               0.0277903378
                                                  0.3710311949 r
  U1411/X (STP_BUF_S_12)               0.0284065306
                                                  0.3994377255 r
  U1559/X (STP_ND3_16)                 0.0270220637
                                                  0.4264597893 f
  U1630/X (STP_NR2_1)                  0.0203861892
                                                  0.4468459785 r
  U1609/X (STP_EO2_S_0P5)              0.0371267498
                                                  0.4839727283 f
  message[39] (out)                    0.0000000000
                                                  0.4839727283 f
  data arrival time                               0.4839727283

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4839727283
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0839727223


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[35]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0743665099
                                                  0.2212382555 r
  U1406/X (STP_INV_11)                 0.0233360827
                                                  0.2445743382 f
  U1362/X (STP_NR2_G_12)               0.0206395984
                                                  0.2652139366 r
  U1208/X (STP_AOI31_2)                0.0339405537
                                                  0.2991544902 f
  U1338/X (STP_AOI31_4)                0.0206057131
                                                  0.3197602034 r
  U1428/X (STP_AOI211_G_4)             0.0234806538
                                                  0.3432408571 f
  U1703/X (STP_ND4_MM_8)               0.0277903378
                                                  0.3710311949 r
  U1411/X (STP_BUF_S_12)               0.0284065306
                                                  0.3994377255 r
  U1559/X (STP_ND3_16)                 0.0270220637
                                                  0.4264597893 f
  U1621/X (STP_NR2_1)                  0.0203861892
                                                  0.4468459785 r
  U1608/X (STP_EO2_S_0P5)              0.0371267498
                                                  0.4839727283 f
  message[35] (out)                    0.0000000000
                                                  0.4839727283 f
  data arrival time                               0.4839727283

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4839727283
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0839727223


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[12]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1362/X (STP_NR2_G_12)               0.0161038339
                                                  0.2585899532 f
  U1295/X (STP_INV_18)                 0.0108545721
                                                  0.2694445252 r
  U1303/X (STP_NR2_S_20)               0.0115194023
                                                  0.2809639275 f
  U1368/X (STP_ND2_6)                  0.0080561340
                                                  0.2890200615 r
  U1540/X (STP_ND4_4)                  0.0270373821
                                                  0.3160574436 f
  U1428/X (STP_AOI211_G_4)             0.0314567387
                                                  0.3475141823 r
  U1703/X (STP_ND4_MM_8)               0.0285652578
                                                  0.3760794401 f
  U1492/X (STP_INV_2)                  0.0134422183
                                                  0.3895216584 r
  U1023/X (STP_ND2_S_5)                0.0141791105
                                                  0.4037007689 f
  U1022/X (STP_INV_6P5)                0.0097319782
                                                  0.4134327471 r
  U1272/X (STP_ND2_S_16)               0.0126865208
                                                  0.4261192679 f
  U751/X (STP_INV_1P5)                 0.0105498433
                                                  0.4366691113 r
  U1360/X (STP_ND2_S_3)                0.0113244951
                                                  0.4479936063 f
  U1712/X (STP_EO2_S_0P5)              0.0359000564
                                                  0.4838936627 r
  message[12] (out)                    0.0000000000
                                                  0.4838936627 r
  data arrival time                               0.4838936627

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4838936627
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0838936567


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[38]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1016/X (STP_INV_S_14)               0.0125615299
                                                  0.2550476491 f
  U1605/X (STP_NR2_G_16)               0.0145997107
                                                  0.2696473598 r
  U1003/X (STP_AN2_24)                 0.0258715153
                                                  0.2955188751 r
  U867/X (STP_INV_11)                  0.0096612573
                                                  0.3051801324 f
  U1403/X (STP_NR2_3)                  0.0178849995
                                                  0.3230651319 r
  U1553/X (STP_NR3_G_4)                0.0169668496
                                                  0.3400319815 f
  U785/X (STP_ND2_S_5)                 0.0183093250
                                                  0.3583413064 r
  U1420/X (STP_NR3_G_12)               0.0203809738
                                                  0.3787222803 f
  U978/X (STP_NR2_6)                   0.0117878318
                                                  0.3905101120 r
  U771/X (STP_INV_4)                   0.0153760314
                                                  0.4058861434 f
  U1129/X (STP_NR2_6)                  0.0154769123
                                                  0.4213630557 r
  U1128/X (STP_NR2_G_12)               0.0134247243
                                                  0.4347877800 f
  U1086/X (STP_NR3_G_4)                0.0121740401
                                                  0.4469618201 r
  U1085/X (STP_EN2_S_2)                0.0369162858
                                                  0.4838781059 f
  message[38] (out)                    0.0000000000
                                                  0.4838781059 f
  data arrival time                               0.4838781059

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4838781059
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0838780999


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[0] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1342/X (STP_OR2_4)                  0.0406227410
                                                  0.2619161308 f
  U863/X (STP_ND2B_3)                  0.0337021947
                                                  0.2956183255 f
  U838/X (STP_NR2B_3)                  0.0223546922
                                                  0.3179730177 f
  U1034/X (STP_ND2_G_3)                0.0086109042
                                                  0.3265839219 r
  U1058/X (STP_ND2_G_3)                0.0183535516
                                                  0.3449374735 f
  U1057/X (STP_ND2_7)                  0.0137630403
                                                  0.3587005138 r
  U998/X (STP_NR3_G_16)                0.0175541639
                                                  0.3762546778 f
  U1266/X (STP_ND2_S_10)               0.0217739642
                                                  0.3980286419 r
  U1265/X (STP_NR2_8)                  0.0158350468
                                                  0.4138636887 f
  U745/X (STP_INV_7P5)                 0.0113768876
                                                  0.4252405763 r
  U1164/X (STP_OAI22_3)                0.0191366374
                                                  0.4443772137 f
  U1031/X (STP_EO2_S_0P5)              0.0394426584
                                                  0.4838198721 r
  message[0] (out)                     0.0000000000
                                                  0.4838198721 r
  data arrival time                               0.4838198721

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4838198721
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0838198662


  Startpoint: codeword[12]
              (input port clocked by vclk)
  Endpoint: message[33]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[12] (in)                    0.0000000000
                                                  0.0000000000 r
  U1516/X (STP_EO3_3)                  0.0896201208
                                                  0.0896201208 f
  U1062/X (STP_INV_6)                  0.0101224631
                                                  0.0997425839 r
  U1574/X (STP_EN2_6)                  0.0398432389
                                                  0.1395858228 f
  U1401/X (STP_EN3_6)                  0.0762154460
                                                  0.2158012688 r
  U1230/X (STP_INV_15)                 0.0202220082
                                                  0.2360232770 f
  U1526/X (STP_ND2_G_2)                0.0190026760
                                                  0.2550259531 r
  U1292/X (STP_OR2_7)                  0.0231963992
                                                  0.2782223523 r
  U846/X (STP_NR2_1P5)                 0.0138013065
                                                  0.2920236588 f
  U1427/X (STP_NR4_6)                  0.0351780653
                                                  0.3272017241 r
  U1629/X (STP_ND4_MM_8)               0.0257320106
                                                  0.3529337347 f
  U1420/X (STP_NR3_G_12)               0.0268068612
                                                  0.3797405958 r
  U1266/X (STP_ND2_S_10)               0.0215799809
                                                  0.4013205767 f
  U1590/X (STP_NR2_G_4)                0.0181101561
                                                  0.4194307327 r
  U1104/X (STP_NR2_G_6)                0.0158057809
                                                  0.4352365136 f
  U985/X (STP_NR2_G_2)                 0.0125264227
                                                  0.4477629364 r
  U1602/X (STP_EN2_S_2)                0.0360550582
                                                  0.4838179946 f
  message[33] (out)                    0.0000000000
                                                  0.4838179946 f
  data arrival time                               0.4838179946

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4838179946
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0838179886


  Startpoint: codeword[12]
              (input port clocked by vclk)
  Endpoint: message[57]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[12] (in)                    0.0000000000
                                                  0.0000000000 r
  U1516/X (STP_EO3_3)                  0.0896201208
                                                  0.0896201208 f
  U1062/X (STP_INV_6)                  0.0101224631
                                                  0.0997425839 r
  U1574/X (STP_EN2_6)                  0.0398432389
                                                  0.1395858228 f
  U1401/X (STP_EN3_6)                  0.0762154460
                                                  0.2158012688 r
  U1230/X (STP_INV_15)                 0.0202220082
                                                  0.2360232770 f
  U1526/X (STP_ND2_G_2)                0.0190026760
                                                  0.2550259531 r
  U1292/X (STP_OR2_7)                  0.0231963992
                                                  0.2782223523 r
  U846/X (STP_NR2_1P5)                 0.0138013065
                                                  0.2920236588 f
  U1427/X (STP_NR4_6)                  0.0351780653
                                                  0.3272017241 r
  U1629/X (STP_ND4_MM_8)               0.0257320106
                                                  0.3529337347 f
  U1420/X (STP_NR3_G_12)               0.0268068612
                                                  0.3797405958 r
  U1266/X (STP_ND2_S_10)               0.0215799809
                                                  0.4013205767 f
  U1590/X (STP_NR2_G_4)                0.0181101561
                                                  0.4194307327 r
  U1104/X (STP_NR2_G_6)                0.0158057809
                                                  0.4352365136 f
  U987/X (STP_NR2_G_2)                 0.0125264227
                                                  0.4477629364 r
  U1523/X (STP_EN2_S_2)                0.0360351801
                                                  0.4837981164 f
  message[57] (out)                    0.0000000000
                                                  0.4837981164 f
  data arrival time                               0.4837981164

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4837981164
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0837981105


  Startpoint: codeword[12]
              (input port clocked by vclk)
  Endpoint: message[34]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[12] (in)                    0.0000000000
                                                  0.0000000000 r
  U1516/X (STP_EO3_3)                  0.0896201208
                                                  0.0896201208 f
  U1062/X (STP_INV_6)                  0.0101224631
                                                  0.0997425839 r
  U1574/X (STP_EN2_6)                  0.0398432389
                                                  0.1395858228 f
  U1401/X (STP_EN3_6)                  0.0762154460
                                                  0.2158012688 r
  U1230/X (STP_INV_15)                 0.0202220082
                                                  0.2360232770 f
  U1526/X (STP_ND2_G_2)                0.0190026760
                                                  0.2550259531 r
  U1292/X (STP_OR2_7)                  0.0231963992
                                                  0.2782223523 r
  U846/X (STP_NR2_1P5)                 0.0138013065
                                                  0.2920236588 f
  U1427/X (STP_NR4_6)                  0.0351780653
                                                  0.3272017241 r
  U1629/X (STP_ND4_MM_8)               0.0257320106
                                                  0.3529337347 f
  U1420/X (STP_NR3_G_12)               0.0268068612
                                                  0.3797405958 r
  U1266/X (STP_ND2_S_10)               0.0215799809
                                                  0.4013205767 f
  U1152/X (STP_NR2_G_5)                0.0207079053
                                                  0.4220284820 r
  U1005/X (STP_NR2_G_12)               0.0139600039
                                                  0.4359884858 f
  U1682/X (STP_NR2_G_2)                0.0117468834
                                                  0.4477353692 r
  U1595/X (STP_EN2_S_2)                0.0360550880
                                                  0.4837904572 f
  message[34] (out)                    0.0000000000
                                                  0.4837904572 f
  data arrival time                               0.4837904572

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4837904572
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0837904513


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[8] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0743665099
                                                  0.2212382555 r
  U1406/X (STP_INV_11)                 0.0233360827
                                                  0.2445743382 f
  U1362/X (STP_NR2_G_12)               0.0206395984
                                                  0.2652139366 r
  U1208/X (STP_AOI31_2)                0.0339405537
                                                  0.2991544902 f
  U1338/X (STP_AOI31_4)                0.0206057131
                                                  0.3197602034 r
  U1428/X (STP_AOI211_G_4)             0.0234806538
                                                  0.3432408571 f
  U1703/X (STP_ND4_MM_8)               0.0277903378
                                                  0.3710311949 r
  U1492/X (STP_INV_2)                  0.0165924430
                                                  0.3876236379 f
  U1023/X (STP_ND2_S_5)                0.0139632523
                                                  0.4015868902 r
  U1022/X (STP_INV_6P5)                0.0114258230
                                                  0.4130127132 f
  U1272/X (STP_ND2_S_16)               0.0119601786
                                                  0.4249728918 r
  U1088/X (STP_AOI22_3)                0.0217922330
                                                  0.4467651248 f
  U1577/X (STP_EN2_S_2)                0.0370251536
                                                  0.4837902784 r
  message[8] (out)                     0.0000000000
                                                  0.4837902784 r
  data arrival time                               0.4837902784

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4837902784
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0837902725


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[62]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1362/X (STP_NR2_G_12)               0.0161038339
                                                  0.2585899532 f
  U1295/X (STP_INV_18)                 0.0108545721
                                                  0.2694445252 r
  U1303/X (STP_NR2_S_20)               0.0115194023
                                                  0.2809639275 f
  U927/X (STP_INV_S_10)                0.0095040798
                                                  0.2904680073 r
  U1083/X (STP_NR2_G_3P5)              0.0071646869
                                                  0.2976326942 f
  U812/X (STP_NR2_G_2)                 0.0107844174
                                                  0.3084171116 r
  U1073/X (STP_NR2B_4)                 0.0233404934
                                                  0.3317576051 r
  U1072/X (STP_ND2_S_10)               0.0163316429
                                                  0.3480892479 f
  U998/X (STP_NR3_G_16)                0.0299489796
                                                  0.3780382276 r
  U978/X (STP_NR2_6)                   0.0155293643
                                                  0.3935675919 f
  U771/X (STP_INV_4)                   0.0144965053
                                                  0.4080640972 r
  U1129/X (STP_NR2_6)                  0.0130645335
                                                  0.4211286306 f
  U1128/X (STP_NR2_G_12)               0.0158278942
                                                  0.4369565248 r
  U992/X (STP_NR2_G_2)                 0.0098366439
                                                  0.4467931688 f
  U1656/X (STP_EO2_S_0P5)              0.0369155705
                                                  0.4837087393 r
  message[62] (out)                    0.0000000000
                                                  0.4837087393 r
  data arrival time                               0.4837087393

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4837087393
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0837087333


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[55]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1016/X (STP_INV_S_14)               0.0125615299
                                                  0.2550476491 f
  U1605/X (STP_NR2_G_16)               0.0145997107
                                                  0.2696473598 r
  U1003/X (STP_AN2_24)                 0.0258715153
                                                  0.2955188751 r
  U867/X (STP_INV_11)                  0.0096612573
                                                  0.3051801324 f
  U1403/X (STP_NR2_3)                  0.0178849995
                                                  0.3230651319 r
  U1553/X (STP_NR3_G_4)                0.0169668496
                                                  0.3400319815 f
  U785/X (STP_ND2_S_5)                 0.0183093250
                                                  0.3583413064 r
  U1420/X (STP_NR3_G_12)               0.0203809738
                                                  0.3787222803 f
  U978/X (STP_NR2_6)                   0.0117878318
                                                  0.3905101120 r
  U771/X (STP_INV_4)                   0.0153760314
                                                  0.4058861434 f
  U1102/X (STP_INV_6)                  0.0081648529
                                                  0.4140509963 r
  U1103/X (STP_ND2_S_7)                0.0163470209
                                                  0.4303980172 f
  U1474/X (STP_NR2_1)                  0.0162569880
                                                  0.4466550052 r
  U1532/X (STP_EO2_S_0P5)              0.0370158553
                                                  0.4836708605 f
  message[55] (out)                    0.0000000000
                                                  0.4836708605 f
  data arrival time                               0.4836708605

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4836708605
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0836708546


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[31]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1016/X (STP_INV_S_14)               0.0125615299
                                                  0.2550476491 f
  U1605/X (STP_NR2_G_16)               0.0145997107
                                                  0.2696473598 r
  U1003/X (STP_AN2_24)                 0.0258715153
                                                  0.2955188751 r
  U867/X (STP_INV_11)                  0.0096612573
                                                  0.3051801324 f
  U1403/X (STP_NR2_3)                  0.0178849995
                                                  0.3230651319 r
  U1553/X (STP_NR3_G_4)                0.0169668496
                                                  0.3400319815 f
  U785/X (STP_ND2_S_5)                 0.0183093250
                                                  0.3583413064 r
  U1420/X (STP_NR3_G_12)               0.0203809738
                                                  0.3787222803 f
  U978/X (STP_NR2_6)                   0.0117878318
                                                  0.3905101120 r
  U771/X (STP_INV_4)                   0.0153760314
                                                  0.4058861434 f
  U1102/X (STP_INV_6)                  0.0081648529
                                                  0.4140509963 r
  U1103/X (STP_ND2_S_7)                0.0163470209
                                                  0.4303980172 f
  U1253/X (STP_NR2_1)                  0.0162569880
                                                  0.4466550052 r
  U1634/X (STP_EO2_S_0P5)              0.0370158553
                                                  0.4836708605 f
  message[31] (out)                    0.0000000000
                                                  0.4836708605 f
  data arrival time                               0.4836708605

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4836708605
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0836708546


  Startpoint: codeword[22]
              (input port clocked by vclk)
  Endpoint: message[44]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[22] (in)                    0.0000000000
                                                  0.0000000000 r
  U1239/X (STP_INV_S_14)               0.0130056394
                                                  0.0130056394 f
  U1495/X (STP_EN3_3)                  0.0635763928
                                                  0.0765820295 f
  U1686/X (STP_EN3_3)                  0.0693253428
                                                  0.1459073722 f
  U1695/X (STP_EN3_6)                  0.0811807215
                                                  0.2270880938 r
  U1555/X (STP_INV_18)                 0.0224440694
                                                  0.2495321631 f
  U1601/X (STP_ND2_5)                  0.0159801841
                                                  0.2655123472 r
  U808/X (STP_OAI21_2)                 0.0208270550
                                                  0.2863394022 f
  U1490/X (STP_NR4_6)                  0.0296078026
                                                  0.3159472048 r
  U1138/X (STP_AOAI211_4)              0.0306443274
                                                  0.3465915322 f
  U1006/X (STP_OR4_8)                  0.0357546806
                                                  0.3823462129 f
  U1573/X (STP_AN2_S_4)                0.0331930518
                                                  0.4155392647 f
  U759/X (STP_ND2_9)                   0.0120494962
                                                  0.4275887609 r
  U747/X (STP_INV_2)                   0.0096849203
                                                  0.4372736812 f
  U743/X (STP_ND2_S_3)                 0.0111665130
                                                  0.4484401941 r
  U1767/X (STP_EN2_S_2)                0.0351816416
                                                  0.4836218357 f
  message[44] (out)                    0.0000000000
                                                  0.4836218357 f
  data arrival time                               0.4836218357

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4836218357
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0836218297


  Startpoint: codeword[13]
              (input port clocked by vclk)
  Endpoint: message[21]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[13] (in)                    0.0000000000
                                                  0.0000000000 f
  U1451/X (STP_EN3_3)                  0.0862798765
                                                  0.0862798765 f
  U1483/X (STP_EN2_4)                  0.0376789495
                                                  0.1239588261 r
  U1414/X (STP_EN3_3)                  0.0296331197
                                                  0.1535919458 r
  U1413/X (STP_EN3_3)                  0.0468540937
                                                  0.2004460394 f
  U1319/X (STP_INV_11)                 0.0195229501
                                                  0.2199689895 r
  U949/X (STP_ND2_7)                   0.0206000209
                                                  0.2405690104 f
  U1311/X (STP_INV_15)                 0.0146517307
                                                  0.2552207410 r
  U1530/X (STP_ND2B_8)                 0.0201959312
                                                  0.2754166722 f
  U900/X (STP_INV_4)                   0.0089424551
                                                  0.2843591273 r
  U893/X (STP_ND2_G_4)                 0.0129329860
                                                  0.2972921133 f
  U836/X (STP_INV_S_1)                 0.0124003291
                                                  0.3096924424 r
  U823/X (STP_AOI211_1P5)              0.0133267343
                                                  0.3230191767 f
  U1110/X (STP_AOI21_4)                0.0230841935
                                                  0.3461033702 r
  U1061/X (STP_NR2_G_6)                0.0182724893
                                                  0.3643758595 f
  U1144/X (STP_ND2_S_24)               0.0181550682
                                                  0.3825309277 r
  U1075/X (STP_ND2_G_3)                0.0161317587
                                                  0.3986626863 f
  U1074/X (STP_ND2_S_5)                0.0153721869
                                                  0.4140348732 r
  U752/X (STP_ND2_S_7)                 0.0196264982
                                                  0.4336613715 f
  U982/X (STP_NR2_3)                   0.0144465268
                                                  0.4481078982 r
  U1354/X (STP_EN2_S_2)                0.0355033278
                                                  0.4836112261 f
  message[21] (out)                    0.0000000000
                                                  0.4836112261 f
  data arrival time                               0.4836112261

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4836112261
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0836112201


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[51]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0743665099
                                                  0.2212382555 r
  U1406/X (STP_INV_11)                 0.0233360827
                                                  0.2445743382 f
  U1362/X (STP_NR2_G_12)               0.0206395984
                                                  0.2652139366 r
  U1208/X (STP_AOI31_2)                0.0339405537
                                                  0.2991544902 f
  U1338/X (STP_AOI31_4)                0.0206057131
                                                  0.3197602034 r
  U1428/X (STP_AOI211_G_4)             0.0234806538
                                                  0.3432408571 f
  U1703/X (STP_ND4_MM_8)               0.0277903378
                                                  0.3710311949 r
  U1573/X (STP_AN2_S_4)                0.0381363332
                                                  0.4091675282 r
  U761/X (STP_ND2_7)                   0.0191704035
                                                  0.4283379316 f
  U1473/X (STP_NR2_1)                  0.0181723833
                                                  0.4465103149 r
  U1531/X (STP_EO2_S_0P5)              0.0370490551
                                                  0.4835593700 f
  message[51] (out)                    0.0000000000
                                                  0.4835593700 f
  data arrival time                               0.4835593700

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4835593700
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0835593641


  Startpoint: codeword[12]
              (input port clocked by vclk)
  Endpoint: message[48]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[12] (in)                    0.0000000000
                                                  0.0000000000 r
  U1516/X (STP_EO3_3)                  0.0896201208
                                                  0.0896201208 f
  U1062/X (STP_INV_6)                  0.0101224631
                                                  0.0997425839 r
  U1574/X (STP_EN2_6)                  0.0398432389
                                                  0.1395858228 f
  U1401/X (STP_EN3_6)                  0.0762154460
                                                  0.2158012688 r
  U1230/X (STP_INV_15)                 0.0202220082
                                                  0.2360232770 f
  U1526/X (STP_ND2_G_2)                0.0190026760
                                                  0.2550259531 r
  U1292/X (STP_OR2_7)                  0.0231963992
                                                  0.2782223523 r
  U846/X (STP_NR2_1P5)                 0.0138013065
                                                  0.2920236588 f
  U1427/X (STP_NR4_6)                  0.0351780653
                                                  0.3272017241 r
  U1629/X (STP_ND4_MM_8)               0.0257320106
                                                  0.3529337347 f
  U1420/X (STP_NR3_G_12)               0.0268068612
                                                  0.3797405958 r
  U1266/X (STP_ND2_S_10)               0.0215799809
                                                  0.4013205767 f
  U1265/X (STP_NR2_8)                  0.0150898397
                                                  0.4164104164 r
  U745/X (STP_INV_7P5)                 0.0127546489
                                                  0.4291650653 f
  U1381/X (STP_AOI22_3)                0.0171519220
                                                  0.4463169873 r
  U1320/X (STP_EN2_S_2)                0.0372266173
                                                  0.4835436046 f
  message[48] (out)                    0.0000000000
                                                  0.4835436046 f
  data arrival time                               0.4835436046

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4835436046
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0835435987


  Startpoint: codeword[13]
              (input port clocked by vclk)
  Endpoint: message[37]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[13] (in)                    0.0000000000
                                                  0.0000000000 f
  U1451/X (STP_EN3_3)                  0.0862798765
                                                  0.0862798765 f
  U1483/X (STP_EN2_4)                  0.0376789495
                                                  0.1239588261 r
  U1414/X (STP_EN3_3)                  0.0296331197
                                                  0.1535919458 r
  U1413/X (STP_EN3_3)                  0.0468540937
                                                  0.2004460394 f
  U1319/X (STP_INV_11)                 0.0195229501
                                                  0.2199689895 r
  U949/X (STP_ND2_7)                   0.0206000209
                                                  0.2405690104 f
  U1311/X (STP_INV_15)                 0.0146517307
                                                  0.2552207410 r
  U1530/X (STP_ND2B_8)                 0.0201959312
                                                  0.2754166722 f
  U900/X (STP_INV_4)                   0.0089424551
                                                  0.2843591273 r
  U893/X (STP_ND2_G_4)                 0.0129329860
                                                  0.2972921133 f
  U836/X (STP_INV_S_1)                 0.0124003291
                                                  0.3096924424 r
  U823/X (STP_AOI211_1P5)              0.0133267343
                                                  0.3230191767 f
  U1110/X (STP_AOI21_4)                0.0230841935
                                                  0.3461033702 r
  U1061/X (STP_NR2_G_6)                0.0182724893
                                                  0.3643758595 f
  U1144/X (STP_ND2_S_24)               0.0181550682
                                                  0.3825309277 r
  U1075/X (STP_ND2_G_3)                0.0161317587
                                                  0.3986626863 f
  U1074/X (STP_ND2_S_5)                0.0153721869
                                                  0.4140348732 r
  U752/X (STP_ND2_S_7)                 0.0196264982
                                                  0.4336613715 f
  U1263/X (STP_NR2_G_2)                0.0137437880
                                                  0.4474051595 r
  U1639/X (STP_EN2_S_2)                0.0360550880
                                                  0.4834602475 f
  message[37] (out)                    0.0000000000
                                                  0.4834602475 f
  data arrival time                               0.4834602475

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4834602475
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0834602416


  Startpoint: codeword[13]
              (input port clocked by vclk)
  Endpoint: message[53]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[13] (in)                    0.0000000000
                                                  0.0000000000 f
  U1451/X (STP_EN3_3)                  0.0862798765
                                                  0.0862798765 f
  U1483/X (STP_EN2_4)                  0.0376789495
                                                  0.1239588261 r
  U1414/X (STP_EN3_3)                  0.0296331197
                                                  0.1535919458 r
  U1413/X (STP_EN3_3)                  0.0468540937
                                                  0.2004460394 f
  U1319/X (STP_INV_11)                 0.0195229501
                                                  0.2199689895 r
  U949/X (STP_ND2_7)                   0.0206000209
                                                  0.2405690104 f
  U1311/X (STP_INV_15)                 0.0146517307
                                                  0.2552207410 r
  U1530/X (STP_ND2B_8)                 0.0201959312
                                                  0.2754166722 f
  U900/X (STP_INV_4)                   0.0089424551
                                                  0.2843591273 r
  U893/X (STP_ND2_G_4)                 0.0129329860
                                                  0.2972921133 f
  U836/X (STP_INV_S_1)                 0.0124003291
                                                  0.3096924424 r
  U823/X (STP_AOI211_1P5)              0.0133267343
                                                  0.3230191767 f
  U1110/X (STP_AOI21_4)                0.0230841935
                                                  0.3461033702 r
  U1061/X (STP_NR2_G_6)                0.0182724893
                                                  0.3643758595 f
  U1144/X (STP_ND2_S_24)               0.0181550682
                                                  0.3825309277 r
  U1075/X (STP_ND2_G_3)                0.0161317587
                                                  0.3986626863 f
  U1074/X (STP_ND2_S_5)                0.0153721869
                                                  0.4140348732 r
  U752/X (STP_ND2_S_7)                 0.0196264982
                                                  0.4336613715 f
  U1328/X (STP_NR2_G_2)                0.0137437880
                                                  0.4474051595 r
  U1600/X (STP_EN2_S_2)                0.0360243917
                                                  0.4834295511 f
  message[53] (out)                    0.0000000000
                                                  0.4834295511 f
  data arrival time                               0.4834295511

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4834295511
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0834295452


  Startpoint: codeword[13]
              (input port clocked by vclk)
  Endpoint: message[45]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[13] (in)                    0.0000000000
                                                  0.0000000000 f
  U1451/X (STP_EN3_3)                  0.0862798765
                                                  0.0862798765 f
  U1483/X (STP_EN2_4)                  0.0376789495
                                                  0.1239588261 r
  U1414/X (STP_EN3_3)                  0.0296331197
                                                  0.1535919458 r
  U1413/X (STP_EN3_3)                  0.0468540937
                                                  0.2004460394 f
  U1319/X (STP_INV_11)                 0.0195229501
                                                  0.2199689895 r
  U949/X (STP_ND2_7)                   0.0206000209
                                                  0.2405690104 f
  U1311/X (STP_INV_15)                 0.0146517307
                                                  0.2552207410 r
  U1530/X (STP_ND2B_8)                 0.0201959312
                                                  0.2754166722 f
  U900/X (STP_INV_4)                   0.0089424551
                                                  0.2843591273 r
  U893/X (STP_ND2_G_4)                 0.0129329860
                                                  0.2972921133 f
  U836/X (STP_INV_S_1)                 0.0124003291
                                                  0.3096924424 r
  U823/X (STP_AOI211_1P5)              0.0133267343
                                                  0.3230191767 f
  U1110/X (STP_AOI21_4)                0.0230841935
                                                  0.3461033702 r
  U1061/X (STP_NR2_G_6)                0.0182724893
                                                  0.3643758595 f
  U1144/X (STP_ND2_S_24)               0.0181550682
                                                  0.3825309277 r
  U1075/X (STP_ND2_G_3)                0.0161317587
                                                  0.3986626863 f
  U1074/X (STP_ND2_S_5)                0.0153721869
                                                  0.4140348732 r
  U752/X (STP_ND2_S_7)                 0.0196264982
                                                  0.4336613715 f
  U739/X (STP_NR2_G_2)                 0.0137437880
                                                  0.4474051595 r
  U1713/X (STP_EN2_S_2)                0.0360243917
                                                  0.4834295511 f
  message[45] (out)                    0.0000000000
                                                  0.4834295511 f
  data arrival time                               0.4834295511

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4834295511
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0834295452


  Startpoint: codeword[13]
              (input port clocked by vclk)
  Endpoint: message[29]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[13] (in)                    0.0000000000
                                                  0.0000000000 f
  U1451/X (STP_EN3_3)                  0.0862798765
                                                  0.0862798765 f
  U1483/X (STP_EN2_4)                  0.0376789495
                                                  0.1239588261 r
  U1414/X (STP_EN3_3)                  0.0296331197
                                                  0.1535919458 r
  U1413/X (STP_EN3_3)                  0.0468540937
                                                  0.2004460394 f
  U1319/X (STP_INV_11)                 0.0195229501
                                                  0.2199689895 r
  U949/X (STP_ND2_7)                   0.0206000209
                                                  0.2405690104 f
  U1311/X (STP_INV_15)                 0.0146517307
                                                  0.2552207410 r
  U1530/X (STP_ND2B_8)                 0.0201959312
                                                  0.2754166722 f
  U900/X (STP_INV_4)                   0.0089424551
                                                  0.2843591273 r
  U893/X (STP_ND2_G_4)                 0.0129329860
                                                  0.2972921133 f
  U836/X (STP_INV_S_1)                 0.0124003291
                                                  0.3096924424 r
  U823/X (STP_AOI211_1P5)              0.0133267343
                                                  0.3230191767 f
  U1110/X (STP_AOI21_4)                0.0230841935
                                                  0.3461033702 r
  U1061/X (STP_NR2_G_6)                0.0182724893
                                                  0.3643758595 f
  U1144/X (STP_ND2_S_24)               0.0181550682
                                                  0.3825309277 r
  U1075/X (STP_ND2_G_3)                0.0161317587
                                                  0.3986626863 f
  U1074/X (STP_ND2_S_5)                0.0153721869
                                                  0.4140348732 r
  U752/X (STP_ND2_S_7)                 0.0196264982
                                                  0.4336613715 f
  U1099/X (STP_NR2_G_2)                0.0137437880
                                                  0.4474051595 r
  U1597/X (STP_EN2_S_2)                0.0360243917
                                                  0.4834295511 f
  message[29] (out)                    0.0000000000
                                                  0.4834295511 f
  data arrival time                               0.4834295511

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4834295511
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0834295452


  Startpoint: codeword[13]
              (input port clocked by vclk)
  Endpoint: message[13]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[13] (in)                    0.0000000000
                                                  0.0000000000 f
  U1451/X (STP_EN3_3)                  0.0862798765
                                                  0.0862798765 f
  U1483/X (STP_EN2_4)                  0.0376789495
                                                  0.1239588261 r
  U1414/X (STP_EN3_3)                  0.0296331197
                                                  0.1535919458 r
  U1413/X (STP_EN3_3)                  0.0468540937
                                                  0.2004460394 f
  U1319/X (STP_INV_11)                 0.0195229501
                                                  0.2199689895 r
  U949/X (STP_ND2_7)                   0.0206000209
                                                  0.2405690104 f
  U1311/X (STP_INV_15)                 0.0146517307
                                                  0.2552207410 r
  U1530/X (STP_ND2B_8)                 0.0201959312
                                                  0.2754166722 f
  U900/X (STP_INV_4)                   0.0089424551
                                                  0.2843591273 r
  U893/X (STP_ND2_G_4)                 0.0129329860
                                                  0.2972921133 f
  U836/X (STP_INV_S_1)                 0.0124003291
                                                  0.3096924424 r
  U823/X (STP_AOI211_1P5)              0.0133267343
                                                  0.3230191767 f
  U1110/X (STP_AOI21_4)                0.0230841935
                                                  0.3461033702 r
  U1061/X (STP_NR2_G_6)                0.0182724893
                                                  0.3643758595 f
  U1144/X (STP_ND2_S_24)               0.0181550682
                                                  0.3825309277 r
  U1075/X (STP_ND2_G_3)                0.0161317587
                                                  0.3986626863 f
  U1074/X (STP_ND2_S_5)                0.0153721869
                                                  0.4140348732 r
  U752/X (STP_ND2_S_7)                 0.0196264982
                                                  0.4336613715 f
  U1470/X (STP_NR2_G_2)                0.0137437880
                                                  0.4474051595 r
  U1549/X (STP_EN2_S_2)                0.0360243917
                                                  0.4834295511 f
  message[13] (out)                    0.0000000000
                                                  0.4834295511 f
  data arrival time                               0.4834295511

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4834295511
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0834295452


  Startpoint: codeword[13]
              (input port clocked by vclk)
  Endpoint: message[5] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[13] (in)                    0.0000000000
                                                  0.0000000000 f
  U1451/X (STP_EN3_3)                  0.0862798765
                                                  0.0862798765 f
  U1483/X (STP_EN2_4)                  0.0376789495
                                                  0.1239588261 r
  U1414/X (STP_EN3_3)                  0.0296331197
                                                  0.1535919458 r
  U1413/X (STP_EN3_3)                  0.0468540937
                                                  0.2004460394 f
  U1319/X (STP_INV_11)                 0.0195229501
                                                  0.2199689895 r
  U949/X (STP_ND2_7)                   0.0206000209
                                                  0.2405690104 f
  U1311/X (STP_INV_15)                 0.0146517307
                                                  0.2552207410 r
  U1530/X (STP_ND2B_8)                 0.0201959312
                                                  0.2754166722 f
  U900/X (STP_INV_4)                   0.0089424551
                                                  0.2843591273 r
  U893/X (STP_ND2_G_4)                 0.0129329860
                                                  0.2972921133 f
  U836/X (STP_INV_S_1)                 0.0124003291
                                                  0.3096924424 r
  U823/X (STP_AOI211_1P5)              0.0133267343
                                                  0.3230191767 f
  U1110/X (STP_AOI21_4)                0.0230841935
                                                  0.3461033702 r
  U1061/X (STP_NR2_G_6)                0.0182724893
                                                  0.3643758595 f
  U1144/X (STP_ND2_S_24)               0.0181550682
                                                  0.3825309277 r
  U1075/X (STP_ND2_G_3)                0.0161317587
                                                  0.3986626863 f
  U1074/X (STP_ND2_S_5)                0.0153721869
                                                  0.4140348732 r
  U752/X (STP_ND2_S_7)                 0.0196264982
                                                  0.4336613715 f
  U1040/X (STP_NR2_G_2)                0.0137437880
                                                  0.4474051595 r
  U1598/X (STP_EN2_S_2)                0.0360243917
                                                  0.4834295511 f
  message[5] (out)                     0.0000000000
                                                  0.4834295511 f
  data arrival time                               0.4834295511

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4834295511
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0834295452


  Startpoint: codeword[12]
              (input port clocked by vclk)
  Endpoint: message[10]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[12] (in)                    0.0000000000
                                                  0.0000000000 r
  U1516/X (STP_EO3_3)                  0.0896201208
                                                  0.0896201208 f
  U1062/X (STP_INV_6)                  0.0101224631
                                                  0.0997425839 r
  U1574/X (STP_EN2_6)                  0.0398432389
                                                  0.1395858228 f
  U1401/X (STP_EN3_6)                  0.0762154460
                                                  0.2158012688 r
  U1230/X (STP_INV_15)                 0.0202220082
                                                  0.2360232770 f
  U1526/X (STP_ND2_G_2)                0.0190026760
                                                  0.2550259531 r
  U1292/X (STP_OR2_7)                  0.0231963992
                                                  0.2782223523 r
  U846/X (STP_NR2_1P5)                 0.0138013065
                                                  0.2920236588 f
  U1427/X (STP_NR4_6)                  0.0351780653
                                                  0.3272017241 r
  U1629/X (STP_ND4_MM_8)               0.0257320106
                                                  0.3529337347 f
  U1420/X (STP_NR3_G_12)               0.0268068612
                                                  0.3797405958 r
  U1266/X (STP_ND2_S_10)               0.0215799809
                                                  0.4013205767 f
  U1152/X (STP_NR2_G_5)                0.0207079053
                                                  0.4220284820 r
  U1005/X (STP_NR2_G_12)               0.0139600039
                                                  0.4359884858 f
  U1537/X (STP_NR2_1P5)                0.0117109120
                                                  0.4476993978 r
  U1690/X (STP_EO2_S_0P5)              0.0357181728
                                                  0.4834175706 f
  message[10] (out)                    0.0000000000
                                                  0.4834175706 f
  data arrival time                               0.4834175706

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4834175706
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0834175646


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[22]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1016/X (STP_INV_S_14)               0.0125615299
                                                  0.2550476491 f
  U1605/X (STP_NR2_G_16)               0.0145997107
                                                  0.2696473598 r
  U1003/X (STP_AN2_24)                 0.0258715153
                                                  0.2955188751 r
  U867/X (STP_INV_11)                  0.0096612573
                                                  0.3051801324 f
  U1403/X (STP_NR2_3)                  0.0178849995
                                                  0.3230651319 r
  U1553/X (STP_NR3_G_4)                0.0169668496
                                                  0.3400319815 f
  U785/X (STP_ND2_S_5)                 0.0183093250
                                                  0.3583413064 r
  U1420/X (STP_NR3_G_12)               0.0203809738
                                                  0.3787222803 f
  U978/X (STP_NR2_6)                   0.0117878318
                                                  0.3905101120 r
  U771/X (STP_INV_4)                   0.0153760314
                                                  0.4058861434 f
  U1129/X (STP_NR2_6)                  0.0154769123
                                                  0.4213630557 r
  U1128/X (STP_NR2_G_12)               0.0134247243
                                                  0.4347877800 f
  U993/X (STP_NR2_3)                   0.0122792423
                                                  0.4470670223 r
  U737/X (STP_EO2_1)                   0.0363451242
                                                  0.4834121466 f
  message[22] (out)                    0.0000000000
                                                  0.4834121466 f
  data arrival time                               0.4834121466

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4834121466
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0834121406


  Startpoint: codeword[12]
              (input port clocked by vclk)
  Endpoint: message[41]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[12] (in)                    0.0000000000
                                                  0.0000000000 r
  U1516/X (STP_EO3_3)                  0.0896201208
                                                  0.0896201208 f
  U1062/X (STP_INV_6)                  0.0101224631
                                                  0.0997425839 r
  U1574/X (STP_EN2_6)                  0.0398432389
                                                  0.1395858228 f
  U1401/X (STP_EN3_6)                  0.0762154460
                                                  0.2158012688 r
  U1230/X (STP_INV_15)                 0.0202220082
                                                  0.2360232770 f
  U1526/X (STP_ND2_G_2)                0.0190026760
                                                  0.2550259531 r
  U1292/X (STP_OR2_7)                  0.0231963992
                                                  0.2782223523 r
  U846/X (STP_NR2_1P5)                 0.0138013065
                                                  0.2920236588 f
  U1427/X (STP_NR4_6)                  0.0351780653
                                                  0.3272017241 r
  U1629/X (STP_ND4_MM_8)               0.0257320106
                                                  0.3529337347 f
  U1420/X (STP_NR3_G_12)               0.0268068612
                                                  0.3797405958 r
  U1266/X (STP_ND2_S_10)               0.0215799809
                                                  0.4013205767 f
  U1590/X (STP_NR2_G_4)                0.0181101561
                                                  0.4194307327 r
  U1104/X (STP_NR2_G_6)                0.0158057809
                                                  0.4352365136 f
  U986/X (STP_NR2_G_2)                 0.0125264227
                                                  0.4477629364 r
  U1694/X (STP_EN2_S_2)                0.0356424153
                                                  0.4834053516 f
  message[41] (out)                    0.0000000000
                                                  0.4834053516 f
  data arrival time                               0.4834053516

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4834053516
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0834053457


  Startpoint: codeword[12]
              (input port clocked by vclk)
  Endpoint: message[9] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[12] (in)                    0.0000000000
                                                  0.0000000000 r
  U1516/X (STP_EO3_3)                  0.0896201208
                                                  0.0896201208 f
  U1062/X (STP_INV_6)                  0.0101224631
                                                  0.0997425839 r
  U1574/X (STP_EN2_6)                  0.0398432389
                                                  0.1395858228 f
  U1401/X (STP_EN3_6)                  0.0762154460
                                                  0.2158012688 r
  U1230/X (STP_INV_15)                 0.0202220082
                                                  0.2360232770 f
  U1526/X (STP_ND2_G_2)                0.0190026760
                                                  0.2550259531 r
  U1292/X (STP_OR2_7)                  0.0231963992
                                                  0.2782223523 r
  U846/X (STP_NR2_1P5)                 0.0138013065
                                                  0.2920236588 f
  U1427/X (STP_NR4_6)                  0.0351780653
                                                  0.3272017241 r
  U1629/X (STP_ND4_MM_8)               0.0257320106
                                                  0.3529337347 f
  U1420/X (STP_NR3_G_12)               0.0268068612
                                                  0.3797405958 r
  U1266/X (STP_ND2_S_10)               0.0215799809
                                                  0.4013205767 f
  U1590/X (STP_NR2_G_4)                0.0181101561
                                                  0.4194307327 r
  U1104/X (STP_NR2_G_6)                0.0158057809
                                                  0.4352365136 f
  U988/X (STP_NR2_G_2)                 0.0125264227
                                                  0.4477629364 r
  U1620/X (STP_EN2_S_2)                0.0356146693
                                                  0.4833776057 f
  message[9] (out)                     0.0000000000
                                                  0.4833776057 f
  data arrival time                               0.4833776057

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4833776057
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0833775997


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[14]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1016/X (STP_INV_S_14)               0.0125615299
                                                  0.2550476491 f
  U1605/X (STP_NR2_G_16)               0.0145997107
                                                  0.2696473598 r
  U1003/X (STP_AN2_24)                 0.0258715153
                                                  0.2955188751 r
  U867/X (STP_INV_11)                  0.0096612573
                                                  0.3051801324 f
  U1403/X (STP_NR2_3)                  0.0178849995
                                                  0.3230651319 r
  U1553/X (STP_NR3_G_4)                0.0169668496
                                                  0.3400319815 f
  U785/X (STP_ND2_S_5)                 0.0183093250
                                                  0.3583413064 r
  U1420/X (STP_NR3_G_12)               0.0203809738
                                                  0.3787222803 f
  U978/X (STP_NR2_6)                   0.0117878318
                                                  0.3905101120 r
  U771/X (STP_INV_4)                   0.0153760314
                                                  0.4058861434 f
  U1129/X (STP_NR2_6)                  0.0154769123
                                                  0.4213630557 r
  U1128/X (STP_NR2_G_12)               0.0134247243
                                                  0.4347877800 f
  U994/X (STP_NR2_3)                   0.0133830905
                                                  0.4481708705 r
  U1315/X (STP_EO2_2)                  0.0349672437
                                                  0.4831381142 f
  message[14] (out)                    0.0000000000
                                                  0.4831381142 f
  data arrival time                               0.4831381142

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4831381142
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0831381083


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[26]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0743665099
                                                  0.2212382555 r
  U1406/X (STP_INV_11)                 0.0233360827
                                                  0.2445743382 f
  U1362/X (STP_NR2_G_12)               0.0206395984
                                                  0.2652139366 r
  U1208/X (STP_AOI31_2)                0.0339405537
                                                  0.2991544902 f
  U1338/X (STP_AOI31_4)                0.0206057131
                                                  0.3197602034 r
  U1428/X (STP_AOI211_G_4)             0.0234806538
                                                  0.3432408571 f
  U1703/X (STP_ND4_MM_8)               0.0277903378
                                                  0.3710311949 r
  U1411/X (STP_BUF_S_12)               0.0284065306
                                                  0.3994377255 r
  U1541/X (STP_ND2_S_10)               0.0142537057
                                                  0.4136914313 f
  U981/X (STP_NR2_6)                   0.0129026771
                                                  0.4265941083 r
  U1379/X (STP_AOI22_2)                0.0255377293
                                                  0.4521318376 f
  U1506/X (STP_INV_2)                  0.0110541880
                                                  0.4631860256 r
  U1214/X (STP_ND2_G_1P5)              0.0108866692
                                                  0.4740726948 f
  U1505/X (STP_ND2_G_1)                0.0089676976
                                                  0.4830403924 r
  message[26] (out)                    0.0000000000
                                                  0.4830403924 r
  data arrival time                               0.4830403924

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4830403924
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0830403864


  Startpoint: codeword[22]
              (input port clocked by vclk)
  Endpoint: message[24]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[22] (in)                    0.0000000000
                                                  0.0000000000 r
  U1239/X (STP_INV_S_14)               0.0130056394
                                                  0.0130056394 f
  U1495/X (STP_EN3_3)                  0.0635763928
                                                  0.0765820295 f
  U1686/X (STP_EN3_3)                  0.0693253428
                                                  0.1459073722 f
  U1695/X (STP_EN3_6)                  0.0811807215
                                                  0.2270880938 r
  U1555/X (STP_INV_18)                 0.0224440694
                                                  0.2495321631 f
  U1601/X (STP_ND2_5)                  0.0159801841
                                                  0.2655123472 r
  U808/X (STP_OAI21_2)                 0.0208270550
                                                  0.2863394022 f
  U1490/X (STP_NR4_6)                  0.0296078026
                                                  0.3159472048 r
  U1138/X (STP_AOAI211_4)              0.0306443274
                                                  0.3465915322 f
  U1006/X (STP_OR4_8)                  0.0357546806
                                                  0.3823462129 f
  U1622/X (STP_ND3B_V1DG_8)            0.0431538522
                                                  0.4255000651 f
  U741/X (STP_AOI22_3)                 0.0204389989
                                                  0.4459390640 r
  U1141/X (STP_EN2_S_2)                0.0370811820
                                                  0.4830202460 f
  message[24] (out)                    0.0000000000
                                                  0.4830202460 f
  data arrival time                               0.4830202460

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4830202460
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0830202401


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[2] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1362/X (STP_NR2_G_12)               0.0161038339
                                                  0.2585899532 f
  U1295/X (STP_INV_18)                 0.0108545721
                                                  0.2694445252 r
  U1303/X (STP_NR2_S_20)               0.0115194023
                                                  0.2809639275 f
  U927/X (STP_INV_S_10)                0.0095040798
                                                  0.2904680073 r
  U1002/X (STP_NR2_8)                  0.0103429556
                                                  0.3008109629 f
  U1274/X (STP_NR3_G_4)                0.0138395131
                                                  0.3146504760 r
  U1246/X (STP_ND2_G_4)                0.0142432451
                                                  0.3288937211 f
  U1273/X (STP_NR2_G_4)                0.0135399103
                                                  0.3424336314 r
  U1326/X (STP_ND2_G_4)                0.0171738863
                                                  0.3596075177 f
  U1008/X (STP_NR2_8)                  0.0154254735
                                                  0.3750329912 r
  U1144/X (STP_ND2_S_24)               0.0169514418
                                                  0.3919844329 f
  U770/X (STP_ND2_S_7)                 0.0155664980
                                                  0.4075509310 r
  U1152/X (STP_NR2_G_5)                0.0144155025
                                                  0.4219664335 f
  U1005/X (STP_NR2_G_12)               0.0153449178
                                                  0.4373113513 r
  U1373/X (STP_NR2_G_2)                0.0095232129
                                                  0.4468345642 f
  U1618/X (STP_EO2_S_0P5)              0.0358522236
                                                  0.4826867878 r
  message[2] (out)                     0.0000000000
                                                  0.4826867878 r
  data arrival time                               0.4826867878

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4826867878
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0826867819


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[60]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0743665099
                                                  0.2212382555 r
  U1406/X (STP_INV_11)                 0.0233360827
                                                  0.2445743382 f
  U1016/X (STP_INV_S_14)               0.0113416314
                                                  0.2559159696 r
  U1101/X (STP_BUF_S_4)                0.0183946192
                                                  0.2743105888 r
  U1488/X (STP_OAI31_G_1)              0.0194436908
                                                  0.2937542796 f
  U1370/X (STP_AOI211_G_2)             0.0222341716
                                                  0.3159884512 r
  U1093/X (STP_AOI22_2)                0.0225265622
                                                  0.3385150135 f
  U1568/X (STP_AOI211_4)               0.0308187008
                                                  0.3693337142 r
  U1356/X (STP_ND2_S_10)               0.0224873126
                                                  0.3918210268 f
  U768/X (STP_INV_6)                   0.0132544339
                                                  0.4050754607 r
  U1259/X (STP_AOI21_8)                0.0170578659
                                                  0.4221333265 f
  U1514/X (STP_NR2_8)                  0.0147754550
                                                  0.4369087815 r
  U1509/X (STP_ND2_S_2)                0.0122705102
                                                  0.4491792917 f
  U1772/X (STP_EN2_S_2)                0.0335057974
                                                  0.4826850891 r
  message[60] (out)                    0.0000000000
                                                  0.4826850891 r
  data arrival time                               0.4826850891

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4826850891
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0826850832


  Startpoint: codeword[12]
              (input port clocked by vclk)
  Endpoint: message[25]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[12] (in)                    0.0000000000
                                                  0.0000000000 r
  U1516/X (STP_EO3_3)                  0.0896201208
                                                  0.0896201208 f
  U1062/X (STP_INV_6)                  0.0101224631
                                                  0.0997425839 r
  U1574/X (STP_EN2_6)                  0.0398432389
                                                  0.1395858228 f
  U1401/X (STP_EN3_6)                  0.0762154460
                                                  0.2158012688 r
  U1230/X (STP_INV_15)                 0.0202220082
                                                  0.2360232770 f
  U1526/X (STP_ND2_G_2)                0.0190026760
                                                  0.2550259531 r
  U1292/X (STP_OR2_7)                  0.0231963992
                                                  0.2782223523 r
  U846/X (STP_NR2_1P5)                 0.0138013065
                                                  0.2920236588 f
  U1427/X (STP_NR4_6)                  0.0351780653
                                                  0.3272017241 r
  U1629/X (STP_ND4_MM_8)               0.0257320106
                                                  0.3529337347 f
  U1420/X (STP_NR3_G_12)               0.0268068612
                                                  0.3797405958 r
  U1266/X (STP_ND2_S_10)               0.0215799809
                                                  0.4013205767 f
  U1590/X (STP_NR2_G_4)                0.0181101561
                                                  0.4194307327 r
  U1104/X (STP_NR2_G_6)                0.0158057809
                                                  0.4352365136 f
  U1386/X (STP_NR2_G_2)                0.0115353167
                                                  0.4467718303 r
  U1572/X (STP_EO2_S_0P5)              0.0357599258
                                                  0.4825317562 f
  message[25] (out)                    0.0000000000
                                                  0.4825317562 f
  data arrival time                               0.4825317562

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4825317562
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0825317502


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[42]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1362/X (STP_NR2_G_12)               0.0161038339
                                                  0.2585899532 f
  U1295/X (STP_INV_18)                 0.0108545721
                                                  0.2694445252 r
  U1303/X (STP_NR2_S_20)               0.0115194023
                                                  0.2809639275 f
  U927/X (STP_INV_S_10)                0.0095040798
                                                  0.2904680073 r
  U1002/X (STP_NR2_8)                  0.0103429556
                                                  0.3008109629 f
  U1274/X (STP_NR3_G_4)                0.0138395131
                                                  0.3146504760 r
  U1246/X (STP_ND2_G_4)                0.0142432451
                                                  0.3288937211 f
  U1273/X (STP_NR2_G_4)                0.0135399103
                                                  0.3424336314 r
  U1326/X (STP_ND2_G_4)                0.0171738863
                                                  0.3596075177 f
  U1008/X (STP_NR2_8)                  0.0154254735
                                                  0.3750329912 r
  U1144/X (STP_ND2_S_24)               0.0169514418
                                                  0.3919844329 f
  U770/X (STP_ND2_S_7)                 0.0155664980
                                                  0.4075509310 r
  U1152/X (STP_NR2_G_5)                0.0144155025
                                                  0.4219664335 f
  U1005/X (STP_NR2_G_12)               0.0153449178
                                                  0.4373113513 r
  U1014/X (STP_NR2_G_2)                0.0095232129
                                                  0.4468345642 f
  U1691/X (STP_EO2_S_0P5)              0.0356035829
                                                  0.4824381471 r
  message[42] (out)                    0.0000000000
                                                  0.4824381471 r
  data arrival time                               0.4824381471

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4824381471
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0824381411


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[50]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1362/X (STP_NR2_G_12)               0.0161038339
                                                  0.2585899532 f
  U1295/X (STP_INV_18)                 0.0108545721
                                                  0.2694445252 r
  U1303/X (STP_NR2_S_20)               0.0115194023
                                                  0.2809639275 f
  U927/X (STP_INV_S_10)                0.0095040798
                                                  0.2904680073 r
  U1002/X (STP_NR2_8)                  0.0103429556
                                                  0.3008109629 f
  U1274/X (STP_NR3_G_4)                0.0138395131
                                                  0.3146504760 r
  U1246/X (STP_ND2_G_4)                0.0142432451
                                                  0.3288937211 f
  U1273/X (STP_NR2_G_4)                0.0135399103
                                                  0.3424336314 r
  U1326/X (STP_ND2_G_4)                0.0171738863
                                                  0.3596075177 f
  U1008/X (STP_NR2_8)                  0.0154254735
                                                  0.3750329912 r
  U1144/X (STP_ND2_S_24)               0.0169514418
                                                  0.3919844329 f
  U770/X (STP_ND2_S_7)                 0.0155664980
                                                  0.4075509310 r
  U1152/X (STP_NR2_G_5)                0.0144155025
                                                  0.4219664335 f
  U1005/X (STP_NR2_G_12)               0.0153449178
                                                  0.4373113513 r
  U1472/X (STP_NR2_G_2)                0.0095232129
                                                  0.4468345642 f
  U1335/X (STP_EO2_S_0P5)              0.0355994403
                                                  0.4824340045 r
  message[50] (out)                    0.0000000000
                                                  0.4824340045 r
  data arrival time                               0.4824340045

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4824340045
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0824339986


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[46]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1362/X (STP_NR2_G_12)               0.0161038339
                                                  0.2585899532 f
  U1295/X (STP_INV_18)                 0.0108545721
                                                  0.2694445252 r
  U1303/X (STP_NR2_S_20)               0.0115194023
                                                  0.2809639275 f
  U927/X (STP_INV_S_10)                0.0095040798
                                                  0.2904680073 r
  U1083/X (STP_NR2_G_3P5)              0.0071646869
                                                  0.2976326942 f
  U812/X (STP_NR2_G_2)                 0.0107844174
                                                  0.3084171116 r
  U1073/X (STP_NR2B_4)                 0.0233404934
                                                  0.3317576051 r
  U1072/X (STP_ND2_S_10)               0.0163316429
                                                  0.3480892479 f
  U998/X (STP_NR3_G_16)                0.0299489796
                                                  0.3780382276 r
  U978/X (STP_NR2_6)                   0.0155293643
                                                  0.3935675919 f
  U771/X (STP_INV_4)                   0.0144965053
                                                  0.4080640972 r
  U1129/X (STP_NR2_6)                  0.0130645335
                                                  0.4211286306 f
  U1128/X (STP_NR2_G_12)               0.0158278942
                                                  0.4369565248 r
  U990/X (STP_NR2_G_2)                 0.0098366439
                                                  0.4467931688 f
  U1657/X (STP_EO2_S_0P5)              0.0356035829
                                                  0.4823967516 r
  message[46] (out)                    0.0000000000
                                                  0.4823967516 r
  data arrival time                               0.4823967516

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4823967516
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0823967457


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[54]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1362/X (STP_NR2_G_12)               0.0161038339
                                                  0.2585899532 f
  U1295/X (STP_INV_18)                 0.0108545721
                                                  0.2694445252 r
  U1303/X (STP_NR2_S_20)               0.0115194023
                                                  0.2809639275 f
  U927/X (STP_INV_S_10)                0.0095040798
                                                  0.2904680073 r
  U1083/X (STP_NR2_G_3P5)              0.0071646869
                                                  0.2976326942 f
  U812/X (STP_NR2_G_2)                 0.0107844174
                                                  0.3084171116 r
  U1073/X (STP_NR2B_4)                 0.0233404934
                                                  0.3317576051 r
  U1072/X (STP_ND2_S_10)               0.0163316429
                                                  0.3480892479 f
  U998/X (STP_NR3_G_16)                0.0299489796
                                                  0.3780382276 r
  U978/X (STP_NR2_6)                   0.0155293643
                                                  0.3935675919 f
  U771/X (STP_INV_4)                   0.0144965053
                                                  0.4080640972 r
  U1129/X (STP_NR2_6)                  0.0130645335
                                                  0.4211286306 f
  U1128/X (STP_NR2_G_12)               0.0158278942
                                                  0.4369565248 r
  U1423/X (STP_NR2_G_2)                0.0098366439
                                                  0.4467931688 f
  U1218/X (STP_EO2_S_0P5)              0.0355994403
                                                  0.4823926091 r
  message[54] (out)                    0.0000000000
                                                  0.4823926091 r
  data arrival time                               0.4823926091

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4823926091
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0823926032


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[17]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1362/X (STP_NR2_G_12)               0.0161038339
                                                  0.2585899532 f
  U1295/X (STP_INV_18)                 0.0108545721
                                                  0.2694445252 r
  U1303/X (STP_NR2_S_20)               0.0115194023
                                                  0.2809639275 f
  U927/X (STP_INV_S_10)                0.0095040798
                                                  0.2904680073 r
  U1002/X (STP_NR2_8)                  0.0103429556
                                                  0.3008109629 f
  U1274/X (STP_NR3_G_4)                0.0138395131
                                                  0.3146504760 r
  U1246/X (STP_ND2_G_4)                0.0142432451
                                                  0.3288937211 f
  U1273/X (STP_NR2_G_4)                0.0135399103
                                                  0.3424336314 r
  U1326/X (STP_ND2_G_4)                0.0171738863
                                                  0.3596075177 f
  U1008/X (STP_NR2_8)                  0.0154254735
                                                  0.3750329912 r
  U1144/X (STP_ND2_S_24)               0.0169514418
                                                  0.3919844329 f
  U1201/X (STP_INV_S_9)                0.0122445822
                                                  0.4042290151 r
  U1257/X (STP_NR2_G_4)                0.0129705369
                                                  0.4171995521 f
  U1104/X (STP_NR2_G_6)                0.0176197886
                                                  0.4348193407 r
  U1388/X (STP_NR2_S_3)                0.0132617950
                                                  0.4480811357 f
  U1626/X (STP_EN2_S_2)                0.0342803001
                                                  0.4823614359 r
  message[17] (out)                    0.0000000000
                                                  0.4823614359 r
  data arrival time                               0.4823614359

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4823614359
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0823614299


  Startpoint: codeword[12]
              (input port clocked by vclk)
  Endpoint: message[49]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[12] (in)                    0.0000000000
                                                  0.0000000000 r
  U1516/X (STP_EO3_3)                  0.0896201208
                                                  0.0896201208 f
  U1062/X (STP_INV_6)                  0.0101224631
                                                  0.0997425839 r
  U1574/X (STP_EN2_6)                  0.0398432389
                                                  0.1395858228 f
  U1401/X (STP_EN3_6)                  0.0762154460
                                                  0.2158012688 r
  U1230/X (STP_INV_15)                 0.0202220082
                                                  0.2360232770 f
  U1526/X (STP_ND2_G_2)                0.0190026760
                                                  0.2550259531 r
  U1292/X (STP_OR2_7)                  0.0231963992
                                                  0.2782223523 r
  U846/X (STP_NR2_1P5)                 0.0138013065
                                                  0.2920236588 f
  U1427/X (STP_NR4_6)                  0.0351780653
                                                  0.3272017241 r
  U1629/X (STP_ND4_MM_8)               0.0257320106
                                                  0.3529337347 f
  U1420/X (STP_NR3_G_12)               0.0268068612
                                                  0.3797405958 r
  U1266/X (STP_ND2_S_10)               0.0215799809
                                                  0.4013205767 f
  U1590/X (STP_NR2_G_4)                0.0181101561
                                                  0.4194307327 r
  U1104/X (STP_NR2_G_6)                0.0158057809
                                                  0.4352365136 f
  U1387/X (STP_NR2_G_2)                0.0115353167
                                                  0.4467718303 r
  U1560/X (STP_EO2_S_0P5)              0.0355277359
                                                  0.4822995663 f
  message[49] (out)                    0.0000000000
                                                  0.4822995663 f
  data arrival time                               0.4822995663

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4822995663
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0822995603


  Startpoint: codeword[22]
              (input port clocked by vclk)
  Endpoint: message[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[22] (in)                    0.0000000000
                                                  0.0000000000 r
  U1239/X (STP_INV_S_14)               0.0130056394
                                                  0.0130056394 f
  U1495/X (STP_EN3_3)                  0.0635763928
                                                  0.0765820295 f
  U1686/X (STP_EN3_3)                  0.0693253428
                                                  0.1459073722 f
  U1695/X (STP_EN3_6)                  0.0811807215
                                                  0.2270880938 r
  U1555/X (STP_INV_18)                 0.0224440694
                                                  0.2495321631 f
  U1601/X (STP_ND2_5)                  0.0159801841
                                                  0.2655123472 r
  U808/X (STP_OAI21_2)                 0.0208270550
                                                  0.2863394022 f
  U1490/X (STP_NR4_6)                  0.0296078026
                                                  0.3159472048 r
  U1138/X (STP_AOAI211_4)              0.0306443274
                                                  0.3465915322 f
  U1006/X (STP_OR4_8)                  0.0357546806
                                                  0.3823462129 f
  U1622/X (STP_ND3B_V1DG_8)            0.0431538522
                                                  0.4255000651 f
  U1250/X (STP_NR2_1)                  0.0195252895
                                                  0.4450253546 r
  U1635/X (STP_EO2_S_0P5)              0.0370490551
                                                  0.4820744097 f
  message[27] (out)                    0.0000000000
                                                  0.4820744097 f
  data arrival time                               0.4820744097

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4820744097
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0820744038


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[23]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1016/X (STP_INV_S_14)               0.0125615299
                                                  0.2550476491 f
  U1605/X (STP_NR2_G_16)               0.0145997107
                                                  0.2696473598 r
  U1003/X (STP_AN2_24)                 0.0258715153
                                                  0.2955188751 r
  U867/X (STP_INV_11)                  0.0096612573
                                                  0.3051801324 f
  U1403/X (STP_NR2_3)                  0.0178849995
                                                  0.3230651319 r
  U1553/X (STP_NR3_G_4)                0.0169668496
                                                  0.3400319815 f
  U785/X (STP_ND2_S_5)                 0.0183093250
                                                  0.3583413064 r
  U1420/X (STP_NR3_G_12)               0.0203809738
                                                  0.3787222803 f
  U978/X (STP_NR2_6)                   0.0117878318
                                                  0.3905101120 r
  U771/X (STP_INV_4)                   0.0153760314
                                                  0.4058861434 f
  U1102/X (STP_INV_6)                  0.0081648529
                                                  0.4140509963 r
  U1103/X (STP_ND2_S_7)                0.0163470209
                                                  0.4303980172 f
  U1410/X (STP_NR2_G_2)                0.0152291656
                                                  0.4456271827 r
  U1215/X (STP_EO2_S_0P5)              0.0357831419
                                                  0.4814103246 f
  message[23] (out)                    0.0000000000
                                                  0.4814103246 f
  data arrival time                               0.4814103246

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4814103246
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0814103186


  Startpoint: codeword[12]
              (input port clocked by vclk)
  Endpoint: message[56]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[12] (in)                    0.0000000000
                                                  0.0000000000 r
  U1516/X (STP_EO3_3)                  0.0896201208
                                                  0.0896201208 f
  U1062/X (STP_INV_6)                  0.0101224631
                                                  0.0997425839 r
  U1574/X (STP_EN2_6)                  0.0398432389
                                                  0.1395858228 f
  U1401/X (STP_EN3_6)                  0.0762154460
                                                  0.2158012688 r
  U1230/X (STP_INV_15)                 0.0202220082
                                                  0.2360232770 f
  U1526/X (STP_ND2_G_2)                0.0190026760
                                                  0.2550259531 r
  U1292/X (STP_OR2_7)                  0.0231963992
                                                  0.2782223523 r
  U846/X (STP_NR2_1P5)                 0.0138013065
                                                  0.2920236588 f
  U1427/X (STP_NR4_6)                  0.0351780653
                                                  0.3272017241 r
  U1629/X (STP_ND4_MM_8)               0.0257320106
                                                  0.3529337347 f
  U1420/X (STP_NR3_G_12)               0.0268068612
                                                  0.3797405958 r
  U1266/X (STP_ND2_S_10)               0.0215799809
                                                  0.4013205767 f
  U1265/X (STP_NR2_8)                  0.0150898397
                                                  0.4164104164 r
  U1199/X (STP_AOI21_1P5)              0.0160808861
                                                  0.4324913025 f
  U989/X (STP_AOI211_G_2)              0.0203823745
                                                  0.4528736770 r
  U1219/X (STP_OR2_2P5)                0.0200006068
                                                  0.4728742838 r
  U1361/X (STP_ND2_G_1)                0.0083597004
                                                  0.4812339842 f
  message[56] (out)                    0.0000000000
                                                  0.4812339842 f
  data arrival time                               0.4812339842

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4812339842
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0812339783


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[61]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0743665099
                                                  0.2212382555 r
  U1406/X (STP_INV_11)                 0.0233360827
                                                  0.2445743382 f
  U1016/X (STP_INV_S_14)               0.0113416314
                                                  0.2559159696 r
  U1101/X (STP_BUF_S_4)                0.0183946192
                                                  0.2743105888 r
  U841/X (STP_ND2_G_3)                 0.0132024586
                                                  0.2875130475 f
  U1395/X (STP_ND2_S_2)                0.0123100281
                                                  0.2998230755 r
  U1336/X (STP_MUXI2_MG_1P5)           0.0183860660
                                                  0.3182091415 f
  U1347/X (STP_AOI21_1P5)              0.0244051516
                                                  0.3426142931 r
  U1489/X (STP_NR3_G_4)                0.0223238468
                                                  0.3649381399 f
  U1640/X (STP_ND2_S_10)               0.0198886395
                                                  0.3848267794 r
  U775/X (STP_INV_4)                   0.0128784180
                                                  0.3977051973 f
  U1200/X (STP_NR2_G_6)                0.0136855245
                                                  0.4113907218 r
  U1610/X (STP_AOAI211_2)              0.0287780464
                                                  0.4401687682 f
  U1599/X (STP_EO2_S_0P5)              0.0406300426
                                                  0.4807988107 r
  message[61] (out)                    0.0000000000
                                                  0.4807988107 r
  data arrival time                               0.4807988107

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4807988107
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0807988048


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[6] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1016/X (STP_INV_S_14)               0.0125615299
                                                  0.2550476491 f
  U1605/X (STP_NR2_G_16)               0.0145997107
                                                  0.2696473598 r
  U1003/X (STP_AN2_24)                 0.0258715153
                                                  0.2955188751 r
  U867/X (STP_INV_11)                  0.0096612573
                                                  0.3051801324 f
  U1403/X (STP_NR2_3)                  0.0178849995
                                                  0.3230651319 r
  U1553/X (STP_NR3_G_4)                0.0169668496
                                                  0.3400319815 f
  U785/X (STP_ND2_S_5)                 0.0183093250
                                                  0.3583413064 r
  U1420/X (STP_NR3_G_12)               0.0203809738
                                                  0.3787222803 f
  U978/X (STP_NR2_6)                   0.0117878318
                                                  0.3905101120 r
  U771/X (STP_INV_4)                   0.0153760314
                                                  0.4058861434 f
  U1129/X (STP_NR2_6)                  0.0154769123
                                                  0.4213630557 r
  U1128/X (STP_NR2_G_12)               0.0134247243
                                                  0.4347877800 f
  U991/X (STP_NR2_3)                   0.0108345151
                                                  0.4456222951 r
  U1247/X (STP_EN2_S_2)                0.0349953771
                                                  0.4806176722 f
  message[6] (out)                     0.0000000000
                                                  0.4806176722 f
  data arrival time                               0.4806176722

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4806176722
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0806176662


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[19]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1362/X (STP_NR2_G_12)               0.0161038339
                                                  0.2585899532 f
  U1295/X (STP_INV_18)                 0.0108545721
                                                  0.2694445252 r
  U1303/X (STP_NR2_S_20)               0.0115194023
                                                  0.2809639275 f
  U1368/X (STP_ND2_6)                  0.0080561340
                                                  0.2890200615 r
  U1540/X (STP_ND4_4)                  0.0270373821
                                                  0.3160574436 f
  U1428/X (STP_AOI211_G_4)             0.0314567387
                                                  0.3475141823 r
  U1703/X (STP_ND4_MM_8)               0.0285652578
                                                  0.3760794401 f
  U1411/X (STP_BUF_S_12)               0.0267638862
                                                  0.4028433263 f
  U765/X (STP_INV_4)                   0.0122230053
                                                  0.4150663316 r
  U755/X (STP_ND2_S_10)                0.0172560215
                                                  0.4323223531 f
  U742/X (STP_NR2_G_2)                 0.0123432577
                                                  0.4446656108 r
  U1197/X (STP_EO2_S_0P5)              0.0357831419
                                                  0.4804487526 f
  message[19] (out)                    0.0000000000
                                                  0.4804487526 f
  data arrival time                               0.4804487526

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4804487526
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0804487467


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[11]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0743665099
                                                  0.2212382555 r
  U1406/X (STP_INV_11)                 0.0233360827
                                                  0.2445743382 f
  U1016/X (STP_INV_S_14)               0.0113416314
                                                  0.2559159696 r
  U1101/X (STP_BUF_S_4)                0.0183946192
                                                  0.2743105888 r
  U1488/X (STP_OAI31_G_1)              0.0194436908
                                                  0.2937542796 f
  U1370/X (STP_AOI211_G_2)             0.0222341716
                                                  0.3159884512 r
  U1093/X (STP_AOI22_2)                0.0225265622
                                                  0.3385150135 f
  U1568/X (STP_AOI211_4)               0.0308187008
                                                  0.3693337142 r
  U1356/X (STP_ND2_S_10)               0.0224873126
                                                  0.3918210268 f
  U1293/X (STP_OAI21_4)                0.0164317489
                                                  0.4082527757 r
  U750/X (STP_ND2_S_5)                 0.0187253058
                                                  0.4269780815 f
  U1299/X (STP_NR2_1)                  0.0164019167
                                                  0.4433799982 r
  U1667/X (STP_EO2_S_0P5)              0.0370490551
                                                  0.4804290533 f
  message[11] (out)                    0.0000000000
                                                  0.4804290533 f
  data arrival time                               0.4804290533

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4804290533
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0804290473


  Startpoint: codeword[12]
              (input port clocked by vclk)
  Endpoint: message[59]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[12] (in)                    0.0000000000
                                                  0.0000000000 r
  U1516/X (STP_EO3_3)                  0.0896201208
                                                  0.0896201208 f
  U1062/X (STP_INV_6)                  0.0101224631
                                                  0.0997425839 r
  U1574/X (STP_EN2_6)                  0.0398432389
                                                  0.1395858228 f
  U1401/X (STP_EN3_6)                  0.0762154460
                                                  0.2158012688 r
  U1230/X (STP_INV_15)                 0.0202220082
                                                  0.2360232770 f
  U1526/X (STP_ND2_G_2)                0.0190026760
                                                  0.2550259531 r
  U1292/X (STP_OR2_7)                  0.0231963992
                                                  0.2782223523 r
  U846/X (STP_NR2_1P5)                 0.0138013065
                                                  0.2920236588 f
  U1427/X (STP_NR4_6)                  0.0351780653
                                                  0.3272017241 r
  U1629/X (STP_ND4_MM_8)               0.0257320106
                                                  0.3529337347 f
  U1420/X (STP_NR3_G_12)               0.0268068612
                                                  0.3797405958 r
  U1026/X (STP_INV_18)                 0.0146850348
                                                  0.3944256306 f
  U1111/X (STP_NR2_S_20)               0.0110926032
                                                  0.4055182338 r
  U756/X (STP_ND2_S_1)                 0.0187998116
                                                  0.4243180454 f
  U1644/X (STP_NR2_1)                  0.0174313784
                                                  0.4417494237 r
  U1475/X (STP_EN2_S_1)                0.0384339690
                                                  0.4801833928 f
  message[59] (out)                    0.0000000000
                                                  0.4801833928 f
  data arrival time                               0.4801833928

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4801833928
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0801833868


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[63]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1362/X (STP_NR2_G_12)               0.0161038339
                                                  0.2585899532 f
  U1295/X (STP_INV_18)                 0.0108545721
                                                  0.2694445252 r
  U1303/X (STP_NR2_S_20)               0.0115194023
                                                  0.2809639275 f
  U927/X (STP_INV_S_10)                0.0095040798
                                                  0.2904680073 r
  U1083/X (STP_NR2_G_3P5)              0.0071646869
                                                  0.2976326942 f
  U812/X (STP_NR2_G_2)                 0.0107844174
                                                  0.3084171116 r
  U1073/X (STP_NR2B_4)                 0.0233404934
                                                  0.3317576051 r
  U1072/X (STP_ND2_S_10)               0.0163316429
                                                  0.3480892479 f
  U998/X (STP_NR3_G_16)                0.0299489796
                                                  0.3780382276 r
  U978/X (STP_NR2_6)                   0.0155293643
                                                  0.3935675919 f
  U771/X (STP_INV_4)                   0.0144965053
                                                  0.4080640972 r
  U1102/X (STP_INV_6)                  0.0092823207
                                                  0.4173464179 f
  U1103/X (STP_ND2_S_7)                0.0153615475
                                                  0.4327079654 r
  U1627/X (STP_NR2_G_2)                0.0104893148
                                                  0.4431972802 f
  U1216/X (STP_EO2_S_0P5)              0.0369155705
                                                  0.4801128507 r
  message[63] (out)                    0.0000000000
                                                  0.4801128507 r
  data arrival time                               0.4801128507

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4801128507
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0801128447


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[28]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1362/X (STP_NR2_G_12)               0.0161038339
                                                  0.2585899532 f
  U1295/X (STP_INV_18)                 0.0108545721
                                                  0.2694445252 r
  U1303/X (STP_NR2_S_20)               0.0115194023
                                                  0.2809639275 f
  U927/X (STP_INV_S_10)                0.0095040798
                                                  0.2904680073 r
  U1002/X (STP_NR2_8)                  0.0103429556
                                                  0.3008109629 f
  U1274/X (STP_NR3_G_4)                0.0138395131
                                                  0.3146504760 r
  U1246/X (STP_ND2_G_4)                0.0142432451
                                                  0.3288937211 f
  U1273/X (STP_NR2_G_4)                0.0135399103
                                                  0.3424336314 r
  U1326/X (STP_ND2_G_4)                0.0171738863
                                                  0.3596075177 f
  U1008/X (STP_NR2_8)                  0.0154254735
                                                  0.3750329912 r
  U1144/X (STP_ND2_S_24)               0.0169514418
                                                  0.3919844329 f
  U1780/X (STP_NR2_G_0P8)              0.0191441774
                                                  0.4111286104 r
  U1447/X (STP_INV_S_0P65)             0.0128931999
                                                  0.4240218103 f
  U1220/X (STP_ND2_S_1)                0.0112086535
                                                  0.4352304637 r
  U1781/X (STP_OAI22_0P5)              0.0227361023
                                                  0.4579665661 f
  U1782/X (STP_AOI211_0P75)            0.0220013261
                                                  0.4799678922 r
  message[28] (out)                    0.0000000000
                                                  0.4799678922 r
  data arrival time                               0.4799678922

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4799678922
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0799678862


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[3] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1362/X (STP_NR2_G_12)               0.0161038339
                                                  0.2585899532 f
  U1295/X (STP_INV_18)                 0.0108545721
                                                  0.2694445252 r
  U1303/X (STP_NR2_S_20)               0.0115194023
                                                  0.2809639275 f
  U1368/X (STP_ND2_6)                  0.0080561340
                                                  0.2890200615 r
  U1540/X (STP_ND4_4)                  0.0270373821
                                                  0.3160574436 f
  U1428/X (STP_AOI211_G_4)             0.0314567387
                                                  0.3475141823 r
  U1703/X (STP_ND4_MM_8)               0.0285652578
                                                  0.3760794401 f
  U1411/X (STP_BUF_S_12)               0.0267638862
                                                  0.4028433263 f
  U1252/X (STP_NR2_6)                  0.0143376291
                                                  0.4171809554 r
  U1636/X (STP_ND2_S_16)               0.0141502023
                                                  0.4313311577 f
  U740/X (STP_NR2_1P5)                 0.0124844015
                                                  0.4438155591 r
  U1396/X (STP_EO2_S_0P5)              0.0359142125
                                                  0.4797297716 f
  message[3] (out)                     0.0000000000
                                                  0.4797297716 f
  data arrival time                               0.4797297716

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4797297716
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0797297657


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[43]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0743665099
                                                  0.2212382555 r
  U1406/X (STP_INV_11)                 0.0233360827
                                                  0.2445743382 f
  U1016/X (STP_INV_S_14)               0.0113416314
                                                  0.2559159696 r
  U1101/X (STP_BUF_S_4)                0.0183946192
                                                  0.2743105888 r
  U1488/X (STP_OAI31_G_1)              0.0194436908
                                                  0.2937542796 f
  U1370/X (STP_AOI211_G_2)             0.0222341716
                                                  0.3159884512 r
  U1093/X (STP_AOI22_2)                0.0225265622
                                                  0.3385150135 f
  U1568/X (STP_AOI211_4)               0.0308187008
                                                  0.3693337142 r
  U1356/X (STP_ND2_S_10)               0.0224873126
                                                  0.3918210268 f
  U1293/X (STP_OAI21_4)                0.0164317489
                                                  0.4082527757 r
  U750/X (STP_ND2_S_5)                 0.0187253058
                                                  0.4269780815 f
  U1380/X (STP_NR2_G_2)                0.0163788199
                                                  0.4433569014 r
  U1371/X (STP_EN2_S_2)                0.0359876752
                                                  0.4793445766 f
  message[43] (out)                    0.0000000000
                                                  0.4793445766 f
  data arrival time                               0.4793445766

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4793445766
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0793445706


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[15]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0744216442
                                                  0.2212933898 f
  U1406/X (STP_INV_11)                 0.0211927295
                                                  0.2424861193 r
  U1362/X (STP_NR2_G_12)               0.0161038339
                                                  0.2585899532 f
  U1295/X (STP_INV_18)                 0.0108545721
                                                  0.2694445252 r
  U1303/X (STP_NR2_S_20)               0.0115194023
                                                  0.2809639275 f
  U927/X (STP_INV_S_10)                0.0095040798
                                                  0.2904680073 r
  U1083/X (STP_NR2_G_3P5)              0.0071646869
                                                  0.2976326942 f
  U812/X (STP_NR2_G_2)                 0.0107844174
                                                  0.3084171116 r
  U1073/X (STP_NR2B_4)                 0.0233404934
                                                  0.3317576051 r
  U1072/X (STP_ND2_S_10)               0.0163316429
                                                  0.3480892479 f
  U998/X (STP_NR3_G_16)                0.0299489796
                                                  0.3780382276 r
  U978/X (STP_NR2_6)                   0.0155293643
                                                  0.3935675919 f
  U771/X (STP_INV_4)                   0.0144965053
                                                  0.4080640972 r
  U1102/X (STP_INV_6)                  0.0092823207
                                                  0.4173464179 f
  U1103/X (STP_ND2_S_7)                0.0153615475
                                                  0.4327079654 r
  U1284/X (STP_NR2_G_2)                0.0104893148
                                                  0.4431972802 f
  U1666/X (STP_EO2_S_0P5)              0.0359023213
                                                  0.4790996015 r
  message[15] (out)                    0.0000000000
                                                  0.4790996015 r
  data arrival time                               0.4790996015

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4790996015
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0790995955


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[24] (in)                    0.0000000000
                                                  0.0000000000 r
  U1486/X (STP_INV_18)                 0.0129442047
                                                  0.0129442047 f
  U1149/X (STP_EO3_3)                  0.0710439160
                                                  0.0839881226 f
  U1564/X (STP_EN3_3)                  0.0628836229
                                                  0.1468717456 f
  U1563/X (STP_EN3_3)                  0.0743665099
                                                  0.2212382555 r
  U1406/X (STP_INV_11)                 0.0233360827
                                                  0.2445743382 f
  U1362/X (STP_NR2_G_12)               0.0206395984
                                                  0.2652139366 r
  U1208/X (STP_AOI31_2)                0.0339405537
                                                  0.2991544902 f
  U1338/X (STP_AOI31_4)                0.0206057131
                                                  0.3197602034 r
  U1428/X (STP_AOI211_G_4)             0.0234806538
                                                  0.3432408571 f
  U1703/X (STP_ND4_MM_8)               0.0277903378
                                                  0.3710311949 r
  U1573/X (STP_AN2_S_4)                0.0381363332
                                                  0.4091675282 r
  U759/X (STP_ND2_9)                   0.0185922682
                                                  0.4277597964 f
  U1385/X (STP_NR2_G_2)                0.0152767003
                                                  0.4430364966 r
  U1217/X (STP_EO2_S_0P5)              0.0358436108
                                                  0.4788801074 f
  message[47] (out)                    0.0000000000
                                                  0.4788801074 f
  data arrival time                               0.4788801074

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4788801074
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0788801014


    Net: message[0]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[1]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[2]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[3]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[4]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[5]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[6]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[7]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[8]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[9]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[10]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[11]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[12]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[13]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[14]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[15]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[16]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[17]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[18]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[19]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[20]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[21]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[22]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[23]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[24]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[25]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[26]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[27]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[28]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[29]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[30]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[31]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[32]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[33]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[34]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[35]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[36]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[37]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[38]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[39]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[40]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[41]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[42]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[43]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[44]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[45]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[46]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[47]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[48]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[49]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[50]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[51]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[52]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[53]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[54]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[55]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[56]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[57]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[58]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[59]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[60]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[61]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[62]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[63]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Design: SEC_DAEC_decoder

    max_area           0.0000000000
  - Current Area       1841.2800292969
  ------------------------------
    Slack              -1841.2800292969  (VIOLATED)


    Design: SEC_DAEC_decoder

    max_leakage_power      0.0000000000
  - Current Leakage Power  51791.6054687500
  ----------------------------------
    Slack                  -51791.6054687500  (VIOLATED)


1
