
STM32_RS485.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f74  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000034f0  08006104  08006104  00007104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095f4  080095f4  0000b060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080095f4  080095f4  0000a5f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080095fc  080095fc  0000b060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095fc  080095fc  0000a5fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009600  08009600  0000a600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08009604  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b060  2**0
                  CONTENTS
 10 .bss          0000031c  20000060  20000060  0000b060  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000037c  2000037c  0000b060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b060  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012bf6  00000000  00000000  0000b090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d29  00000000  00000000  0001dc86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001170  00000000  00000000  000209b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d90  00000000  00000000  00021b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022cd3  00000000  00000000  000228b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014bea  00000000  00000000  00045583  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d139a  00000000  00000000  0005a16d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012b507  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004e10  00000000  00000000  0012b54c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  0013035c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080060ec 	.word	0x080060ec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	080060ec 	.word	0x080060ec

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <button_init>:
/**
 * @brief  	Khởi tạo ma trận phím
 * @param  	None
 * @retval 	None
 */
void button_init() {
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	// Đặt chân LOAD (PL) lên mức CAO (chế độ chờ)
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_SET);
 80005a0:	2201      	movs	r2, #1
 80005a2:	2108      	movs	r1, #8
 80005a4:	4802      	ldr	r0, [pc, #8]	@ (80005b0 <button_init+0x14>)
 80005a6:	f002 f9cb 	bl	8002940 <HAL_GPIO_WritePin>
}
 80005aa:	bf00      	nop
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	40020c00 	.word	0x40020c00

080005b4 <button_scan>:
 * @brief  	Quét ma trận phím (đọc 16 nút)
 * @param  	None
 * @note  	Nên được gọi định kỳ
 * @retval 	None
 */
void button_scan() {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af00      	add	r7, sp, #0
	// 1. Chốt (latch) trạng thái 16 nút
	// Kéo chân LOAD (PL) của 74HC165 xuống THẤP
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 80005ba:	2200      	movs	r2, #0
 80005bc:	2108      	movs	r1, #8
 80005be:	4833      	ldr	r0, [pc, #204]	@ (800068c <button_scan+0xd8>)
 80005c0:	f002 f9be 	bl	8002940 <HAL_GPIO_WritePin>
	// Kéo chân LOAD (PL) lên CAO trở lại
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_SET);
 80005c4:	2201      	movs	r2, #1
 80005c6:	2108      	movs	r1, #8
 80005c8:	4830      	ldr	r0, [pc, #192]	@ (800068c <button_scan+0xd8>)
 80005ca:	f002 f9b9 	bl	8002940 <HAL_GPIO_WritePin>
	// 2. Dùng SPI để đọc 2 byte (16 bit)
	//    &hspi1            : Handle của SPI1
	//    (void*) &button_spi_buffer : Con trỏ tới nơi lưu dữ liệu
	//    2                 : Đọc 2 bytes (16 bits)
	//    10                : Timeout 10ms
	HAL_SPI_Receive(&hspi1, (uint8_t*) &button_spi_buffer, 2, 10);
 80005ce:	230a      	movs	r3, #10
 80005d0:	2202      	movs	r2, #2
 80005d2:	492f      	ldr	r1, [pc, #188]	@ (8000690 <button_scan+0xdc>)
 80005d4:	482f      	ldr	r0, [pc, #188]	@ (8000694 <button_scan+0xe0>)
 80005d6:	f002 feae 	bl	8003336 <HAL_SPI_Receive>

	// 3. Xử lý logic chống dội và sắp xếp lại (re-mapping)
	int button_index = 0;
 80005da:	2300      	movs	r3, #0
 80005dc:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000; // Bắt đầu từ bit cao nhất (MSB)
 80005de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80005e2:	817b      	strh	r3, [r7, #10]

	for (int i = 0; i < 16; i++) {
 80005e4:	2300      	movs	r3, #0
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	e047      	b.n	800067a <button_scan+0xc6>
		//Logic Re-mapping
		if (i >= 0 && i <= 3) {
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	db06      	blt.n	80005fe <button_scan+0x4a>
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	2b03      	cmp	r3, #3
 80005f4:	dc03      	bgt.n	80005fe <button_scan+0x4a>
			button_index = i + 4;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	3304      	adds	r3, #4
 80005fa:	60fb      	str	r3, [r7, #12]
 80005fc:	e018      	b.n	8000630 <button_scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	2b03      	cmp	r3, #3
 8000602:	dd07      	ble.n	8000614 <button_scan+0x60>
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2b07      	cmp	r3, #7
 8000608:	dc04      	bgt.n	8000614 <button_scan+0x60>
			button_index = 7 - i;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	f1c3 0307 	rsb	r3, r3, #7
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	e00d      	b.n	8000630 <button_scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2b07      	cmp	r3, #7
 8000618:	dd06      	ble.n	8000628 <button_scan+0x74>
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2b0b      	cmp	r3, #11
 800061e:	dc03      	bgt.n	8000628 <button_scan+0x74>
			button_index = i + 4;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	3304      	adds	r3, #4
 8000624:	60fb      	str	r3, [r7, #12]
 8000626:	e003      	b.n	8000630 <button_scan+0x7c>
		} else {
			button_index = 23 - i;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	f1c3 0317 	rsb	r3, r3, #23
 800062e:	60fb      	str	r3, [r7, #12]
		}
		//Kết thúc Logic Re-mapping ---

		// Kiểm tra bit: Nút nhấn là active-low (nhấn = 0)
		if (button_spi_buffer & mask) {
 8000630:	4b17      	ldr	r3, [pc, #92]	@ (8000690 <button_scan+0xdc>)
 8000632:	881a      	ldrh	r2, [r3, #0]
 8000634:	897b      	ldrh	r3, [r7, #10]
 8000636:	4013      	ands	r3, r2
 8000638:	b29b      	uxth	r3, r3
 800063a:	2b00      	cmp	r3, #0
 800063c:	d005      	beq.n	800064a <button_scan+0x96>
			// Bit = 1 (Không nhấn)
			button_count[button_index] = 0; // Reset bộ đếm
 800063e:	4a16      	ldr	r2, [pc, #88]	@ (8000698 <button_scan+0xe4>)
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	2100      	movs	r1, #0
 8000644:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000648:	e011      	b.n	800066e <button_scan+0xba>
		} else {
			// Bit = 0 (Đang nhấn)
			if (button_count[button_index] < 65535) { // Chống tràn
 800064a:	4a13      	ldr	r2, [pc, #76]	@ (8000698 <button_scan+0xe4>)
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000652:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000656:	4293      	cmp	r3, r2
 8000658:	d009      	beq.n	800066e <button_scan+0xba>
				button_count[button_index]++; // Tăng bộ đếm
 800065a:	4a0f      	ldr	r2, [pc, #60]	@ (8000698 <button_scan+0xe4>)
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000662:	3301      	adds	r3, #1
 8000664:	b299      	uxth	r1, r3
 8000666:	4a0c      	ldr	r2, [pc, #48]	@ (8000698 <button_scan+0xe4>)
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}
		}

		mask = mask >> 1; // Dịch mask sang bit tiếp theo
 800066e:	897b      	ldrh	r3, [r7, #10]
 8000670:	085b      	lsrs	r3, r3, #1
 8000672:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	3301      	adds	r3, #1
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	2b0f      	cmp	r3, #15
 800067e:	ddb4      	ble.n	80005ea <button_scan+0x36>
	}
}
 8000680:	bf00      	nop
 8000682:	bf00      	nop
 8000684:	3710      	adds	r7, #16
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	40020c00 	.word	0x40020c00
 8000690:	20000000 	.word	0x20000000
 8000694:	200000ec 	.word	0x200000ec
 8000698:	2000007c 	.word	0x2000007c

0800069c <FSM_Init>:
/* Public Functions ----------------------------------------------------------*/

/**
 * @brief  Khởi tạo FSM và các thành phần liên quan
 */
void FSM_Init(void) {
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
    lcd_init();     // Khởi tạo LCD
 80006a0:	f000 fe06 	bl	80012b0 <lcd_init>
    button_init();  // Khởi tạo Button
 80006a4:	f7ff ff7a 	bl	800059c <button_init>

    // Khởi tạo FSM và LCD layout ban đầu
    currentState = STATE_AUTO;
 80006a8:	4b05      	ldr	r3, [pc, #20]	@ (80006c0 <FSM_Init+0x24>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	701a      	strb	r2, [r3, #0]
    Update_LCD_Layout(currentState);
 80006ae:	4b04      	ldr	r3, [pc, #16]	@ (80006c0 <FSM_Init+0x24>)
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	4618      	mov	r0, r3
 80006b6:	f000 f969 	bl	800098c <Update_LCD_Layout>
}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	2000009c 	.word	0x2000009c

080006c4 <FSM_Run>:

/**
 * @brief  Hàm chạy chính của FSM (gọi liên tục trong while(1))
 */
void FSM_Run(void) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
    // Chỉ chạy Auto Poll khi ở trạng thái AUTO
    if (currentState == STATE_AUTO) {
 80006c8:	4b10      	ldr	r3, [pc, #64]	@ (800070c <FSM_Run+0x48>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d102      	bne.n	80006d8 <FSM_Run+0x14>
        Handle_Auto_Poll();
 80006d2:	f000 fa1d 	bl	8000b10 <Handle_Auto_Poll>
        if (HAL_GetTick() - execute_mode_timer > EXECUTE_TIMEOUT) {
            currentState = STATE_AUTO;
            Update_LCD_Layout(currentState);
        }
    }
}
 80006d6:	e017      	b.n	8000708 <FSM_Run+0x44>
    else if (currentState == STATE_EXECUTE) {
 80006d8:	4b0c      	ldr	r3, [pc, #48]	@ (800070c <FSM_Run+0x48>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	2b02      	cmp	r3, #2
 80006e0:	d112      	bne.n	8000708 <FSM_Run+0x44>
        if (HAL_GetTick() - execute_mode_timer > EXECUTE_TIMEOUT) {
 80006e2:	f001 fdbd 	bl	8002260 <HAL_GetTick>
 80006e6:	4602      	mov	r2, r0
 80006e8:	4b09      	ldr	r3, [pc, #36]	@ (8000710 <FSM_Run+0x4c>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	1ad3      	subs	r3, r2, r3
 80006ee:	f247 5230 	movw	r2, #30000	@ 0x7530
 80006f2:	4293      	cmp	r3, r2
 80006f4:	d908      	bls.n	8000708 <FSM_Run+0x44>
            currentState = STATE_AUTO;
 80006f6:	4b05      	ldr	r3, [pc, #20]	@ (800070c <FSM_Run+0x48>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	701a      	strb	r2, [r3, #0]
            Update_LCD_Layout(currentState);
 80006fc:	4b03      	ldr	r3, [pc, #12]	@ (800070c <FSM_Run+0x48>)
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	b2db      	uxtb	r3, r3
 8000702:	4618      	mov	r0, r3
 8000704:	f000 f942 	bl	800098c <Update_LCD_Layout>
}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}
 800070c:	2000009c 	.word	0x2000009c
 8000710:	200000a4 	.word	0x200000a4

08000714 <FSM_Button_Handle>:

/**
 * @brief  Xử lý logic nút nhấn (gọi mỗi 10ms từ ngắt timer)
 */
void FSM_Button_Handle(void) {
 8000714:	b580      	push	{r7, lr}
 8000716:	b086      	sub	sp, #24
 8000718:	af04      	add	r7, sp, #16
    // --- Xử lý Chuyển trạng thái (BTN0) ---
    // button_count[i] == 1 nghĩa là "vừa mới được nhấn" (chống lặp)
    if (button_count[BTN0_INDEX] == 1) {
 800071a:	4b59      	ldr	r3, [pc, #356]	@ (8000880 <FSM_Button_Handle+0x16c>)
 800071c:	881b      	ldrh	r3, [r3, #0]
 800071e:	2b01      	cmp	r3, #1
 8000720:	d128      	bne.n	8000774 <FSM_Button_Handle+0x60>
        FSM_State_t nextState = currentState;
 8000722:	4b58      	ldr	r3, [pc, #352]	@ (8000884 <FSM_Button_Handle+0x170>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	71fb      	strb	r3, [r7, #7]
        if (currentState == STATE_AUTO) {
 8000728:	4b56      	ldr	r3, [pc, #344]	@ (8000884 <FSM_Button_Handle+0x170>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	b2db      	uxtb	r3, r3
 800072e:	2b00      	cmp	r3, #0
 8000730:	d102      	bne.n	8000738 <FSM_Button_Handle+0x24>
            nextState = STATE_SELECTED_ID;
 8000732:	2301      	movs	r3, #1
 8000734:	71fb      	strb	r3, [r7, #7]
 8000736:	e00e      	b.n	8000756 <FSM_Button_Handle+0x42>
        }
        else if (currentState == STATE_SELECTED_ID) {
 8000738:	4b52      	ldr	r3, [pc, #328]	@ (8000884 <FSM_Button_Handle+0x170>)
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	b2db      	uxtb	r3, r3
 800073e:	2b01      	cmp	r3, #1
 8000740:	d102      	bne.n	8000748 <FSM_Button_Handle+0x34>
            nextState = STATE_EXECUTE;
 8000742:	2302      	movs	r3, #2
 8000744:	71fb      	strb	r3, [r7, #7]
 8000746:	e006      	b.n	8000756 <FSM_Button_Handle+0x42>
        }
        else if (currentState == STATE_EXECUTE) {
 8000748:	4b4e      	ldr	r3, [pc, #312]	@ (8000884 <FSM_Button_Handle+0x170>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	b2db      	uxtb	r3, r3
 800074e:	2b02      	cmp	r3, #2
 8000750:	d101      	bne.n	8000756 <FSM_Button_Handle+0x42>
            nextState = STATE_AUTO;
 8000752:	2300      	movs	r3, #0
 8000754:	71fb      	strb	r3, [r7, #7]
        }

        if (nextState != currentState) {
 8000756:	4b4b      	ldr	r3, [pc, #300]	@ (8000884 <FSM_Button_Handle+0x170>)
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	b2db      	uxtb	r3, r3
 800075c:	79fa      	ldrb	r2, [r7, #7]
 800075e:	429a      	cmp	r2, r3
 8000760:	d008      	beq.n	8000774 <FSM_Button_Handle+0x60>
            currentState = nextState;
 8000762:	4a48      	ldr	r2, [pc, #288]	@ (8000884 <FSM_Button_Handle+0x170>)
 8000764:	79fb      	ldrb	r3, [r7, #7]
 8000766:	7013      	strb	r3, [r2, #0]
            Update_LCD_Layout(currentState); // Cập nhật LCD
 8000768:	4b46      	ldr	r3, [pc, #280]	@ (8000884 <FSM_Button_Handle+0x170>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	b2db      	uxtb	r3, r3
 800076e:	4618      	mov	r0, r3
 8000770:	f000 f90c 	bl	800098c <Update_LCD_Layout>
        }
    }

    // --- Xử lý các nút theo trạng thái ---
    switch (currentState)
 8000774:	4b43      	ldr	r3, [pc, #268]	@ (8000884 <FSM_Button_Handle+0x170>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	b2db      	uxtb	r3, r3
 800077a:	2b02      	cmp	r3, #2
 800077c:	d058      	beq.n	8000830 <FSM_Button_Handle+0x11c>
 800077e:	2b02      	cmp	r3, #2
 8000780:	dc7a      	bgt.n	8000878 <FSM_Button_Handle+0x164>
 8000782:	2b00      	cmp	r3, #0
 8000784:	d073      	beq.n	800086e <FSM_Button_Handle+0x15a>
 8000786:	2b01      	cmp	r3, #1
 8000788:	d000      	beq.n	800078c <FSM_Button_Handle+0x78>
                UI_Handle_Write_Request(target_slave_id);
                execute_mode_timer = HAL_GetTick(); // Reset timeout
            }
            break;
    }
}
 800078a:	e075      	b.n	8000878 <FSM_Button_Handle+0x164>
            if (button_count[BTN1_INDEX] == 1) { // Tăng ID
 800078c:	4b3c      	ldr	r3, [pc, #240]	@ (8000880 <FSM_Button_Handle+0x16c>)
 800078e:	885b      	ldrh	r3, [r3, #2]
 8000790:	2b01      	cmp	r3, #1
 8000792:	d123      	bne.n	80007dc <FSM_Button_Handle+0xc8>
                target_slave_id++;
 8000794:	4b3c      	ldr	r3, [pc, #240]	@ (8000888 <FSM_Button_Handle+0x174>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	b2db      	uxtb	r3, r3
 800079a:	3301      	adds	r3, #1
 800079c:	b2da      	uxtb	r2, r3
 800079e:	4b3a      	ldr	r3, [pc, #232]	@ (8000888 <FSM_Button_Handle+0x174>)
 80007a0:	701a      	strb	r2, [r3, #0]
                if (target_slave_id > MAX_SLAVE_ID) target_slave_id = 1;
 80007a2:	4b39      	ldr	r3, [pc, #228]	@ (8000888 <FSM_Button_Handle+0x174>)
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	2b02      	cmp	r3, #2
 80007aa:	d902      	bls.n	80007b2 <FSM_Button_Handle+0x9e>
 80007ac:	4b36      	ldr	r3, [pc, #216]	@ (8000888 <FSM_Button_Handle+0x174>)
 80007ae:	2201      	movs	r2, #1
 80007b0:	701a      	strb	r2, [r3, #0]
                sprintf(lcd_line, "TARGET: S%d", target_slave_id);
 80007b2:	4b35      	ldr	r3, [pc, #212]	@ (8000888 <FSM_Button_Handle+0x174>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	461a      	mov	r2, r3
 80007ba:	4934      	ldr	r1, [pc, #208]	@ (800088c <FSM_Button_Handle+0x178>)
 80007bc:	4834      	ldr	r0, [pc, #208]	@ (8000890 <FSM_Button_Handle+0x17c>)
 80007be:	f004 fff5 	bl	80057ac <siprintf>
                lcd_show_string(10, 50, lcd_line, BLUE, WHITE, 24, 0);
 80007c2:	2300      	movs	r3, #0
 80007c4:	9302      	str	r3, [sp, #8]
 80007c6:	2318      	movs	r3, #24
 80007c8:	9301      	str	r3, [sp, #4]
 80007ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007ce:	9300      	str	r3, [sp, #0]
 80007d0:	231f      	movs	r3, #31
 80007d2:	4a2f      	ldr	r2, [pc, #188]	@ (8000890 <FSM_Button_Handle+0x17c>)
 80007d4:	2132      	movs	r1, #50	@ 0x32
 80007d6:	200a      	movs	r0, #10
 80007d8:	f000 fce4 	bl	80011a4 <lcd_show_string>
            if (button_count[BTN2_INDEX] == 1) { // Giảm ID
 80007dc:	4b28      	ldr	r3, [pc, #160]	@ (8000880 <FSM_Button_Handle+0x16c>)
 80007de:	889b      	ldrh	r3, [r3, #4]
 80007e0:	2b01      	cmp	r3, #1
 80007e2:	d146      	bne.n	8000872 <FSM_Button_Handle+0x15e>
                if (target_slave_id > 1) target_slave_id--;
 80007e4:	4b28      	ldr	r3, [pc, #160]	@ (8000888 <FSM_Button_Handle+0x174>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	2b01      	cmp	r3, #1
 80007ec:	d907      	bls.n	80007fe <FSM_Button_Handle+0xea>
 80007ee:	4b26      	ldr	r3, [pc, #152]	@ (8000888 <FSM_Button_Handle+0x174>)
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	3b01      	subs	r3, #1
 80007f6:	b2da      	uxtb	r2, r3
 80007f8:	4b23      	ldr	r3, [pc, #140]	@ (8000888 <FSM_Button_Handle+0x174>)
 80007fa:	701a      	strb	r2, [r3, #0]
 80007fc:	e002      	b.n	8000804 <FSM_Button_Handle+0xf0>
                else target_slave_id = MAX_SLAVE_ID;
 80007fe:	4b22      	ldr	r3, [pc, #136]	@ (8000888 <FSM_Button_Handle+0x174>)
 8000800:	2202      	movs	r2, #2
 8000802:	701a      	strb	r2, [r3, #0]
                sprintf(lcd_line, "TARGET: S%d", target_slave_id);
 8000804:	4b20      	ldr	r3, [pc, #128]	@ (8000888 <FSM_Button_Handle+0x174>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	b2db      	uxtb	r3, r3
 800080a:	461a      	mov	r2, r3
 800080c:	491f      	ldr	r1, [pc, #124]	@ (800088c <FSM_Button_Handle+0x178>)
 800080e:	4820      	ldr	r0, [pc, #128]	@ (8000890 <FSM_Button_Handle+0x17c>)
 8000810:	f004 ffcc 	bl	80057ac <siprintf>
                lcd_show_string(10, 50, lcd_line, BLUE, WHITE, 24, 0);
 8000814:	2300      	movs	r3, #0
 8000816:	9302      	str	r3, [sp, #8]
 8000818:	2318      	movs	r3, #24
 800081a:	9301      	str	r3, [sp, #4]
 800081c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000820:	9300      	str	r3, [sp, #0]
 8000822:	231f      	movs	r3, #31
 8000824:	4a1a      	ldr	r2, [pc, #104]	@ (8000890 <FSM_Button_Handle+0x17c>)
 8000826:	2132      	movs	r1, #50	@ 0x32
 8000828:	200a      	movs	r0, #10
 800082a:	f000 fcbb 	bl	80011a4 <lcd_show_string>
            break;
 800082e:	e020      	b.n	8000872 <FSM_Button_Handle+0x15e>
            if (button_count[BTN1_INDEX] == 1) { // Đọc (0x03)
 8000830:	4b13      	ldr	r3, [pc, #76]	@ (8000880 <FSM_Button_Handle+0x16c>)
 8000832:	885b      	ldrh	r3, [r3, #2]
 8000834:	2b01      	cmp	r3, #1
 8000836:	d10a      	bne.n	800084e <FSM_Button_Handle+0x13a>
                UI_Handle_Read_Request(target_slave_id);
 8000838:	4b13      	ldr	r3, [pc, #76]	@ (8000888 <FSM_Button_Handle+0x174>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	b2db      	uxtb	r3, r3
 800083e:	4618      	mov	r0, r3
 8000840:	f000 f9dc 	bl	8000bfc <UI_Handle_Read_Request>
                execute_mode_timer = HAL_GetTick(); // Reset timeout
 8000844:	f001 fd0c 	bl	8002260 <HAL_GetTick>
 8000848:	4603      	mov	r3, r0
 800084a:	4a12      	ldr	r2, [pc, #72]	@ (8000894 <FSM_Button_Handle+0x180>)
 800084c:	6013      	str	r3, [r2, #0]
            if (button_count[BTN2_INDEX] == 1) { // Ghi (0x06)
 800084e:	4b0c      	ldr	r3, [pc, #48]	@ (8000880 <FSM_Button_Handle+0x16c>)
 8000850:	889b      	ldrh	r3, [r3, #4]
 8000852:	2b01      	cmp	r3, #1
 8000854:	d10f      	bne.n	8000876 <FSM_Button_Handle+0x162>
                UI_Handle_Write_Request(target_slave_id);
 8000856:	4b0c      	ldr	r3, [pc, #48]	@ (8000888 <FSM_Button_Handle+0x174>)
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	b2db      	uxtb	r3, r3
 800085c:	4618      	mov	r0, r3
 800085e:	f000 fa83 	bl	8000d68 <UI_Handle_Write_Request>
                execute_mode_timer = HAL_GetTick(); // Reset timeout
 8000862:	f001 fcfd 	bl	8002260 <HAL_GetTick>
 8000866:	4603      	mov	r3, r0
 8000868:	4a0a      	ldr	r2, [pc, #40]	@ (8000894 <FSM_Button_Handle+0x180>)
 800086a:	6013      	str	r3, [r2, #0]
            break;
 800086c:	e003      	b.n	8000876 <FSM_Button_Handle+0x162>
            break;
 800086e:	bf00      	nop
 8000870:	e002      	b.n	8000878 <FSM_Button_Handle+0x164>
            break;
 8000872:	bf00      	nop
 8000874:	e000      	b.n	8000878 <FSM_Button_Handle+0x164>
            break;
 8000876:	bf00      	nop
}
 8000878:	bf00      	nop
 800087a:	3708      	adds	r7, #8
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	2000007c 	.word	0x2000007c
 8000884:	2000009c 	.word	0x2000009c
 8000888:	20000002 	.word	0x20000002
 800088c:	08006104 	.word	0x08006104
 8000890:	200000a8 	.word	0x200000a8
 8000894:	200000a4 	.word	0x200000a4

08000898 <bytes_to_hex_string>:
/* Private Functions ---------------------------------------------------------*/

/**
 * @brief  Chuyển mảng byte sang chuỗi Hex để in
 */
static void bytes_to_hex_string(uint8_t *bytes, uint16_t len, char *out_string) {
 8000898:	b580      	push	{r7, lr}
 800089a:	b086      	sub	sp, #24
 800089c:	af00      	add	r7, sp, #0
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	460b      	mov	r3, r1
 80008a2:	607a      	str	r2, [r7, #4]
 80008a4:	817b      	strh	r3, [r7, #10]
    if (len == 0) { out_string[0] = '\0'; return; }
 80008a6:	897b      	ldrh	r3, [r7, #10]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d103      	bne.n	80008b4 <bytes_to_hex_string+0x1c>
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2200      	movs	r2, #0
 80008b0:	701a      	strb	r2, [r3, #0]
 80008b2:	e021      	b.n	80008f8 <bytes_to_hex_string+0x60>
    for (int i = 0; i < len; i++) {
 80008b4:	2300      	movs	r3, #0
 80008b6:	617b      	str	r3, [r7, #20]
 80008b8:	e011      	b.n	80008de <bytes_to_hex_string+0x46>
        sprintf(out_string + (i * 3), "%02X ", bytes[i]);
 80008ba:	697a      	ldr	r2, [r7, #20]
 80008bc:	4613      	mov	r3, r2
 80008be:	005b      	lsls	r3, r3, #1
 80008c0:	4413      	add	r3, r2
 80008c2:	461a      	mov	r2, r3
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	1898      	adds	r0, r3, r2
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	68fa      	ldr	r2, [r7, #12]
 80008cc:	4413      	add	r3, r2
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	461a      	mov	r2, r3
 80008d2:	490b      	ldr	r1, [pc, #44]	@ (8000900 <bytes_to_hex_string+0x68>)
 80008d4:	f004 ff6a 	bl	80057ac <siprintf>
    for (int i = 0; i < len; i++) {
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	3301      	adds	r3, #1
 80008dc:	617b      	str	r3, [r7, #20]
 80008de:	897b      	ldrh	r3, [r7, #10]
 80008e0:	697a      	ldr	r2, [r7, #20]
 80008e2:	429a      	cmp	r2, r3
 80008e4:	dbe9      	blt.n	80008ba <bytes_to_hex_string+0x22>
    }
    out_string[(len * 3) - 1] = '\0';
 80008e6:	897a      	ldrh	r2, [r7, #10]
 80008e8:	4613      	mov	r3, r2
 80008ea:	005b      	lsls	r3, r3, #1
 80008ec:	4413      	add	r3, r2
 80008ee:	3b01      	subs	r3, #1
 80008f0:	687a      	ldr	r2, [r7, #4]
 80008f2:	4413      	add	r3, r2
 80008f4:	2200      	movs	r2, #0
 80008f6:	701a      	strb	r2, [r3, #0]
}
 80008f8:	3718      	adds	r7, #24
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	08006110 	.word	0x08006110

08000904 <clear_data_lines>:

/**
 * @brief  Xóa các dòng dữ liệu trên LCD
 */
static void clear_data_lines(void) {
 8000904:	b580      	push	{r7, lr}
 8000906:	b086      	sub	sp, #24
 8000908:	af04      	add	r7, sp, #16
    const char *clear_str = "                          ";
 800090a:	4b1f      	ldr	r3, [pc, #124]	@ (8000988 <clear_data_lines+0x84>)
 800090c:	607b      	str	r3, [r7, #4]
    lcd_show_string(10, 50, clear_str, WHITE, WHITE, 24, 0);
 800090e:	2300      	movs	r3, #0
 8000910:	9302      	str	r3, [sp, #8]
 8000912:	2318      	movs	r3, #24
 8000914:	9301      	str	r3, [sp, #4]
 8000916:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800091a:	9300      	str	r3, [sp, #0]
 800091c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000920:	687a      	ldr	r2, [r7, #4]
 8000922:	2132      	movs	r1, #50	@ 0x32
 8000924:	200a      	movs	r0, #10
 8000926:	f000 fc3d 	bl	80011a4 <lcd_show_string>
    lcd_show_string(10, 80, clear_str, WHITE, WHITE, 24, 0);
 800092a:	2300      	movs	r3, #0
 800092c:	9302      	str	r3, [sp, #8]
 800092e:	2318      	movs	r3, #24
 8000930:	9301      	str	r3, [sp, #4]
 8000932:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000936:	9300      	str	r3, [sp, #0]
 8000938:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800093c:	687a      	ldr	r2, [r7, #4]
 800093e:	2150      	movs	r1, #80	@ 0x50
 8000940:	200a      	movs	r0, #10
 8000942:	f000 fc2f 	bl	80011a4 <lcd_show_string>
    lcd_show_string(10, 66, clear_str, WHITE, WHITE, 16, 0);
 8000946:	2300      	movs	r3, #0
 8000948:	9302      	str	r3, [sp, #8]
 800094a:	2310      	movs	r3, #16
 800094c:	9301      	str	r3, [sp, #4]
 800094e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000952:	9300      	str	r3, [sp, #0]
 8000954:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000958:	687a      	ldr	r2, [r7, #4]
 800095a:	2142      	movs	r1, #66	@ 0x42
 800095c:	200a      	movs	r0, #10
 800095e:	f000 fc21 	bl	80011a4 <lcd_show_string>
    lcd_show_string(10, 106, clear_str, WHITE, WHITE, 16, 0);
 8000962:	2300      	movs	r3, #0
 8000964:	9302      	str	r3, [sp, #8]
 8000966:	2310      	movs	r3, #16
 8000968:	9301      	str	r3, [sp, #4]
 800096a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800096e:	9300      	str	r3, [sp, #0]
 8000970:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000974:	687a      	ldr	r2, [r7, #4]
 8000976:	216a      	movs	r1, #106	@ 0x6a
 8000978:	200a      	movs	r0, #10
 800097a:	f000 fc13 	bl	80011a4 <lcd_show_string>
}
 800097e:	bf00      	nop
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	08006118 	.word	0x08006118

0800098c <Update_LCD_Layout>:

/**
 * @brief  Cập nhật bố cục LCD khi chuyển trạng thái
 */
static void Update_LCD_Layout(FSM_State_t newState) {
 800098c:	b580      	push	{r7, lr}
 800098e:	b086      	sub	sp, #24
 8000990:	af04      	add	r7, sp, #16
 8000992:	4603      	mov	r3, r0
 8000994:	71fb      	strb	r3, [r7, #7]
    lcd_clear(WHITE);
 8000996:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800099a:	f000 fadd 	bl	8000f58 <lcd_clear>
    switch(newState)
 800099e:	79fb      	ldrb	r3, [r7, #7]
 80009a0:	2b02      	cmp	r3, #2
 80009a2:	d062      	beq.n	8000a6a <Update_LCD_Layout+0xde>
 80009a4:	2b02      	cmp	r3, #2
 80009a6:	f300 8095 	bgt.w	8000ad4 <Update_LCD_Layout+0x148>
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d002      	beq.n	80009b4 <Update_LCD_Layout+0x28>
 80009ae:	2b01      	cmp	r3, #1
 80009b0:	d034      	beq.n	8000a1c <Update_LCD_Layout+0x90>
            lcd_show_string(10, 50, "Sent:", BLACK, WHITE, 16, 0);
            lcd_show_string(10, 90, "Recv:", BLACK, WHITE, 16, 0);
            execute_mode_timer = HAL_GetTick();
            break;
    }
}
 80009b2:	e08f      	b.n	8000ad4 <Update_LCD_Layout+0x148>
            sprintf(lcd_line, "Mode: AUTO");
 80009b4:	4949      	ldr	r1, [pc, #292]	@ (8000adc <Update_LCD_Layout+0x150>)
 80009b6:	484a      	ldr	r0, [pc, #296]	@ (8000ae0 <Update_LCD_Layout+0x154>)
 80009b8:	f004 fef8 	bl	80057ac <siprintf>
            lcd_show_string(10, 10, lcd_line, BLACK, WHITE, 24, 0);
 80009bc:	2300      	movs	r3, #0
 80009be:	9302      	str	r3, [sp, #8]
 80009c0:	2318      	movs	r3, #24
 80009c2:	9301      	str	r3, [sp, #4]
 80009c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80009c8:	9300      	str	r3, [sp, #0]
 80009ca:	2300      	movs	r3, #0
 80009cc:	4a44      	ldr	r2, [pc, #272]	@ (8000ae0 <Update_LCD_Layout+0x154>)
 80009ce:	210a      	movs	r1, #10
 80009d0:	200a      	movs	r0, #10
 80009d2:	f000 fbe7 	bl	80011a4 <lcd_show_string>
            lcd_show_string(10, 50, "S1 Temp:", BLACK, WHITE, 24, 0);
 80009d6:	2300      	movs	r3, #0
 80009d8:	9302      	str	r3, [sp, #8]
 80009da:	2318      	movs	r3, #24
 80009dc:	9301      	str	r3, [sp, #4]
 80009de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80009e2:	9300      	str	r3, [sp, #0]
 80009e4:	2300      	movs	r3, #0
 80009e6:	4a3f      	ldr	r2, [pc, #252]	@ (8000ae4 <Update_LCD_Layout+0x158>)
 80009e8:	2132      	movs	r1, #50	@ 0x32
 80009ea:	200a      	movs	r0, #10
 80009ec:	f000 fbda 	bl	80011a4 <lcd_show_string>
            lcd_show_string(10, 80, "S2 Temp:", BLACK, WHITE, 24, 0);
 80009f0:	2300      	movs	r3, #0
 80009f2:	9302      	str	r3, [sp, #8]
 80009f4:	2318      	movs	r3, #24
 80009f6:	9301      	str	r3, [sp, #4]
 80009f8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80009fc:	9300      	str	r3, [sp, #0]
 80009fe:	2300      	movs	r3, #0
 8000a00:	4a39      	ldr	r2, [pc, #228]	@ (8000ae8 <Update_LCD_Layout+0x15c>)
 8000a02:	2150      	movs	r1, #80	@ 0x50
 8000a04:	200a      	movs	r0, #10
 8000a06:	f000 fbcd 	bl	80011a4 <lcd_show_string>
            auto_poll_target = 1;
 8000a0a:	4b38      	ldr	r3, [pc, #224]	@ (8000aec <Update_LCD_Layout+0x160>)
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	701a      	strb	r2, [r3, #0]
            auto_poll_timer = HAL_GetTick();
 8000a10:	f001 fc26 	bl	8002260 <HAL_GetTick>
 8000a14:	4603      	mov	r3, r0
 8000a16:	4a36      	ldr	r2, [pc, #216]	@ (8000af0 <Update_LCD_Layout+0x164>)
 8000a18:	6013      	str	r3, [r2, #0]
            break;
 8000a1a:	e05b      	b.n	8000ad4 <Update_LCD_Layout+0x148>
            sprintf(lcd_line, "Mode: SELECT ID");
 8000a1c:	4935      	ldr	r1, [pc, #212]	@ (8000af4 <Update_LCD_Layout+0x168>)
 8000a1e:	4830      	ldr	r0, [pc, #192]	@ (8000ae0 <Update_LCD_Layout+0x154>)
 8000a20:	f004 fec4 	bl	80057ac <siprintf>
            lcd_show_string(10, 10, lcd_line, BLACK, WHITE, 24, 0);
 8000a24:	2300      	movs	r3, #0
 8000a26:	9302      	str	r3, [sp, #8]
 8000a28:	2318      	movs	r3, #24
 8000a2a:	9301      	str	r3, [sp, #4]
 8000a2c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a30:	9300      	str	r3, [sp, #0]
 8000a32:	2300      	movs	r3, #0
 8000a34:	4a2a      	ldr	r2, [pc, #168]	@ (8000ae0 <Update_LCD_Layout+0x154>)
 8000a36:	210a      	movs	r1, #10
 8000a38:	200a      	movs	r0, #10
 8000a3a:	f000 fbb3 	bl	80011a4 <lcd_show_string>
            sprintf(lcd_line, "TARGET: S%d", target_slave_id);
 8000a3e:	4b2e      	ldr	r3, [pc, #184]	@ (8000af8 <Update_LCD_Layout+0x16c>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	b2db      	uxtb	r3, r3
 8000a44:	461a      	mov	r2, r3
 8000a46:	492d      	ldr	r1, [pc, #180]	@ (8000afc <Update_LCD_Layout+0x170>)
 8000a48:	4825      	ldr	r0, [pc, #148]	@ (8000ae0 <Update_LCD_Layout+0x154>)
 8000a4a:	f004 feaf 	bl	80057ac <siprintf>
            lcd_show_string(10, 50, lcd_line, BLUE, WHITE, 24, 0);
 8000a4e:	2300      	movs	r3, #0
 8000a50:	9302      	str	r3, [sp, #8]
 8000a52:	2318      	movs	r3, #24
 8000a54:	9301      	str	r3, [sp, #4]
 8000a56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a5a:	9300      	str	r3, [sp, #0]
 8000a5c:	231f      	movs	r3, #31
 8000a5e:	4a20      	ldr	r2, [pc, #128]	@ (8000ae0 <Update_LCD_Layout+0x154>)
 8000a60:	2132      	movs	r1, #50	@ 0x32
 8000a62:	200a      	movs	r0, #10
 8000a64:	f000 fb9e 	bl	80011a4 <lcd_show_string>
            break;
 8000a68:	e034      	b.n	8000ad4 <Update_LCD_Layout+0x148>
            sprintf(lcd_line, "Mode: EXECUTE (S%d)", target_slave_id);
 8000a6a:	4b23      	ldr	r3, [pc, #140]	@ (8000af8 <Update_LCD_Layout+0x16c>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	461a      	mov	r2, r3
 8000a72:	4923      	ldr	r1, [pc, #140]	@ (8000b00 <Update_LCD_Layout+0x174>)
 8000a74:	481a      	ldr	r0, [pc, #104]	@ (8000ae0 <Update_LCD_Layout+0x154>)
 8000a76:	f004 fe99 	bl	80057ac <siprintf>
            lcd_show_string(10, 10, lcd_line, BLACK, WHITE, 24, 0);
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	9302      	str	r3, [sp, #8]
 8000a7e:	2318      	movs	r3, #24
 8000a80:	9301      	str	r3, [sp, #4]
 8000a82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a86:	9300      	str	r3, [sp, #0]
 8000a88:	2300      	movs	r3, #0
 8000a8a:	4a15      	ldr	r2, [pc, #84]	@ (8000ae0 <Update_LCD_Layout+0x154>)
 8000a8c:	210a      	movs	r1, #10
 8000a8e:	200a      	movs	r0, #10
 8000a90:	f000 fb88 	bl	80011a4 <lcd_show_string>
            lcd_show_string(10, 50, "Sent:", BLACK, WHITE, 16, 0);
 8000a94:	2300      	movs	r3, #0
 8000a96:	9302      	str	r3, [sp, #8]
 8000a98:	2310      	movs	r3, #16
 8000a9a:	9301      	str	r3, [sp, #4]
 8000a9c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000aa0:	9300      	str	r3, [sp, #0]
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	4a17      	ldr	r2, [pc, #92]	@ (8000b04 <Update_LCD_Layout+0x178>)
 8000aa6:	2132      	movs	r1, #50	@ 0x32
 8000aa8:	200a      	movs	r0, #10
 8000aaa:	f000 fb7b 	bl	80011a4 <lcd_show_string>
            lcd_show_string(10, 90, "Recv:", BLACK, WHITE, 16, 0);
 8000aae:	2300      	movs	r3, #0
 8000ab0:	9302      	str	r3, [sp, #8]
 8000ab2:	2310      	movs	r3, #16
 8000ab4:	9301      	str	r3, [sp, #4]
 8000ab6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000aba:	9300      	str	r3, [sp, #0]
 8000abc:	2300      	movs	r3, #0
 8000abe:	4a12      	ldr	r2, [pc, #72]	@ (8000b08 <Update_LCD_Layout+0x17c>)
 8000ac0:	215a      	movs	r1, #90	@ 0x5a
 8000ac2:	200a      	movs	r0, #10
 8000ac4:	f000 fb6e 	bl	80011a4 <lcd_show_string>
            execute_mode_timer = HAL_GetTick();
 8000ac8:	f001 fbca 	bl	8002260 <HAL_GetTick>
 8000acc:	4603      	mov	r3, r0
 8000ace:	4a0f      	ldr	r2, [pc, #60]	@ (8000b0c <Update_LCD_Layout+0x180>)
 8000ad0:	6013      	str	r3, [r2, #0]
            break;
 8000ad2:	bf00      	nop
}
 8000ad4:	bf00      	nop
 8000ad6:	3708      	adds	r7, #8
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	08006134 	.word	0x08006134
 8000ae0:	200000a8 	.word	0x200000a8
 8000ae4:	08006140 	.word	0x08006140
 8000ae8:	0800614c 	.word	0x0800614c
 8000aec:	20000003 	.word	0x20000003
 8000af0:	200000a0 	.word	0x200000a0
 8000af4:	08006158 	.word	0x08006158
 8000af8:	20000002 	.word	0x20000002
 8000afc:	08006104 	.word	0x08006104
 8000b00:	08006168 	.word	0x08006168
 8000b04:	0800617c 	.word	0x0800617c
 8000b08:	08006184 	.word	0x08006184
 8000b0c:	200000a4 	.word	0x200000a4

08000b10 <Handle_Auto_Poll>:

/**
 * @brief  Xử lý logic chế độ AUTO (poll và cập nhật)
 */
static void Handle_Auto_Poll(void) {
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b088      	sub	sp, #32
 8000b14:	af04      	add	r7, sp, #16
    if (HAL_GetTick() - auto_poll_timer < AUTO_POLL_INTERVAL) return;
 8000b16:	f001 fba3 	bl	8002260 <HAL_GetTick>
 8000b1a:	4602      	mov	r2, r0
 8000b1c:	4b30      	ldr	r3, [pc, #192]	@ (8000be0 <Handle_Auto_Poll+0xd0>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000b26:	d357      	bcc.n	8000bd8 <Handle_Auto_Poll+0xc8>

    int16_t read_data[1];
    uint8_t raw_data[7];
    uint16_t y_pos = (auto_poll_target == 1) ? 50 : 80;
 8000b28:	4b2e      	ldr	r3, [pc, #184]	@ (8000be4 <Handle_Auto_Poll+0xd4>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d101      	bne.n	8000b34 <Handle_Auto_Poll+0x24>
 8000b30:	2332      	movs	r3, #50	@ 0x32
 8000b32:	e000      	b.n	8000b36 <Handle_Auto_Poll+0x26>
 8000b34:	2350      	movs	r3, #80	@ 0x50
 8000b36:	81fb      	strh	r3, [r7, #14]

    lcd_show_string(150, y_pos, "       ", WHITE, WHITE, 24, 0);
 8000b38:	89f9      	ldrh	r1, [r7, #14]
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	9302      	str	r3, [sp, #8]
 8000b3e:	2318      	movs	r3, #24
 8000b40:	9301      	str	r3, [sp, #4]
 8000b42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b46:	9300      	str	r3, [sp, #0]
 8000b48:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b4c:	4a26      	ldr	r2, [pc, #152]	@ (8000be8 <Handle_Auto_Poll+0xd8>)
 8000b4e:	2096      	movs	r0, #150	@ 0x96
 8000b50:	f000 fb28 	bl	80011a4 <lcd_show_string>

    if (Modbus_Read_Registers_Raw(&huart3, auto_poll_target, 0, 1, read_data, raw_data) == HAL_OK) {
 8000b54:	4b23      	ldr	r3, [pc, #140]	@ (8000be4 <Handle_Auto_Poll+0xd4>)
 8000b56:	7819      	ldrb	r1, [r3, #0]
 8000b58:	1d3b      	adds	r3, r7, #4
 8000b5a:	9301      	str	r3, [sp, #4]
 8000b5c:	f107 030c 	add.w	r3, r7, #12
 8000b60:	9300      	str	r3, [sp, #0]
 8000b62:	2301      	movs	r3, #1
 8000b64:	2200      	movs	r2, #0
 8000b66:	4821      	ldr	r0, [pc, #132]	@ (8000bec <Handle_Auto_Poll+0xdc>)
 8000b68:	f001 f81a 	bl	8001ba0 <Modbus_Read_Registers_Raw>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d115      	bne.n	8000b9e <Handle_Auto_Poll+0x8e>
        sprintf(lcd_line, "%d", read_data[0]);
 8000b72:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000b76:	461a      	mov	r2, r3
 8000b78:	491d      	ldr	r1, [pc, #116]	@ (8000bf0 <Handle_Auto_Poll+0xe0>)
 8000b7a:	481e      	ldr	r0, [pc, #120]	@ (8000bf4 <Handle_Auto_Poll+0xe4>)
 8000b7c:	f004 fe16 	bl	80057ac <siprintf>
        lcd_show_string(150, y_pos, lcd_line, GREEN, WHITE, 24, 0);
 8000b80:	89f9      	ldrh	r1, [r7, #14]
 8000b82:	2300      	movs	r3, #0
 8000b84:	9302      	str	r3, [sp, #8]
 8000b86:	2318      	movs	r3, #24
 8000b88:	9301      	str	r3, [sp, #4]
 8000b8a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b8e:	9300      	str	r3, [sp, #0]
 8000b90:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000b94:	4a17      	ldr	r2, [pc, #92]	@ (8000bf4 <Handle_Auto_Poll+0xe4>)
 8000b96:	2096      	movs	r0, #150	@ 0x96
 8000b98:	f000 fb04 	bl	80011a4 <lcd_show_string>
 8000b9c:	e00d      	b.n	8000bba <Handle_Auto_Poll+0xaa>
    } else {
        lcd_show_string(150, y_pos, "ERROR", RED, WHITE, 24, 0);
 8000b9e:	89f9      	ldrh	r1, [r7, #14]
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	9302      	str	r3, [sp, #8]
 8000ba4:	2318      	movs	r3, #24
 8000ba6:	9301      	str	r3, [sp, #4]
 8000ba8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bac:	9300      	str	r3, [sp, #0]
 8000bae:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000bb2:	4a11      	ldr	r2, [pc, #68]	@ (8000bf8 <Handle_Auto_Poll+0xe8>)
 8000bb4:	2096      	movs	r0, #150	@ 0x96
 8000bb6:	f000 faf5 	bl	80011a4 <lcd_show_string>
    }

    auto_poll_target = (auto_poll_target == 1) ? 2 : 1;
 8000bba:	4b0a      	ldr	r3, [pc, #40]	@ (8000be4 <Handle_Auto_Poll+0xd4>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d101      	bne.n	8000bc6 <Handle_Auto_Poll+0xb6>
 8000bc2:	2202      	movs	r2, #2
 8000bc4:	e000      	b.n	8000bc8 <Handle_Auto_Poll+0xb8>
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	4b06      	ldr	r3, [pc, #24]	@ (8000be4 <Handle_Auto_Poll+0xd4>)
 8000bca:	701a      	strb	r2, [r3, #0]
    auto_poll_timer = HAL_GetTick();
 8000bcc:	f001 fb48 	bl	8002260 <HAL_GetTick>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	4a03      	ldr	r2, [pc, #12]	@ (8000be0 <Handle_Auto_Poll+0xd0>)
 8000bd4:	6013      	str	r3, [r2, #0]
 8000bd6:	e000      	b.n	8000bda <Handle_Auto_Poll+0xca>
    if (HAL_GetTick() - auto_poll_timer < AUTO_POLL_INTERVAL) return;
 8000bd8:	bf00      	nop
}
 8000bda:	3710      	adds	r7, #16
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	200000a0 	.word	0x200000a0
 8000be4:	20000003 	.word	0x20000003
 8000be8:	0800618c 	.word	0x0800618c
 8000bec:	2000018c 	.word	0x2000018c
 8000bf0:	08006194 	.word	0x08006194
 8000bf4:	200000a8 	.word	0x200000a8
 8000bf8:	08006198 	.word	0x08006198

08000bfc <UI_Handle_Read_Request>:

/**
 * @brief  Gửi Lệnh Đọc (0x03) và cập nhật UI
 */
static void UI_Handle_Read_Request(uint8_t slave_id) {
 8000bfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000c00:	b08f      	sub	sp, #60	@ 0x3c
 8000c02:	af04      	add	r7, sp, #16
 8000c04:	4603      	mov	r3, r0
 8000c06:	71fb      	strb	r3, [r7, #7]
 8000c08:	466b      	mov	r3, sp
 8000c0a:	461e      	mov	r6, r3
    clear_data_lines();
 8000c0c:	f7ff fe7a 	bl	8000904 <clear_data_lines>
    uint8_t txData[8];
    uint16_t reg_addr = 0, num_regs = 1;
 8000c10:	2300      	movs	r3, #0
 8000c12:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000c14:	2301      	movs	r3, #1
 8000c16:	84bb      	strh	r3, [r7, #36]	@ 0x24

    txData[0] = slave_id; txData[1] = 0x03;
 8000c18:	79fb      	ldrb	r3, [r7, #7]
 8000c1a:	743b      	strb	r3, [r7, #16]
 8000c1c:	2303      	movs	r3, #3
 8000c1e:	747b      	strb	r3, [r7, #17]
    txData[2] = (reg_addr >> 8); txData[3] = reg_addr & 0xFF;
 8000c20:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c22:	0a1b      	lsrs	r3, r3, #8
 8000c24:	b29b      	uxth	r3, r3
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	74bb      	strb	r3, [r7, #18]
 8000c2a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c2c:	b2db      	uxtb	r3, r3
 8000c2e:	74fb      	strb	r3, [r7, #19]
    txData[4] = (num_regs >> 8); txData[5] = num_regs & 0xFF;
 8000c30:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000c32:	0a1b      	lsrs	r3, r3, #8
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	753b      	strb	r3, [r7, #20]
 8000c3a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	757b      	strb	r3, [r7, #21]
    uint16_t crc = Modbus_CRC16(txData, 6);
 8000c40:	f107 0310 	add.w	r3, r7, #16
 8000c44:	2106      	movs	r1, #6
 8000c46:	4618      	mov	r0, r3
 8000c48:	f000 ff24 	bl	8001a94 <Modbus_CRC16>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	847b      	strh	r3, [r7, #34]	@ 0x22
    txData[6] = crc & 0xFF; txData[7] = (crc >> 8) & 0xFF;
 8000c50:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	75bb      	strb	r3, [r7, #22]
 8000c56:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000c58:	0a1b      	lsrs	r3, r3, #8
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	75fb      	strb	r3, [r7, #23]

    bytes_to_hex_string(txData, 8, lcd_line);
 8000c60:	f107 0310 	add.w	r3, r7, #16
 8000c64:	4a3d      	ldr	r2, [pc, #244]	@ (8000d5c <UI_Handle_Read_Request+0x160>)
 8000c66:	2108      	movs	r1, #8
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f7ff fe15 	bl	8000898 <bytes_to_hex_string>
    lcd_show_string(10, 66, lcd_line, BLUE, WHITE, 16, 0);
 8000c6e:	2300      	movs	r3, #0
 8000c70:	9302      	str	r3, [sp, #8]
 8000c72:	2310      	movs	r3, #16
 8000c74:	9301      	str	r3, [sp, #4]
 8000c76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c7a:	9300      	str	r3, [sp, #0]
 8000c7c:	231f      	movs	r3, #31
 8000c7e:	4a37      	ldr	r2, [pc, #220]	@ (8000d5c <UI_Handle_Read_Request+0x160>)
 8000c80:	2142      	movs	r1, #66	@ 0x42
 8000c82:	200a      	movs	r0, #10
 8000c84:	f000 fa8e 	bl	80011a4 <lcd_show_string>

    int16_t parsed_data[1];
    uint8_t rx_buffer_size = 5 + (num_regs * 2);
 8000c88:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000c8a:	b2db      	uxtb	r3, r3
 8000c8c:	005b      	lsls	r3, r3, #1
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	3305      	adds	r3, #5
 8000c92:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    uint8_t raw_rx_data[rx_buffer_size];
 8000c96:	f897 1021 	ldrb.w	r1, [r7, #33]	@ 0x21
 8000c9a:	460b      	mov	r3, r1
 8000c9c:	3b01      	subs	r3, #1
 8000c9e:	61fb      	str	r3, [r7, #28]
 8000ca0:	b2cb      	uxtb	r3, r1
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	4698      	mov	r8, r3
 8000ca6:	4691      	mov	r9, r2
 8000ca8:	f04f 0200 	mov.w	r2, #0
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000cb4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000cb8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000cbc:	b2cb      	uxtb	r3, r1
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	461c      	mov	r4, r3
 8000cc2:	4615      	mov	r5, r2
 8000cc4:	f04f 0200 	mov.w	r2, #0
 8000cc8:	f04f 0300 	mov.w	r3, #0
 8000ccc:	00eb      	lsls	r3, r5, #3
 8000cce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000cd2:	00e2      	lsls	r2, r4, #3
 8000cd4:	460b      	mov	r3, r1
 8000cd6:	3307      	adds	r3, #7
 8000cd8:	08db      	lsrs	r3, r3, #3
 8000cda:	00db      	lsls	r3, r3, #3
 8000cdc:	ebad 0d03 	sub.w	sp, sp, r3
 8000ce0:	ab04      	add	r3, sp, #16
 8000ce2:	3300      	adds	r3, #0
 8000ce4:	61bb      	str	r3, [r7, #24]

    if (Modbus_Read_Registers_Raw(&huart3, slave_id, reg_addr, num_regs, parsed_data, raw_rx_data) == HAL_OK) {
 8000ce6:	8cb8      	ldrh	r0, [r7, #36]	@ 0x24
 8000ce8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000cea:	79f9      	ldrb	r1, [r7, #7]
 8000cec:	69bb      	ldr	r3, [r7, #24]
 8000cee:	9301      	str	r3, [sp, #4]
 8000cf0:	f107 030c 	add.w	r3, r7, #12
 8000cf4:	9300      	str	r3, [sp, #0]
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	4819      	ldr	r0, [pc, #100]	@ (8000d60 <UI_Handle_Read_Request+0x164>)
 8000cfa:	f000 ff51 	bl	8001ba0 <Modbus_Read_Registers_Raw>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d116      	bne.n	8000d32 <UI_Handle_Read_Request+0x136>
        bytes_to_hex_string(raw_rx_data, rx_buffer_size, lcd_line);
 8000d04:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000d08:	b29b      	uxth	r3, r3
 8000d0a:	4a14      	ldr	r2, [pc, #80]	@ (8000d5c <UI_Handle_Read_Request+0x160>)
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	69b8      	ldr	r0, [r7, #24]
 8000d10:	f7ff fdc2 	bl	8000898 <bytes_to_hex_string>
        lcd_show_string(10, 106, lcd_line, GREEN, WHITE, 16, 0);
 8000d14:	2300      	movs	r3, #0
 8000d16:	9302      	str	r3, [sp, #8]
 8000d18:	2310      	movs	r3, #16
 8000d1a:	9301      	str	r3, [sp, #4]
 8000d1c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d20:	9300      	str	r3, [sp, #0]
 8000d22:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000d26:	4a0d      	ldr	r2, [pc, #52]	@ (8000d5c <UI_Handle_Read_Request+0x160>)
 8000d28:	216a      	movs	r1, #106	@ 0x6a
 8000d2a:	200a      	movs	r0, #10
 8000d2c:	f000 fa3a 	bl	80011a4 <lcd_show_string>
 8000d30:	e00d      	b.n	8000d4e <UI_Handle_Read_Request+0x152>
    } else {
        lcd_show_string(10, 106, "ERROR (Timeout/CRC)", RED, WHITE, 16, 0);
 8000d32:	2300      	movs	r3, #0
 8000d34:	9302      	str	r3, [sp, #8]
 8000d36:	2310      	movs	r3, #16
 8000d38:	9301      	str	r3, [sp, #4]
 8000d3a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d3e:	9300      	str	r3, [sp, #0]
 8000d40:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000d44:	4a07      	ldr	r2, [pc, #28]	@ (8000d64 <UI_Handle_Read_Request+0x168>)
 8000d46:	216a      	movs	r1, #106	@ 0x6a
 8000d48:	200a      	movs	r0, #10
 8000d4a:	f000 fa2b 	bl	80011a4 <lcd_show_string>
 8000d4e:	46b5      	mov	sp, r6
    }
}
 8000d50:	bf00      	nop
 8000d52:	372c      	adds	r7, #44	@ 0x2c
 8000d54:	46bd      	mov	sp, r7
 8000d56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000d5a:	bf00      	nop
 8000d5c:	200000a8 	.word	0x200000a8
 8000d60:	2000018c 	.word	0x2000018c
 8000d64:	080061a0 	.word	0x080061a0

08000d68 <UI_Handle_Write_Request>:

/**
 * @brief  Gửi Lệnh Ghi (0x06) - Ghi 0 - và cập nhật UI
 */
static void UI_Handle_Write_Request(uint8_t slave_id) {
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b08c      	sub	sp, #48	@ 0x30
 8000d6c:	af04      	add	r7, sp, #16
 8000d6e:	4603      	mov	r3, r0
 8000d70:	71fb      	strb	r3, [r7, #7]
    clear_data_lines();
 8000d72:	f7ff fdc7 	bl	8000904 <clear_data_lines>
    uint8_t txData[8];
    uint16_t reg_addr = 0; int16_t value = 0;
 8000d76:	2300      	movs	r3, #0
 8000d78:	83fb      	strh	r3, [r7, #30]
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	83bb      	strh	r3, [r7, #28]

    txData[0] = slave_id; txData[1] = 0x06;
 8000d7e:	79fb      	ldrb	r3, [r7, #7]
 8000d80:	743b      	strb	r3, [r7, #16]
 8000d82:	2306      	movs	r3, #6
 8000d84:	747b      	strb	r3, [r7, #17]
    txData[2] = (reg_addr >> 8); txData[3] = reg_addr & 0xFF;
 8000d86:	8bfb      	ldrh	r3, [r7, #30]
 8000d88:	0a1b      	lsrs	r3, r3, #8
 8000d8a:	b29b      	uxth	r3, r3
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	74bb      	strb	r3, [r7, #18]
 8000d90:	8bfb      	ldrh	r3, [r7, #30]
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	74fb      	strb	r3, [r7, #19]
    txData[4] = (value >> 8);    txData[5] = value & 0xFF;
 8000d96:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000d9a:	121b      	asrs	r3, r3, #8
 8000d9c:	b21b      	sxth	r3, r3
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	753b      	strb	r3, [r7, #20]
 8000da2:	8bbb      	ldrh	r3, [r7, #28]
 8000da4:	b2db      	uxtb	r3, r3
 8000da6:	757b      	strb	r3, [r7, #21]
    uint16_t crc = Modbus_CRC16(txData, 6);
 8000da8:	f107 0310 	add.w	r3, r7, #16
 8000dac:	2106      	movs	r1, #6
 8000dae:	4618      	mov	r0, r3
 8000db0:	f000 fe70 	bl	8001a94 <Modbus_CRC16>
 8000db4:	4603      	mov	r3, r0
 8000db6:	837b      	strh	r3, [r7, #26]
    txData[6] = crc & 0xFF; txData[7] = (crc >> 8) & 0xFF;
 8000db8:	8b7b      	ldrh	r3, [r7, #26]
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	75bb      	strb	r3, [r7, #22]
 8000dbe:	8b7b      	ldrh	r3, [r7, #26]
 8000dc0:	0a1b      	lsrs	r3, r3, #8
 8000dc2:	b29b      	uxth	r3, r3
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	75fb      	strb	r3, [r7, #23]

    bytes_to_hex_string(txData, 8, lcd_line);
 8000dc8:	f107 0310 	add.w	r3, r7, #16
 8000dcc:	4a23      	ldr	r2, [pc, #140]	@ (8000e5c <UI_Handle_Write_Request+0xf4>)
 8000dce:	2108      	movs	r1, #8
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f7ff fd61 	bl	8000898 <bytes_to_hex_string>
    lcd_show_string(10, 66, lcd_line, BLUE, WHITE, 16, 0);
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	9302      	str	r3, [sp, #8]
 8000dda:	2310      	movs	r3, #16
 8000ddc:	9301      	str	r3, [sp, #4]
 8000dde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000de2:	9300      	str	r3, [sp, #0]
 8000de4:	231f      	movs	r3, #31
 8000de6:	4a1d      	ldr	r2, [pc, #116]	@ (8000e5c <UI_Handle_Write_Request+0xf4>)
 8000de8:	2142      	movs	r1, #66	@ 0x42
 8000dea:	200a      	movs	r0, #10
 8000dec:	f000 f9da 	bl	80011a4 <lcd_show_string>

    uint8_t raw_rx_data[8];
    if (Modbus_Write_Register_Raw(&huart3, slave_id, reg_addr, value, raw_rx_data) == HAL_OK) {
 8000df0:	f9b7 001c 	ldrsh.w	r0, [r7, #28]
 8000df4:	8bfa      	ldrh	r2, [r7, #30]
 8000df6:	79f9      	ldrb	r1, [r7, #7]
 8000df8:	f107 0308 	add.w	r3, r7, #8
 8000dfc:	9300      	str	r3, [sp, #0]
 8000dfe:	4603      	mov	r3, r0
 8000e00:	4817      	ldr	r0, [pc, #92]	@ (8000e60 <UI_Handle_Write_Request+0xf8>)
 8000e02:	f000 ff61 	bl	8001cc8 <Modbus_Write_Register_Raw>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d115      	bne.n	8000e38 <UI_Handle_Write_Request+0xd0>
        bytes_to_hex_string(raw_rx_data, 8, lcd_line);
 8000e0c:	f107 0308 	add.w	r3, r7, #8
 8000e10:	4a12      	ldr	r2, [pc, #72]	@ (8000e5c <UI_Handle_Write_Request+0xf4>)
 8000e12:	2108      	movs	r1, #8
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff fd3f 	bl	8000898 <bytes_to_hex_string>
        lcd_show_string(10, 106, lcd_line, GREEN, WHITE, 16, 0);
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	9302      	str	r3, [sp, #8]
 8000e1e:	2310      	movs	r3, #16
 8000e20:	9301      	str	r3, [sp, #4]
 8000e22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e26:	9300      	str	r3, [sp, #0]
 8000e28:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000e2c:	4a0b      	ldr	r2, [pc, #44]	@ (8000e5c <UI_Handle_Write_Request+0xf4>)
 8000e2e:	216a      	movs	r1, #106	@ 0x6a
 8000e30:	200a      	movs	r0, #10
 8000e32:	f000 f9b7 	bl	80011a4 <lcd_show_string>
    } else {
        lcd_show_string(10, 106, "ERROR (Timeout/CRC)", RED, WHITE, 16, 0);
    }
}
 8000e36:	e00d      	b.n	8000e54 <UI_Handle_Write_Request+0xec>
        lcd_show_string(10, 106, "ERROR (Timeout/CRC)", RED, WHITE, 16, 0);
 8000e38:	2300      	movs	r3, #0
 8000e3a:	9302      	str	r3, [sp, #8]
 8000e3c:	2310      	movs	r3, #16
 8000e3e:	9301      	str	r3, [sp, #4]
 8000e40:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000e4a:	4a06      	ldr	r2, [pc, #24]	@ (8000e64 <UI_Handle_Write_Request+0xfc>)
 8000e4c:	216a      	movs	r1, #106	@ 0x6a
 8000e4e:	200a      	movs	r0, #10
 8000e50:	f000 f9a8 	bl	80011a4 <lcd_show_string>
}
 8000e54:	bf00      	nop
 8000e56:	3720      	adds	r7, #32
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	200000a8 	.word	0x200000a8
 8000e60:	2000018c 	.word	0x2000018c
 8000e64:	080061a0 	.word	0x080061a0

08000e68 <LCD_WR_REG>:

/**
 * @brief  Ghi một lệnh 16-bit vào LCD
 * @param  reg: Lệnh cần ghi
 */
static void LCD_WR_REG(uint16_t reg) {
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	80fb      	strh	r3, [r7, #6]
	*(__IO uint16_t *) (LCD_REG_ADDR) = reg;
 8000e72:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8000e76:	88fb      	ldrh	r3, [r7, #6]
 8000e78:	8013      	strh	r3, [r2, #0]
}
 8000e7a:	bf00      	nop
 8000e7c:	370c      	adds	r7, #12
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
	...

08000e88 <LCD_WR_DATA>:

/**
 * @brief  Ghi một dữ liệu 16-bit vào LCD
 * @param  data: Dữ liệu cần ghi
 */
static void LCD_WR_DATA(uint16_t data) {
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	80fb      	strh	r3, [r7, #6]
	*(__IO uint16_t *) (LCD_RAM_ADDR) = data;
 8000e92:	4a04      	ldr	r2, [pc, #16]	@ (8000ea4 <LCD_WR_DATA+0x1c>)
 8000e94:	88fb      	ldrh	r3, [r7, #6]
 8000e96:	8013      	strh	r3, [r2, #0]
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	60100000 	.word	0x60100000

08000ea8 <LCD_RD_DATA>:

/**
 * @brief  Đọc một dữ liệu 16-bit từ LCD
 * @retval Dữ liệu đọc được
 */
static uint16_t LCD_RD_DATA(void) {
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
	return *(__IO uint16_t *) (LCD_RAM_ADDR);
 8000eac:	4b03      	ldr	r3, [pc, #12]	@ (8000ebc <LCD_RD_DATA+0x14>)
 8000eae:	881b      	ldrh	r3, [r3, #0]
 8000eb0:	b29b      	uxth	r3, r3
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr
 8000ebc:	60100000 	.word	0x60100000

08000ec0 <lcd_set_address>:
}

/**
 * @brief  Cài đặt vùng tọa độ (window) để ghi dữ liệu
 */
void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8000ec0:	b590      	push	{r4, r7, lr}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4604      	mov	r4, r0
 8000ec8:	4608      	mov	r0, r1
 8000eca:	4611      	mov	r1, r2
 8000ecc:	461a      	mov	r2, r3
 8000ece:	4623      	mov	r3, r4
 8000ed0:	80fb      	strh	r3, [r7, #6]
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	80bb      	strh	r3, [r7, #4]
 8000ed6:	460b      	mov	r3, r1
 8000ed8:	807b      	strh	r3, [r7, #2]
 8000eda:	4613      	mov	r3, r2
 8000edc:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a); // Column Address Set
 8000ede:	202a      	movs	r0, #42	@ 0x2a
 8000ee0:	f7ff ffc2 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 8000ee4:	88fb      	ldrh	r3, [r7, #6]
 8000ee6:	0a1b      	lsrs	r3, r3, #8
 8000ee8:	b29b      	uxth	r3, r3
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff ffcc 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 8000ef0:	88fb      	ldrh	r3, [r7, #6]
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	b29b      	uxth	r3, r3
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f7ff ffc6 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8000efc:	887b      	ldrh	r3, [r7, #2]
 8000efe:	0a1b      	lsrs	r3, r3, #8
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	4618      	mov	r0, r3
 8000f04:	f7ff ffc0 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 8000f08:	887b      	ldrh	r3, [r7, #2]
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	b29b      	uxth	r3, r3
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff ffba 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0x2b); // Page Address Set
 8000f14:	202b      	movs	r0, #43	@ 0x2b
 8000f16:	f7ff ffa7 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 8000f1a:	88bb      	ldrh	r3, [r7, #4]
 8000f1c:	0a1b      	lsrs	r3, r3, #8
 8000f1e:	b29b      	uxth	r3, r3
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff ffb1 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 8000f26:	88bb      	ldrh	r3, [r7, #4]
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	b29b      	uxth	r3, r3
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff ffab 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 8000f32:	883b      	ldrh	r3, [r7, #0]
 8000f34:	0a1b      	lsrs	r3, r3, #8
 8000f36:	b29b      	uxth	r3, r3
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff ffa5 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8000f3e:	883b      	ldrh	r3, [r7, #0]
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	b29b      	uxth	r3, r3
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff ff9f 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0x2c); // Memory Write
 8000f4a:	202c      	movs	r0, #44	@ 0x2c
 8000f4c:	f7ff ff8c 	bl	8000e68 <LCD_WR_REG>
}
 8000f50:	bf00      	nop
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd90      	pop	{r4, r7, pc}

08000f58 <lcd_clear>:
}

/**
 * @brief  Xóa toàn bộ màn hình với 1 màu
 */
void lcd_clear(uint16_t color) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	4603      	mov	r3, r0
 8000f60:	80fb      	strh	r3, [r7, #6]
	uint32_t i, total_points;
	total_points = lcddev.width * lcddev.height;
 8000f62:	4b13      	ldr	r3, [pc, #76]	@ (8000fb0 <lcd_clear+0x58>)
 8000f64:	881b      	ldrh	r3, [r3, #0]
 8000f66:	461a      	mov	r2, r3
 8000f68:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <lcd_clear+0x58>)
 8000f6a:	885b      	ldrh	r3, [r3, #2]
 8000f6c:	fb02 f303 	mul.w	r3, r2, r3
 8000f70:	60bb      	str	r3, [r7, #8]
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 8000f72:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb0 <lcd_clear+0x58>)
 8000f74:	881b      	ldrh	r3, [r3, #0]
 8000f76:	3b01      	subs	r3, #1
 8000f78:	b29a      	uxth	r2, r3
 8000f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb0 <lcd_clear+0x58>)
 8000f7c:	885b      	ldrh	r3, [r3, #2]
 8000f7e:	3b01      	subs	r3, #1
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	2100      	movs	r1, #0
 8000f84:	2000      	movs	r0, #0
 8000f86:	f7ff ff9b 	bl	8000ec0 <lcd_set_address>
	for (i = 0; i < total_points; i++) {
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	e006      	b.n	8000f9e <lcd_clear+0x46>
		LCD_WR_DATA(color);
 8000f90:	88fb      	ldrh	r3, [r7, #6]
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff ff78 	bl	8000e88 <LCD_WR_DATA>
	for (i = 0; i < total_points; i++) {
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	60fb      	str	r3, [r7, #12]
 8000f9e:	68fa      	ldr	r2, [r7, #12]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	d3f4      	bcc.n	8000f90 <lcd_clear+0x38>
	}
}
 8000fa6:	bf00      	nop
 8000fa8:	bf00      	nop
 8000faa:	3710      	adds	r7, #16
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	200000e4 	.word	0x200000e4

08000fb4 <lcd_draw_point>:
}

/**
 * @brief  Vẽ 1 điểm ảnh
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	80fb      	strh	r3, [r7, #6]
 8000fbe:	460b      	mov	r3, r1
 8000fc0:	80bb      	strh	r3, [r7, #4]
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 8000fc6:	88bb      	ldrh	r3, [r7, #4]
 8000fc8:	88fa      	ldrh	r2, [r7, #6]
 8000fca:	88b9      	ldrh	r1, [r7, #4]
 8000fcc:	88f8      	ldrh	r0, [r7, #6]
 8000fce:	f7ff ff77 	bl	8000ec0 <lcd_set_address>
	LCD_WR_DATA(color);
 8000fd2:	887b      	ldrh	r3, [r7, #2]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff ff57 	bl	8000e88 <LCD_WR_DATA>
}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
	...

08000fe4 <lcd_show_char>:

/**
 * @brief  Hiển thị 1 ký tự
 */
void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8000fe4:	b590      	push	{r4, r7, lr}
 8000fe6:	b087      	sub	sp, #28
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4604      	mov	r4, r0
 8000fec:	4608      	mov	r0, r1
 8000fee:	4611      	mov	r1, r2
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4623      	mov	r3, r4
 8000ff4:	80fb      	strh	r3, [r7, #6]
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	80bb      	strh	r3, [r7, #4]
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	70fb      	strb	r3, [r7, #3]
 8000ffe:	4613      	mov	r3, r2
 8001000:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 8001002:	2300      	movs	r3, #0
 8001004:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8001006:	88fb      	ldrh	r3, [r7, #6]
 8001008:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 800100a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800100e:	085b      	lsrs	r3, r3, #1
 8001010:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 8001012:	7bfb      	ldrb	r3, [r7, #15]
 8001014:	08db      	lsrs	r3, r3, #3
 8001016:	b2db      	uxtb	r3, r3
 8001018:	461a      	mov	r2, r3
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	f003 0307 	and.w	r3, r3, #7
 8001020:	b2db      	uxtb	r3, r3
 8001022:	2b00      	cmp	r3, #0
 8001024:	bf14      	ite	ne
 8001026:	2301      	movne	r3, #1
 8001028:	2300      	moveq	r3, #0
 800102a:	b2db      	uxtb	r3, r3
 800102c:	4413      	add	r3, r2
 800102e:	b29a      	uxth	r2, r3
 8001030:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001034:	b29b      	uxth	r3, r3
 8001036:	fb12 f303 	smulbb	r3, r2, r3
 800103a:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 800103c:	78fb      	ldrb	r3, [r7, #3]
 800103e:	3b20      	subs	r3, #32
 8001040:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 8001042:	7bfb      	ldrb	r3, [r7, #15]
 8001044:	b29a      	uxth	r2, r3
 8001046:	88fb      	ldrh	r3, [r7, #6]
 8001048:	4413      	add	r3, r2
 800104a:	b29b      	uxth	r3, r3
 800104c:	3b01      	subs	r3, #1
 800104e:	b29c      	uxth	r4, r3
 8001050:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001054:	b29a      	uxth	r2, r3
 8001056:	88bb      	ldrh	r3, [r7, #4]
 8001058:	4413      	add	r3, r2
 800105a:	b29b      	uxth	r3, r3
 800105c:	3b01      	subs	r3, #1
 800105e:	b29b      	uxth	r3, r3
 8001060:	88b9      	ldrh	r1, [r7, #4]
 8001062:	88f8      	ldrh	r0, [r7, #6]
 8001064:	4622      	mov	r2, r4
 8001066:	f7ff ff2b 	bl	8000ec0 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 800106a:	2300      	movs	r3, #0
 800106c:	827b      	strh	r3, [r7, #18]
 800106e:	e086      	b.n	800117e <lcd_show_char+0x19a>
		if (sizey == 12)
 8001070:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001074:	2b0c      	cmp	r3, #12
 8001076:	d10b      	bne.n	8001090 <lcd_show_char+0xac>
			temp = ascii_1206[character][i];
 8001078:	78fa      	ldrb	r2, [r7, #3]
 800107a:	8a79      	ldrh	r1, [r7, #18]
 800107c:	4845      	ldr	r0, [pc, #276]	@ (8001194 <lcd_show_char+0x1b0>)
 800107e:	4613      	mov	r3, r2
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	4413      	add	r3, r2
 8001084:	009b      	lsls	r3, r3, #2
 8001086:	4403      	add	r3, r0
 8001088:	440b      	add	r3, r1
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	75fb      	strb	r3, [r7, #23]
 800108e:	e028      	b.n	80010e2 <lcd_show_char+0xfe>
		else if (sizey == 16)
 8001090:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001094:	2b10      	cmp	r3, #16
 8001096:	d108      	bne.n	80010aa <lcd_show_char+0xc6>
			temp = ascii_1608[character][i];
 8001098:	78fa      	ldrb	r2, [r7, #3]
 800109a:	8a7b      	ldrh	r3, [r7, #18]
 800109c:	493e      	ldr	r1, [pc, #248]	@ (8001198 <lcd_show_char+0x1b4>)
 800109e:	0112      	lsls	r2, r2, #4
 80010a0:	440a      	add	r2, r1
 80010a2:	4413      	add	r3, r2
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	75fb      	strb	r3, [r7, #23]
 80010a8:	e01b      	b.n	80010e2 <lcd_show_char+0xfe>
		else if (sizey == 24)
 80010aa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80010ae:	2b18      	cmp	r3, #24
 80010b0:	d10b      	bne.n	80010ca <lcd_show_char+0xe6>
			temp = ascii_2412[character][i];
 80010b2:	78fa      	ldrb	r2, [r7, #3]
 80010b4:	8a79      	ldrh	r1, [r7, #18]
 80010b6:	4839      	ldr	r0, [pc, #228]	@ (800119c <lcd_show_char+0x1b8>)
 80010b8:	4613      	mov	r3, r2
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	4413      	add	r3, r2
 80010be:	011b      	lsls	r3, r3, #4
 80010c0:	4403      	add	r3, r0
 80010c2:	440b      	add	r3, r1
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	75fb      	strb	r3, [r7, #23]
 80010c8:	e00b      	b.n	80010e2 <lcd_show_char+0xfe>
		else if (sizey == 32)
 80010ca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80010ce:	2b20      	cmp	r3, #32
 80010d0:	d15b      	bne.n	800118a <lcd_show_char+0x1a6>
			temp = ascii_3216[character][i];
 80010d2:	78fa      	ldrb	r2, [r7, #3]
 80010d4:	8a7b      	ldrh	r3, [r7, #18]
 80010d6:	4932      	ldr	r1, [pc, #200]	@ (80011a0 <lcd_show_char+0x1bc>)
 80010d8:	0192      	lsls	r2, r2, #6
 80010da:	440a      	add	r2, r1
 80010dc:	4413      	add	r3, r2
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 80010e2:	2300      	movs	r3, #0
 80010e4:	75bb      	strb	r3, [r7, #22]
 80010e6:	e044      	b.n	8001172 <lcd_show_char+0x18e>
			if (!mode) {
 80010e8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d120      	bne.n	8001132 <lcd_show_char+0x14e>
				if (temp & (0x01 << t))
 80010f0:	7dfa      	ldrb	r2, [r7, #23]
 80010f2:	7dbb      	ldrb	r3, [r7, #22]
 80010f4:	fa42 f303 	asr.w	r3, r2, r3
 80010f8:	f003 0301 	and.w	r3, r3, #1
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d004      	beq.n	800110a <lcd_show_char+0x126>
					LCD_WR_DATA(fc);
 8001100:	883b      	ldrh	r3, [r7, #0]
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff fec0 	bl	8000e88 <LCD_WR_DATA>
 8001108:	e003      	b.n	8001112 <lcd_show_char+0x12e>
				else
					LCD_WR_DATA(bc);
 800110a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff febb 	bl	8000e88 <LCD_WR_DATA>
				m++;
 8001112:	7d7b      	ldrb	r3, [r7, #21]
 8001114:	3301      	adds	r3, #1
 8001116:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 8001118:	7d7b      	ldrb	r3, [r7, #21]
 800111a:	7bfa      	ldrb	r2, [r7, #15]
 800111c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001120:	fb01 f202 	mul.w	r2, r1, r2
 8001124:	1a9b      	subs	r3, r3, r2
 8001126:	b2db      	uxtb	r3, r3
 8001128:	2b00      	cmp	r3, #0
 800112a:	d11f      	bne.n	800116c <lcd_show_char+0x188>
					m = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	757b      	strb	r3, [r7, #21]
					break;
 8001130:	e022      	b.n	8001178 <lcd_show_char+0x194>
				}
			} else {
				if (temp & (0x01 << t))
 8001132:	7dfa      	ldrb	r2, [r7, #23]
 8001134:	7dbb      	ldrb	r3, [r7, #22]
 8001136:	fa42 f303 	asr.w	r3, r2, r3
 800113a:	f003 0301 	and.w	r3, r3, #1
 800113e:	2b00      	cmp	r3, #0
 8001140:	d005      	beq.n	800114e <lcd_show_char+0x16a>
					lcd_draw_point(x, y, fc);
 8001142:	883a      	ldrh	r2, [r7, #0]
 8001144:	88b9      	ldrh	r1, [r7, #4]
 8001146:	88fb      	ldrh	r3, [r7, #6]
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff ff33 	bl	8000fb4 <lcd_draw_point>
				x++;
 800114e:	88fb      	ldrh	r3, [r7, #6]
 8001150:	3301      	adds	r3, #1
 8001152:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 8001154:	88fa      	ldrh	r2, [r7, #6]
 8001156:	8a3b      	ldrh	r3, [r7, #16]
 8001158:	1ad2      	subs	r2, r2, r3
 800115a:	7bfb      	ldrb	r3, [r7, #15]
 800115c:	429a      	cmp	r2, r3
 800115e:	d105      	bne.n	800116c <lcd_show_char+0x188>
					x = x0;
 8001160:	8a3b      	ldrh	r3, [r7, #16]
 8001162:	80fb      	strh	r3, [r7, #6]
					y++;
 8001164:	88bb      	ldrh	r3, [r7, #4]
 8001166:	3301      	adds	r3, #1
 8001168:	80bb      	strh	r3, [r7, #4]
					break;
 800116a:	e005      	b.n	8001178 <lcd_show_char+0x194>
		for (t = 0; t < 8; t++) {
 800116c:	7dbb      	ldrb	r3, [r7, #22]
 800116e:	3301      	adds	r3, #1
 8001170:	75bb      	strb	r3, [r7, #22]
 8001172:	7dbb      	ldrb	r3, [r7, #22]
 8001174:	2b07      	cmp	r3, #7
 8001176:	d9b7      	bls.n	80010e8 <lcd_show_char+0x104>
	for (i = 0; i < TypefaceNum; i++) {
 8001178:	8a7b      	ldrh	r3, [r7, #18]
 800117a:	3301      	adds	r3, #1
 800117c:	827b      	strh	r3, [r7, #18]
 800117e:	8a7a      	ldrh	r2, [r7, #18]
 8001180:	89bb      	ldrh	r3, [r7, #12]
 8001182:	429a      	cmp	r2, r3
 8001184:	f4ff af74 	bcc.w	8001070 <lcd_show_char+0x8c>
 8001188:	e000      	b.n	800118c <lcd_show_char+0x1a8>
			return;
 800118a:	bf00      	nop
				}
			}
		}
	}
}
 800118c:	371c      	adds	r7, #28
 800118e:	46bd      	mov	sp, r7
 8001190:	bd90      	pop	{r4, r7, pc}
 8001192:	bf00      	nop
 8001194:	080061b4 	.word	0x080061b4
 8001198:	08006628 	.word	0x08006628
 800119c:	08006c18 	.word	0x08006c18
 80011a0:	08007de8 	.word	0x08007de8

080011a4 <lcd_show_string>:

/**
 * @brief  Hiển thị 1 chuỗi ký tự
 */
void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 80011a4:	b590      	push	{r4, r7, lr}
 80011a6:	b08b      	sub	sp, #44	@ 0x2c
 80011a8:	af04      	add	r7, sp, #16
 80011aa:	60ba      	str	r2, [r7, #8]
 80011ac:	461a      	mov	r2, r3
 80011ae:	4603      	mov	r3, r0
 80011b0:	81fb      	strh	r3, [r7, #14]
 80011b2:	460b      	mov	r3, r1
 80011b4:	81bb      	strh	r3, [r7, #12]
 80011b6:	4613      	mov	r3, r2
 80011b8:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 80011ba:	89fb      	ldrh	r3, [r7, #14]
 80011bc:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 80011c2:	e048      	b.n	8001256 <lcd_show_string+0xb2>
		if (!bHz) {
 80011c4:	7dfb      	ldrb	r3, [r7, #23]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d145      	bne.n	8001256 <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 80011ca:	89fa      	ldrh	r2, [r7, #14]
 80011cc:	4b26      	ldr	r3, [pc, #152]	@ (8001268 <lcd_show_string+0xc4>)
 80011ce:	881b      	ldrh	r3, [r3, #0]
 80011d0:	4619      	mov	r1, r3
 80011d2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80011d6:	085b      	lsrs	r3, r3, #1
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	1acb      	subs	r3, r1, r3
 80011dc:	429a      	cmp	r2, r3
 80011de:	dc3f      	bgt.n	8001260 <lcd_show_string+0xbc>
 80011e0:	89ba      	ldrh	r2, [r7, #12]
 80011e2:	4b21      	ldr	r3, [pc, #132]	@ (8001268 <lcd_show_string+0xc4>)
 80011e4:	885b      	ldrh	r3, [r3, #2]
 80011e6:	4619      	mov	r1, r3
 80011e8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80011ec:	1acb      	subs	r3, r1, r3
 80011ee:	429a      	cmp	r2, r3
 80011f0:	dc36      	bgt.n	8001260 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2b80      	cmp	r3, #128	@ 0x80
 80011f8:	d902      	bls.n	8001200 <lcd_show_string+0x5c>
				bHz = 1;
 80011fa:	2301      	movs	r3, #1
 80011fc:	75fb      	strb	r3, [r7, #23]
 80011fe:	e02a      	b.n	8001256 <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b0d      	cmp	r3, #13
 8001206:	d10b      	bne.n	8001220 <lcd_show_string+0x7c>
					y += sizey;
 8001208:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800120c:	b29a      	uxth	r2, r3
 800120e:	89bb      	ldrh	r3, [r7, #12]
 8001210:	4413      	add	r3, r2
 8001212:	81bb      	strh	r3, [r7, #12]
					x = x0;
 8001214:	8abb      	ldrh	r3, [r7, #20]
 8001216:	81fb      	strh	r3, [r7, #14]
					str++;
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	3301      	adds	r3, #1
 800121c:	60bb      	str	r3, [r7, #8]
 800121e:	e017      	b.n	8001250 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	781a      	ldrb	r2, [r3, #0]
 8001224:	88fc      	ldrh	r4, [r7, #6]
 8001226:	89b9      	ldrh	r1, [r7, #12]
 8001228:	89f8      	ldrh	r0, [r7, #14]
 800122a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800122e:	9302      	str	r3, [sp, #8]
 8001230:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001234:	9301      	str	r3, [sp, #4]
 8001236:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001238:	9300      	str	r3, [sp, #0]
 800123a:	4623      	mov	r3, r4
 800123c:	f7ff fed2 	bl	8000fe4 <lcd_show_char>
					x += sizey / 2;
 8001240:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001244:	085b      	lsrs	r3, r3, #1
 8001246:	b2db      	uxtb	r3, r3
 8001248:	461a      	mov	r2, r3
 800124a:	89fb      	ldrh	r3, [r7, #14]
 800124c:	4413      	add	r3, r2
 800124e:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	3301      	adds	r3, #1
 8001254:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d1b2      	bne.n	80011c4 <lcd_show_string+0x20>
 800125e:	e000      	b.n	8001262 <lcd_show_string+0xbe>
				return;
 8001260:	bf00      	nop
			}
		}
	}
}
 8001262:	371c      	adds	r7, #28
 8001264:	46bd      	mov	sp, r7
 8001266:	bd90      	pop	{r4, r7, pc}
 8001268:	200000e4 	.word	0x200000e4

0800126c <lcd_set_direction>:
}

/**
 * @brief  Cài đặt hướng xoay màn hình
 */
void lcd_set_direction(uint8_t dir) {
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800127c:	b2db      	uxtb	r3, r3
 800127e:	2b00      	cmp	r3, #0
 8001280:	d007      	beq.n	8001292 <lcd_set_direction+0x26>
		lcddev.width = 320;
 8001282:	4b0a      	ldr	r3, [pc, #40]	@ (80012ac <lcd_set_direction+0x40>)
 8001284:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001288:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 800128a:	4b08      	ldr	r3, [pc, #32]	@ (80012ac <lcd_set_direction+0x40>)
 800128c:	22f0      	movs	r2, #240	@ 0xf0
 800128e:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 8001290:	e006      	b.n	80012a0 <lcd_set_direction+0x34>
		lcddev.width = 240;
 8001292:	4b06      	ldr	r3, [pc, #24]	@ (80012ac <lcd_set_direction+0x40>)
 8001294:	22f0      	movs	r2, #240	@ 0xf0
 8001296:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 8001298:	4b04      	ldr	r3, [pc, #16]	@ (80012ac <lcd_set_direction+0x40>)
 800129a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800129e:	805a      	strh	r2, [r3, #2]
}
 80012a0:	bf00      	nop
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr
 80012ac:	200000e4 	.word	0x200000e4

080012b0 <lcd_init>:

/**
 * @brief  Khởi tạo LCD (chuỗi lệnh cho ILI9341)
 */
void lcd_init(void) {
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80012b4:	2200      	movs	r2, #0
 80012b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012ba:	48aa      	ldr	r0, [pc, #680]	@ (8001564 <lcd_init+0x2b4>)
 80012bc:	f001 fb40 	bl	8002940 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80012c0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80012c4:	f000 ffd8 	bl	8002278 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 80012c8:	2201      	movs	r2, #1
 80012ca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012ce:	48a5      	ldr	r0, [pc, #660]	@ (8001564 <lcd_init+0x2b4>)
 80012d0:	f001 fb36 	bl	8002940 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80012d4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80012d8:	f000 ffce 	bl	8002278 <HAL_Delay>

	lcd_set_direction(DFT_SCAN_DIR); // Cài đặt chiều rộng/cao
 80012dc:	2000      	movs	r0, #0
 80012de:	f7ff ffc5 	bl	800126c <lcd_set_direction>

	// ---- Chuỗi khởi tạo ILI9341  ----
	LCD_WR_REG(0XD3);
 80012e2:	20d3      	movs	r0, #211	@ 0xd3
 80012e4:	f7ff fdc0 	bl	8000e68 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 80012e8:	f7ff fdde 	bl	8000ea8 <LCD_RD_DATA>
 80012ec:	4603      	mov	r3, r0
 80012ee:	461a      	mov	r2, r3
 80012f0:	4b9d      	ldr	r3, [pc, #628]	@ (8001568 <lcd_init+0x2b8>)
 80012f2:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 80012f4:	f7ff fdd8 	bl	8000ea8 <LCD_RD_DATA>
 80012f8:	4603      	mov	r3, r0
 80012fa:	461a      	mov	r2, r3
 80012fc:	4b9a      	ldr	r3, [pc, #616]	@ (8001568 <lcd_init+0x2b8>)
 80012fe:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8001300:	f7ff fdd2 	bl	8000ea8 <LCD_RD_DATA>
 8001304:	4603      	mov	r3, r0
 8001306:	461a      	mov	r2, r3
 8001308:	4b97      	ldr	r3, [pc, #604]	@ (8001568 <lcd_init+0x2b8>)
 800130a:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 800130c:	4b96      	ldr	r3, [pc, #600]	@ (8001568 <lcd_init+0x2b8>)
 800130e:	889b      	ldrh	r3, [r3, #4]
 8001310:	021b      	lsls	r3, r3, #8
 8001312:	b29a      	uxth	r2, r3
 8001314:	4b94      	ldr	r3, [pc, #592]	@ (8001568 <lcd_init+0x2b8>)
 8001316:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 8001318:	f7ff fdc6 	bl	8000ea8 <LCD_RD_DATA>
 800131c:	4603      	mov	r3, r0
 800131e:	461a      	mov	r2, r3
 8001320:	4b91      	ldr	r3, [pc, #580]	@ (8001568 <lcd_init+0x2b8>)
 8001322:	889b      	ldrh	r3, [r3, #4]
 8001324:	4313      	orrs	r3, r2
 8001326:	b29a      	uxth	r2, r3
 8001328:	4b8f      	ldr	r3, [pc, #572]	@ (8001568 <lcd_init+0x2b8>)
 800132a:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 800132c:	20cf      	movs	r0, #207	@ 0xcf
 800132e:	f7ff fd9b 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001332:	2000      	movs	r0, #0
 8001334:	f7ff fda8 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001338:	20c1      	movs	r0, #193	@ 0xc1
 800133a:	f7ff fda5 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 800133e:	2030      	movs	r0, #48	@ 0x30
 8001340:	f7ff fda2 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001344:	20ed      	movs	r0, #237	@ 0xed
 8001346:	f7ff fd8f 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 800134a:	2064      	movs	r0, #100	@ 0x64
 800134c:	f7ff fd9c 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001350:	2003      	movs	r0, #3
 8001352:	f7ff fd99 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001356:	2012      	movs	r0, #18
 8001358:	f7ff fd96 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 800135c:	2081      	movs	r0, #129	@ 0x81
 800135e:	f7ff fd93 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001362:	20e8      	movs	r0, #232	@ 0xe8
 8001364:	f7ff fd80 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001368:	2085      	movs	r0, #133	@ 0x85
 800136a:	f7ff fd8d 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800136e:	2010      	movs	r0, #16
 8001370:	f7ff fd8a 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001374:	207a      	movs	r0, #122	@ 0x7a
 8001376:	f7ff fd87 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 800137a:	20cb      	movs	r0, #203	@ 0xcb
 800137c:	f7ff fd74 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001380:	2039      	movs	r0, #57	@ 0x39
 8001382:	f7ff fd81 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001386:	202c      	movs	r0, #44	@ 0x2c
 8001388:	f7ff fd7e 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800138c:	2000      	movs	r0, #0
 800138e:	f7ff fd7b 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001392:	2034      	movs	r0, #52	@ 0x34
 8001394:	f7ff fd78 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001398:	2002      	movs	r0, #2
 800139a:	f7ff fd75 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 800139e:	20f7      	movs	r0, #247	@ 0xf7
 80013a0:	f7ff fd62 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 80013a4:	2020      	movs	r0, #32
 80013a6:	f7ff fd6f 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 80013aa:	20ea      	movs	r0, #234	@ 0xea
 80013ac:	f7ff fd5c 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80013b0:	2000      	movs	r0, #0
 80013b2:	f7ff fd69 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80013b6:	2000      	movs	r0, #0
 80013b8:	f7ff fd66 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 80013bc:	20c0      	movs	r0, #192	@ 0xc0
 80013be:	f7ff fd53 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 80013c2:	201b      	movs	r0, #27
 80013c4:	f7ff fd60 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 80013c8:	20c1      	movs	r0, #193	@ 0xc1
 80013ca:	f7ff fd4d 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 80013ce:	2001      	movs	r0, #1
 80013d0:	f7ff fd5a 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 80013d4:	20c5      	movs	r0, #197	@ 0xc5
 80013d6:	f7ff fd47 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 80013da:	2030      	movs	r0, #48	@ 0x30
 80013dc:	f7ff fd54 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 80013e0:	2030      	movs	r0, #48	@ 0x30
 80013e2:	f7ff fd51 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 80013e6:	20c7      	movs	r0, #199	@ 0xc7
 80013e8:	f7ff fd3e 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 80013ec:	20b7      	movs	r0, #183	@ 0xb7
 80013ee:	f7ff fd4b 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 80013f2:	2036      	movs	r0, #54	@ 0x36
 80013f4:	f7ff fd38 	bl	8000e68 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 80013f8:	2008      	movs	r0, #8
 80013fa:	f7ff fd45 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 80013fe:	203a      	movs	r0, #58	@ 0x3a
 8001400:	f7ff fd32 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001404:	2055      	movs	r0, #85	@ 0x55
 8001406:	f7ff fd3f 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 800140a:	20b1      	movs	r0, #177	@ 0xb1
 800140c:	f7ff fd2c 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001410:	2000      	movs	r0, #0
 8001412:	f7ff fd39 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001416:	201a      	movs	r0, #26
 8001418:	f7ff fd36 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 800141c:	20b6      	movs	r0, #182	@ 0xb6
 800141e:	f7ff fd23 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001422:	200a      	movs	r0, #10
 8001424:	f7ff fd30 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001428:	20a2      	movs	r0, #162	@ 0xa2
 800142a:	f7ff fd2d 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 800142e:	20f2      	movs	r0, #242	@ 0xf2
 8001430:	f7ff fd1a 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001434:	2000      	movs	r0, #0
 8001436:	f7ff fd27 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 800143a:	2026      	movs	r0, #38	@ 0x26
 800143c:	f7ff fd14 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001440:	2001      	movs	r0, #1
 8001442:	f7ff fd21 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001446:	20e0      	movs	r0, #224	@ 0xe0
 8001448:	f7ff fd0e 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 800144c:	200f      	movs	r0, #15
 800144e:	f7ff fd1b 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001452:	202a      	movs	r0, #42	@ 0x2a
 8001454:	f7ff fd18 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001458:	2028      	movs	r0, #40	@ 0x28
 800145a:	f7ff fd15 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800145e:	2008      	movs	r0, #8
 8001460:	f7ff fd12 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001464:	200e      	movs	r0, #14
 8001466:	f7ff fd0f 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800146a:	2008      	movs	r0, #8
 800146c:	f7ff fd0c 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001470:	2054      	movs	r0, #84	@ 0x54
 8001472:	f7ff fd09 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001476:	20a9      	movs	r0, #169	@ 0xa9
 8001478:	f7ff fd06 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 800147c:	2043      	movs	r0, #67	@ 0x43
 800147e:	f7ff fd03 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001482:	200a      	movs	r0, #10
 8001484:	f7ff fd00 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001488:	200f      	movs	r0, #15
 800148a:	f7ff fcfd 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800148e:	2000      	movs	r0, #0
 8001490:	f7ff fcfa 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001494:	2000      	movs	r0, #0
 8001496:	f7ff fcf7 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800149a:	2000      	movs	r0, #0
 800149c:	f7ff fcf4 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80014a0:	2000      	movs	r0, #0
 80014a2:	f7ff fcf1 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 80014a6:	20e1      	movs	r0, #225	@ 0xe1
 80014a8:	f7ff fcde 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80014ac:	2000      	movs	r0, #0
 80014ae:	f7ff fceb 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 80014b2:	2015      	movs	r0, #21
 80014b4:	f7ff fce8 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 80014b8:	2017      	movs	r0, #23
 80014ba:	f7ff fce5 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 80014be:	2007      	movs	r0, #7
 80014c0:	f7ff fce2 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 80014c4:	2011      	movs	r0, #17
 80014c6:	f7ff fcdf 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 80014ca:	2006      	movs	r0, #6
 80014cc:	f7ff fcdc 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 80014d0:	202b      	movs	r0, #43	@ 0x2b
 80014d2:	f7ff fcd9 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 80014d6:	2056      	movs	r0, #86	@ 0x56
 80014d8:	f7ff fcd6 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 80014dc:	203c      	movs	r0, #60	@ 0x3c
 80014de:	f7ff fcd3 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 80014e2:	2005      	movs	r0, #5
 80014e4:	f7ff fcd0 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80014e8:	2010      	movs	r0, #16
 80014ea:	f7ff fccd 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80014ee:	200f      	movs	r0, #15
 80014f0:	f7ff fcca 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80014f4:	203f      	movs	r0, #63	@ 0x3f
 80014f6:	f7ff fcc7 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80014fa:	203f      	movs	r0, #63	@ 0x3f
 80014fc:	f7ff fcc4 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001500:	200f      	movs	r0, #15
 8001502:	f7ff fcc1 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001506:	202b      	movs	r0, #43	@ 0x2b
 8001508:	f7ff fcae 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800150c:	2000      	movs	r0, #0
 800150e:	f7ff fcbb 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001512:	2000      	movs	r0, #0
 8001514:	f7ff fcb8 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001518:	2001      	movs	r0, #1
 800151a:	f7ff fcb5 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 800151e:	203f      	movs	r0, #63	@ 0x3f
 8001520:	f7ff fcb2 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001524:	202a      	movs	r0, #42	@ 0x2a
 8001526:	f7ff fc9f 	bl	8000e68 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800152a:	2000      	movs	r0, #0
 800152c:	f7ff fcac 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001530:	2000      	movs	r0, #0
 8001532:	f7ff fca9 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001536:	2000      	movs	r0, #0
 8001538:	f7ff fca6 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 800153c:	20ef      	movs	r0, #239	@ 0xef
 800153e:	f7ff fca3 	bl	8000e88 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 8001542:	2011      	movs	r0, #17
 8001544:	f7ff fc90 	bl	8000e68 <LCD_WR_REG>
	HAL_Delay(120);
 8001548:	2078      	movs	r0, #120	@ 0x78
 800154a:	f000 fe95 	bl	8002278 <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 800154e:	2029      	movs	r0, #41	@ 0x29
 8001550:	f7ff fc8a 	bl	8000e68 <LCD_WR_REG>

	// Bật đèn nền
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_SET);
 8001554:	2201      	movs	r2, #1
 8001556:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800155a:	4804      	ldr	r0, [pc, #16]	@ (800156c <lcd_init+0x2bc>)
 800155c:	f001 f9f0 	bl	8002940 <HAL_GPIO_WritePin>
}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40020800 	.word	0x40020800
 8001568:	200000e4 	.word	0x200000e4
 800156c:	40020000 	.word	0x40020000

08001570 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001580:	d102      	bne.n	8001588 <HAL_TIM_PeriodElapsedCallback+0x18>
        timer_10ms_flag = 1; // Bật cờ
 8001582:	4b04      	ldr	r3, [pc, #16]	@ (8001594 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001584:	2201      	movs	r2, #1
 8001586:	701a      	strb	r2, [r3, #0]
    }
}
 8001588:	bf00      	nop
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	20000224 	.word	0x20000224

08001598 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800159c:	f000 fdfa 	bl	8002194 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015a0:	f000 f822 	bl	80015e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015a4:	f000 f938 	bl	8001818 <MX_GPIO_Init>
  MX_FSMC_Init();
 80015a8:	f000 f9f4 	bl	8001994 <MX_FSMC_Init>
  MX_SPI1_Init();
 80015ac:	f000 f886 	bl	80016bc <MX_SPI1_Init>
  MX_TIM2_Init();
 80015b0:	f000 f8bc 	bl	800172c <MX_TIM2_Init>
  MX_USART3_UART_Init();
 80015b4:	f000 f906 	bl	80017c4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  // Khởi tạo Máy trạng thái
    FSM_Init();
 80015b8:	f7ff f870 	bl	800069c <FSM_Init>

    // Bắt đầu Timer ngắt (10ms)
    HAL_TIM_Base_Start_IT(&htim2);
 80015bc:	4808      	ldr	r0, [pc, #32]	@ (80015e0 <main+0x48>)
 80015be:	f002 fb57 	bl	8003c70 <HAL_TIM_Base_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // 1. Chạy logic FSM liên tục (cho chế độ AUTO và Timeout)
	      FSM_Run();
 80015c2:	f7ff f87f 	bl	80006c4 <FSM_Run>

	      // 2. Xử lý các tác vụ 10ms
	      if (timer_10ms_flag == 1) {
 80015c6:	4b07      	ldr	r3, [pc, #28]	@ (80015e4 <main+0x4c>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d1f8      	bne.n	80015c2 <main+0x2a>
	          timer_10ms_flag = 0; // Xóa cờ
 80015d0:	4b04      	ldr	r3, [pc, #16]	@ (80015e4 <main+0x4c>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	701a      	strb	r2, [r3, #0]

	          button_scan(); // Quét nút nhấn
 80015d6:	f7fe ffed 	bl	80005b4 <button_scan>
	          FSM_Button_Handle(); // Xử lý logic nút nhấn
 80015da:	f7ff f89b 	bl	8000714 <FSM_Button_Handle>
	      FSM_Run();
 80015de:	e7f0      	b.n	80015c2 <main+0x2a>
 80015e0:	20000144 	.word	0x20000144
 80015e4:	20000224 	.word	0x20000224

080015e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b094      	sub	sp, #80	@ 0x50
 80015ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ee:	f107 0320 	add.w	r3, r7, #32
 80015f2:	2230      	movs	r2, #48	@ 0x30
 80015f4:	2100      	movs	r1, #0
 80015f6:	4618      	mov	r0, r3
 80015f8:	f004 f8fa 	bl	80057f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015fc:	f107 030c 	add.w	r3, r7, #12
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	605a      	str	r2, [r3, #4]
 8001606:	609a      	str	r2, [r3, #8]
 8001608:	60da      	str	r2, [r3, #12]
 800160a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800160c:	2300      	movs	r3, #0
 800160e:	60bb      	str	r3, [r7, #8]
 8001610:	4b28      	ldr	r3, [pc, #160]	@ (80016b4 <SystemClock_Config+0xcc>)
 8001612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001614:	4a27      	ldr	r2, [pc, #156]	@ (80016b4 <SystemClock_Config+0xcc>)
 8001616:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800161a:	6413      	str	r3, [r2, #64]	@ 0x40
 800161c:	4b25      	ldr	r3, [pc, #148]	@ (80016b4 <SystemClock_Config+0xcc>)
 800161e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001620:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001624:	60bb      	str	r3, [r7, #8]
 8001626:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001628:	2300      	movs	r3, #0
 800162a:	607b      	str	r3, [r7, #4]
 800162c:	4b22      	ldr	r3, [pc, #136]	@ (80016b8 <SystemClock_Config+0xd0>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a21      	ldr	r2, [pc, #132]	@ (80016b8 <SystemClock_Config+0xd0>)
 8001632:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001636:	6013      	str	r3, [r2, #0]
 8001638:	4b1f      	ldr	r3, [pc, #124]	@ (80016b8 <SystemClock_Config+0xd0>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001640:	607b      	str	r3, [r7, #4]
 8001642:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001644:	2302      	movs	r3, #2
 8001646:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001648:	2301      	movs	r3, #1
 800164a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800164c:	2310      	movs	r3, #16
 800164e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001650:	2302      	movs	r3, #2
 8001652:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001654:	2300      	movs	r3, #0
 8001656:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001658:	2308      	movs	r3, #8
 800165a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800165c:	23a8      	movs	r3, #168	@ 0xa8
 800165e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001660:	2302      	movs	r3, #2
 8001662:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001664:	2304      	movs	r3, #4
 8001666:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001668:	f107 0320 	add.w	r3, r7, #32
 800166c:	4618      	mov	r0, r3
 800166e:	f001 f981 	bl	8002974 <HAL_RCC_OscConfig>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001678:	f000 fa06 	bl	8001a88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800167c:	230f      	movs	r3, #15
 800167e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001680:	2302      	movs	r3, #2
 8001682:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001684:	2300      	movs	r3, #0
 8001686:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001688:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800168c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800168e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001692:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001694:	f107 030c 	add.w	r3, r7, #12
 8001698:	2105      	movs	r1, #5
 800169a:	4618      	mov	r0, r3
 800169c:	f001 fbe2 	bl	8002e64 <HAL_RCC_ClockConfig>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80016a6:	f000 f9ef 	bl	8001a88 <Error_Handler>
  }
}
 80016aa:	bf00      	nop
 80016ac:	3750      	adds	r7, #80	@ 0x50
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40023800 	.word	0x40023800
 80016b8:	40007000 	.word	0x40007000

080016bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80016c0:	4b18      	ldr	r3, [pc, #96]	@ (8001724 <MX_SPI1_Init+0x68>)
 80016c2:	4a19      	ldr	r2, [pc, #100]	@ (8001728 <MX_SPI1_Init+0x6c>)
 80016c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80016c6:	4b17      	ldr	r3, [pc, #92]	@ (8001724 <MX_SPI1_Init+0x68>)
 80016c8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80016cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80016ce:	4b15      	ldr	r3, [pc, #84]	@ (8001724 <MX_SPI1_Init+0x68>)
 80016d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016d4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80016d6:	4b13      	ldr	r3, [pc, #76]	@ (8001724 <MX_SPI1_Init+0x68>)
 80016d8:	2200      	movs	r2, #0
 80016da:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016dc:	4b11      	ldr	r3, [pc, #68]	@ (8001724 <MX_SPI1_Init+0x68>)
 80016de:	2200      	movs	r2, #0
 80016e0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016e2:	4b10      	ldr	r3, [pc, #64]	@ (8001724 <MX_SPI1_Init+0x68>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001724 <MX_SPI1_Init+0x68>)
 80016ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016ee:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001724 <MX_SPI1_Init+0x68>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001724 <MX_SPI1_Init+0x68>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016fc:	4b09      	ldr	r3, [pc, #36]	@ (8001724 <MX_SPI1_Init+0x68>)
 80016fe:	2200      	movs	r2, #0
 8001700:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001702:	4b08      	ldr	r3, [pc, #32]	@ (8001724 <MX_SPI1_Init+0x68>)
 8001704:	2200      	movs	r2, #0
 8001706:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001708:	4b06      	ldr	r3, [pc, #24]	@ (8001724 <MX_SPI1_Init+0x68>)
 800170a:	220a      	movs	r2, #10
 800170c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800170e:	4805      	ldr	r0, [pc, #20]	@ (8001724 <MX_SPI1_Init+0x68>)
 8001710:	f001 fd88 	bl	8003224 <HAL_SPI_Init>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800171a:	f000 f9b5 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800171e:	bf00      	nop
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	200000ec 	.word	0x200000ec
 8001728:	40013000 	.word	0x40013000

0800172c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001732:	f107 0308 	add.w	r3, r7, #8
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	605a      	str	r2, [r3, #4]
 800173c:	609a      	str	r2, [r3, #8]
 800173e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001740:	463b      	mov	r3, r7
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001748:	4b1d      	ldr	r3, [pc, #116]	@ (80017c0 <MX_TIM2_Init+0x94>)
 800174a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800174e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8001750:	4b1b      	ldr	r3, [pc, #108]	@ (80017c0 <MX_TIM2_Init+0x94>)
 8001752:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001756:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001758:	4b19      	ldr	r3, [pc, #100]	@ (80017c0 <MX_TIM2_Init+0x94>)
 800175a:	2200      	movs	r2, #0
 800175c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 800175e:	4b18      	ldr	r3, [pc, #96]	@ (80017c0 <MX_TIM2_Init+0x94>)
 8001760:	2263      	movs	r2, #99	@ 0x63
 8001762:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001764:	4b16      	ldr	r3, [pc, #88]	@ (80017c0 <MX_TIM2_Init+0x94>)
 8001766:	2200      	movs	r2, #0
 8001768:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800176a:	4b15      	ldr	r3, [pc, #84]	@ (80017c0 <MX_TIM2_Init+0x94>)
 800176c:	2200      	movs	r2, #0
 800176e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001770:	4813      	ldr	r0, [pc, #76]	@ (80017c0 <MX_TIM2_Init+0x94>)
 8001772:	f002 fa2d 	bl	8003bd0 <HAL_TIM_Base_Init>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800177c:	f000 f984 	bl	8001a88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001780:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001784:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001786:	f107 0308 	add.w	r3, r7, #8
 800178a:	4619      	mov	r1, r3
 800178c:	480c      	ldr	r0, [pc, #48]	@ (80017c0 <MX_TIM2_Init+0x94>)
 800178e:	f002 fbcf 	bl	8003f30 <HAL_TIM_ConfigClockSource>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001798:	f000 f976 	bl	8001a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800179c:	2300      	movs	r3, #0
 800179e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017a0:	2300      	movs	r3, #0
 80017a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017a4:	463b      	mov	r3, r7
 80017a6:	4619      	mov	r1, r3
 80017a8:	4805      	ldr	r0, [pc, #20]	@ (80017c0 <MX_TIM2_Init+0x94>)
 80017aa:	f002 fdf1 	bl	8004390 <HAL_TIMEx_MasterConfigSynchronization>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80017b4:	f000 f968 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017b8:	bf00      	nop
 80017ba:	3718      	adds	r7, #24
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20000144 	.word	0x20000144

080017c4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017c8:	4b11      	ldr	r3, [pc, #68]	@ (8001810 <MX_USART3_UART_Init+0x4c>)
 80017ca:	4a12      	ldr	r2, [pc, #72]	@ (8001814 <MX_USART3_UART_Init+0x50>)
 80017cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80017ce:	4b10      	ldr	r3, [pc, #64]	@ (8001810 <MX_USART3_UART_Init+0x4c>)
 80017d0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80017d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001810 <MX_USART3_UART_Init+0x4c>)
 80017d8:	2200      	movs	r2, #0
 80017da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001810 <MX_USART3_UART_Init+0x4c>)
 80017de:	2200      	movs	r2, #0
 80017e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <MX_USART3_UART_Init+0x4c>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017e8:	4b09      	ldr	r3, [pc, #36]	@ (8001810 <MX_USART3_UART_Init+0x4c>)
 80017ea:	220c      	movs	r2, #12
 80017ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ee:	4b08      	ldr	r3, [pc, #32]	@ (8001810 <MX_USART3_UART_Init+0x4c>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f4:	4b06      	ldr	r3, [pc, #24]	@ (8001810 <MX_USART3_UART_Init+0x4c>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80017fa:	4805      	ldr	r0, [pc, #20]	@ (8001810 <MX_USART3_UART_Init+0x4c>)
 80017fc:	f002 fe58 	bl	80044b0 <HAL_UART_Init>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001806:	f000 f93f 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	2000018c 	.word	0x2000018c
 8001814:	40004800 	.word	0x40004800

08001818 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b08c      	sub	sp, #48	@ 0x30
 800181c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181e:	f107 031c 	add.w	r3, r7, #28
 8001822:	2200      	movs	r2, #0
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	605a      	str	r2, [r3, #4]
 8001828:	609a      	str	r2, [r3, #8]
 800182a:	60da      	str	r2, [r3, #12]
 800182c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	61bb      	str	r3, [r7, #24]
 8001832:	4b53      	ldr	r3, [pc, #332]	@ (8001980 <MX_GPIO_Init+0x168>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	4a52      	ldr	r2, [pc, #328]	@ (8001980 <MX_GPIO_Init+0x168>)
 8001838:	f043 0310 	orr.w	r3, r3, #16
 800183c:	6313      	str	r3, [r2, #48]	@ 0x30
 800183e:	4b50      	ldr	r3, [pc, #320]	@ (8001980 <MX_GPIO_Init+0x168>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001842:	f003 0310 	and.w	r3, r3, #16
 8001846:	61bb      	str	r3, [r7, #24]
 8001848:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	617b      	str	r3, [r7, #20]
 800184e:	4b4c      	ldr	r3, [pc, #304]	@ (8001980 <MX_GPIO_Init+0x168>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	4a4b      	ldr	r2, [pc, #300]	@ (8001980 <MX_GPIO_Init+0x168>)
 8001854:	f043 0304 	orr.w	r3, r3, #4
 8001858:	6313      	str	r3, [r2, #48]	@ 0x30
 800185a:	4b49      	ldr	r3, [pc, #292]	@ (8001980 <MX_GPIO_Init+0x168>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185e:	f003 0304 	and.w	r3, r3, #4
 8001862:	617b      	str	r3, [r7, #20]
 8001864:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001866:	2300      	movs	r3, #0
 8001868:	613b      	str	r3, [r7, #16]
 800186a:	4b45      	ldr	r3, [pc, #276]	@ (8001980 <MX_GPIO_Init+0x168>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186e:	4a44      	ldr	r2, [pc, #272]	@ (8001980 <MX_GPIO_Init+0x168>)
 8001870:	f043 0308 	orr.w	r3, r3, #8
 8001874:	6313      	str	r3, [r2, #48]	@ 0x30
 8001876:	4b42      	ldr	r3, [pc, #264]	@ (8001980 <MX_GPIO_Init+0x168>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187a:	f003 0308 	and.w	r3, r3, #8
 800187e:	613b      	str	r3, [r7, #16]
 8001880:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	60fb      	str	r3, [r7, #12]
 8001886:	4b3e      	ldr	r3, [pc, #248]	@ (8001980 <MX_GPIO_Init+0x168>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188a:	4a3d      	ldr	r2, [pc, #244]	@ (8001980 <MX_GPIO_Init+0x168>)
 800188c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001890:	6313      	str	r3, [r2, #48]	@ 0x30
 8001892:	4b3b      	ldr	r3, [pc, #236]	@ (8001980 <MX_GPIO_Init+0x168>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	60bb      	str	r3, [r7, #8]
 80018a2:	4b37      	ldr	r3, [pc, #220]	@ (8001980 <MX_GPIO_Init+0x168>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	4a36      	ldr	r2, [pc, #216]	@ (8001980 <MX_GPIO_Init+0x168>)
 80018a8:	f043 0301 	orr.w	r3, r3, #1
 80018ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ae:	4b34      	ldr	r3, [pc, #208]	@ (8001980 <MX_GPIO_Init+0x168>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b2:	f003 0301 	and.w	r3, r3, #1
 80018b6:	60bb      	str	r3, [r7, #8]
 80018b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	607b      	str	r3, [r7, #4]
 80018be:	4b30      	ldr	r3, [pc, #192]	@ (8001980 <MX_GPIO_Init+0x168>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	4a2f      	ldr	r2, [pc, #188]	@ (8001980 <MX_GPIO_Init+0x168>)
 80018c4:	f043 0302 	orr.w	r3, r3, #2
 80018c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ca:	4b2d      	ldr	r3, [pc, #180]	@ (8001980 <MX_GPIO_Init+0x168>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80018d6:	2200      	movs	r2, #0
 80018d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018dc:	4829      	ldr	r0, [pc, #164]	@ (8001984 <MX_GPIO_Init+0x16c>)
 80018de:	f001 f82f 	bl	8002940 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 80018e2:	2200      	movs	r2, #0
 80018e4:	2140      	movs	r1, #64	@ 0x40
 80018e6:	4828      	ldr	r0, [pc, #160]	@ (8001988 <MX_GPIO_Init+0x170>)
 80018e8:	f001 f82a 	bl	8002940 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, FSMC_BLK_Pin|RS485_EN_Pin, GPIO_PIN_RESET);
 80018ec:	2200      	movs	r2, #0
 80018ee:	f44f 4101 	mov.w	r1, #33024	@ 0x8100
 80018f2:	4826      	ldr	r0, [pc, #152]	@ (800198c <MX_GPIO_Init+0x174>)
 80018f4:	f001 f824 	bl	8002940 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 80018f8:	2200      	movs	r2, #0
 80018fa:	2108      	movs	r1, #8
 80018fc:	4824      	ldr	r0, [pc, #144]	@ (8001990 <MX_GPIO_Init+0x178>)
 80018fe:	f001 f81f 	bl	8002940 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : FSMC_RES_Pin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8001902:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001906:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001908:	2301      	movs	r3, #1
 800190a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001910:	2300      	movs	r3, #0
 8001912:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8001914:	f107 031c 	add.w	r3, r7, #28
 8001918:	4619      	mov	r1, r3
 800191a:	481a      	ldr	r0, [pc, #104]	@ (8001984 <MX_GPIO_Init+0x16c>)
 800191c:	f000 fe74 	bl	8002608 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_LATCH_Pin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8001920:	2340      	movs	r3, #64	@ 0x40
 8001922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001924:	2301      	movs	r3, #1
 8001926:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001928:	2300      	movs	r3, #0
 800192a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192c:	2300      	movs	r3, #0
 800192e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8001930:	f107 031c 	add.w	r3, r7, #28
 8001934:	4619      	mov	r1, r3
 8001936:	4814      	ldr	r0, [pc, #80]	@ (8001988 <MX_GPIO_Init+0x170>)
 8001938:	f000 fe66 	bl	8002608 <HAL_GPIO_Init>

  /*Configure GPIO pins : FSMC_BLK_Pin RS485_EN_Pin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin|RS485_EN_Pin;
 800193c:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8001940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001942:	2301      	movs	r3, #1
 8001944:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001946:	2300      	movs	r3, #0
 8001948:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194a:	2300      	movs	r3, #0
 800194c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194e:	f107 031c 	add.w	r3, r7, #28
 8001952:	4619      	mov	r1, r3
 8001954:	480d      	ldr	r0, [pc, #52]	@ (800198c <MX_GPIO_Init+0x174>)
 8001956:	f000 fe57 	bl	8002608 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_LOAD_Pin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 800195a:	2308      	movs	r3, #8
 800195c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800195e:	2301      	movs	r3, #1
 8001960:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	2300      	movs	r3, #0
 8001964:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001966:	2300      	movs	r3, #0
 8001968:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 800196a:	f107 031c 	add.w	r3, r7, #28
 800196e:	4619      	mov	r1, r3
 8001970:	4807      	ldr	r0, [pc, #28]	@ (8001990 <MX_GPIO_Init+0x178>)
 8001972:	f000 fe49 	bl	8002608 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001976:	bf00      	nop
 8001978:	3730      	adds	r7, #48	@ 0x30
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40023800 	.word	0x40023800
 8001984:	40020800 	.word	0x40020800
 8001988:	40021800 	.word	0x40021800
 800198c:	40020000 	.word	0x40020000
 8001990:	40020c00 	.word	0x40020c00

08001994 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08e      	sub	sp, #56	@ 0x38
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800199a:	f107 031c 	add.w	r3, r7, #28
 800199e:	2200      	movs	r2, #0
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	605a      	str	r2, [r3, #4]
 80019a4:	609a      	str	r2, [r3, #8]
 80019a6:	60da      	str	r2, [r3, #12]
 80019a8:	611a      	str	r2, [r3, #16]
 80019aa:	615a      	str	r2, [r3, #20]
 80019ac:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80019ae:	463b      	mov	r3, r7
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
 80019ba:	611a      	str	r2, [r3, #16]
 80019bc:	615a      	str	r2, [r3, #20]
 80019be:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80019c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001a80 <MX_FSMC_Init+0xec>)
 80019c2:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80019c6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80019c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001a80 <MX_FSMC_Init+0xec>)
 80019ca:	4a2e      	ldr	r2, [pc, #184]	@ (8001a84 <MX_FSMC_Init+0xf0>)
 80019cc:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80019ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001a80 <MX_FSMC_Init+0xec>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80019d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001a80 <MX_FSMC_Init+0xec>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80019da:	4b29      	ldr	r3, [pc, #164]	@ (8001a80 <MX_FSMC_Init+0xec>)
 80019dc:	2200      	movs	r2, #0
 80019de:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80019e0:	4b27      	ldr	r3, [pc, #156]	@ (8001a80 <MX_FSMC_Init+0xec>)
 80019e2:	2210      	movs	r2, #16
 80019e4:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80019e6:	4b26      	ldr	r3, [pc, #152]	@ (8001a80 <MX_FSMC_Init+0xec>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80019ec:	4b24      	ldr	r3, [pc, #144]	@ (8001a80 <MX_FSMC_Init+0xec>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80019f2:	4b23      	ldr	r3, [pc, #140]	@ (8001a80 <MX_FSMC_Init+0xec>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80019f8:	4b21      	ldr	r3, [pc, #132]	@ (8001a80 <MX_FSMC_Init+0xec>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80019fe:	4b20      	ldr	r3, [pc, #128]	@ (8001a80 <MX_FSMC_Init+0xec>)
 8001a00:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a04:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001a06:	4b1e      	ldr	r3, [pc, #120]	@ (8001a80 <MX_FSMC_Init+0xec>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001a0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001a80 <MX_FSMC_Init+0xec>)
 8001a0e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a12:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001a14:	4b1a      	ldr	r3, [pc, #104]	@ (8001a80 <MX_FSMC_Init+0xec>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001a1a:	4b19      	ldr	r3, [pc, #100]	@ (8001a80 <MX_FSMC_Init+0xec>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001a20:	4b17      	ldr	r3, [pc, #92]	@ (8001a80 <MX_FSMC_Init+0xec>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8001a26:	230f      	movs	r3, #15
 8001a28:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001a2a:	230f      	movs	r3, #15
 8001a2c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8001a2e:	233c      	movs	r3, #60	@ 0x3c
 8001a30:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 8001a32:	2300      	movs	r3, #0
 8001a34:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 8001a36:	2310      	movs	r3, #16
 8001a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8001a3a:	2311      	movs	r3, #17
 8001a3c:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8001a42:	2308      	movs	r3, #8
 8001a44:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001a46:	230f      	movs	r3, #15
 8001a48:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8001a4a:	2309      	movs	r3, #9
 8001a4c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001a52:	2310      	movs	r3, #16
 8001a54:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001a56:	2311      	movs	r3, #17
 8001a58:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001a5e:	463a      	mov	r2, r7
 8001a60:	f107 031c 	add.w	r3, r7, #28
 8001a64:	4619      	mov	r1, r3
 8001a66:	4806      	ldr	r0, [pc, #24]	@ (8001a80 <MX_FSMC_Init+0xec>)
 8001a68:	f002 f86a 	bl	8003b40 <HAL_SRAM_Init>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8001a72:	f000 f809 	bl	8001a88 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001a76:	bf00      	nop
 8001a78:	3738      	adds	r7, #56	@ 0x38
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	200001d4 	.word	0x200001d4
 8001a84:	a0000104 	.word	0xa0000104

08001a88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a8c:	b672      	cpsid	i
}
 8001a8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a90:	bf00      	nop
 8001a92:	e7fd      	b.n	8001a90 <Error_Handler+0x8>

08001a94 <Modbus_CRC16>:
 * @brief  Tính toán CRC-16/MODBUS.
 * @param  buffer: Con trỏ đến mảng dữ liệu.
 * @param  length: Độ dài của dữ liệu (KHÔNG bao gồm 2 byte CRC).
 * @retval Giá trị CRC 16-bit.
 */
uint16_t Modbus_CRC16(uint8_t *buffer, uint16_t length) { //CRC-16/MODBUS bitwise (LSB-first)
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF; // Giá trị khởi tạo
 8001aa0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001aa4:	81fb      	strh	r3, [r7, #14]

    for (uint16_t pos = 0; pos < length; pos++) {
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	81bb      	strh	r3, [r7, #12]
 8001aaa:	e026      	b.n	8001afa <Modbus_CRC16+0x66>
        crc ^= (uint16_t)buffer[pos]; // XOR byte dữ liệu
 8001aac:	89bb      	ldrh	r3, [r7, #12]
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	89fb      	ldrh	r3, [r7, #14]
 8001ab8:	4053      	eors	r3, r2
 8001aba:	81fb      	strh	r3, [r7, #14]

        for (uint8_t i = 8; i != 0; i--) { // Lặp 8 lần cho 8 bit
 8001abc:	2308      	movs	r3, #8
 8001abe:	72fb      	strb	r3, [r7, #11]
 8001ac0:	e015      	b.n	8001aee <Modbus_CRC16+0x5a>
            if ((crc & 0x0001) != 0) { // Nếu bit LSB là 1
 8001ac2:	89fb      	ldrh	r3, [r7, #14]
 8001ac4:	f003 0301 	and.w	r3, r3, #1
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d00a      	beq.n	8001ae2 <Modbus_CRC16+0x4e>
                crc >>= 1;            // Dịch phải
 8001acc:	89fb      	ldrh	r3, [r7, #14]
 8001ace:	085b      	lsrs	r3, r3, #1
 8001ad0:	81fb      	strh	r3, [r7, #14]
                crc ^= 0xA001;        // XOR với đa thức (polynomial)
 8001ad2:	89fb      	ldrh	r3, [r7, #14]
 8001ad4:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8001ad8:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8001adc:	43db      	mvns	r3, r3
 8001ade:	81fb      	strh	r3, [r7, #14]
 8001ae0:	e002      	b.n	8001ae8 <Modbus_CRC16+0x54>
            } else {                  // Nếu bit LSB là 0
                crc >>= 1;            // Chỉ dịch phải
 8001ae2:	89fb      	ldrh	r3, [r7, #14]
 8001ae4:	085b      	lsrs	r3, r3, #1
 8001ae6:	81fb      	strh	r3, [r7, #14]
        for (uint8_t i = 8; i != 0; i--) { // Lặp 8 lần cho 8 bit
 8001ae8:	7afb      	ldrb	r3, [r7, #11]
 8001aea:	3b01      	subs	r3, #1
 8001aec:	72fb      	strb	r3, [r7, #11]
 8001aee:	7afb      	ldrb	r3, [r7, #11]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d1e6      	bne.n	8001ac2 <Modbus_CRC16+0x2e>
    for (uint16_t pos = 0; pos < length; pos++) {
 8001af4:	89bb      	ldrh	r3, [r7, #12]
 8001af6:	3301      	adds	r3, #1
 8001af8:	81bb      	strh	r3, [r7, #12]
 8001afa:	89ba      	ldrh	r2, [r7, #12]
 8001afc:	887b      	ldrh	r3, [r7, #2]
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d3d4      	bcc.n	8001aac <Modbus_CRC16+0x18>
            }
        }
    }

    return crc;
 8001b02:	89fb      	ldrh	r3, [r7, #14]
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3714      	adds	r7, #20
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <Modbus_Validate_CRC>:
 * @brief  Xác thực CRC của một gói tin Modbus RTU đã nhận.
 * @param  buffer: Con trỏ đến toàn bộ gói tin nhận được (bao gồm 2 byte CRC ở cuối).
 * @param  length: Tổng độ dài của gói tin (bao gồm 2 byte CRC).
 * @retval 1 nếu CRC hợp lệ, 0 nếu CRC sai.
 */
uint8_t Modbus_Validate_CRC(uint8_t *buffer, uint16_t length) {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	460b      	mov	r3, r1
 8001b1a:	807b      	strh	r3, [r7, #2]
    if (length < 2) {
 8001b1c:	887b      	ldrh	r3, [r7, #2]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d801      	bhi.n	8001b26 <Modbus_Validate_CRC+0x16>
        return 0; // Gói tin quá ngắn để chứa CRC
 8001b22:	2300      	movs	r3, #0
 8001b24:	e020      	b.n	8001b68 <Modbus_Validate_CRC+0x58>
    }

    // 1. Lấy 2 byte CRC từ gói tin nhận được
    //    (Modbus RTU gửi byte Thấp (Low) trước, byte Cao (High) sau)
    uint16_t crc_received = buffer[length - 2] | (buffer[length - 1] << 8);
 8001b26:	887b      	ldrh	r3, [r7, #2]
 8001b28:	3b02      	subs	r3, #2
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	b21a      	sxth	r2, r3
 8001b32:	887b      	ldrh	r3, [r7, #2]
 8001b34:	3b01      	subs	r3, #1
 8001b36:	6879      	ldr	r1, [r7, #4]
 8001b38:	440b      	add	r3, r1
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	b21b      	sxth	r3, r3
 8001b3e:	021b      	lsls	r3, r3, #8
 8001b40:	b21b      	sxth	r3, r3
 8001b42:	4313      	orrs	r3, r2
 8001b44:	b21b      	sxth	r3, r3
 8001b46:	81fb      	strh	r3, [r7, #14]

    // 2. Tính toán CRC cho phần dữ liệu
    //    (Tính trên toàn bộ gói tin TRỪ 2 byte CRC cuối)
    uint16_t crc_calculated = Modbus_CRC16(buffer, length - 2);
 8001b48:	887b      	ldrh	r3, [r7, #2]
 8001b4a:	3b02      	subs	r3, #2
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	4619      	mov	r1, r3
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f7ff ff9f 	bl	8001a94 <Modbus_CRC16>
 8001b56:	4603      	mov	r3, r0
 8001b58:	81bb      	strh	r3, [r7, #12]

    // 3. So sánh
    return (crc_calculated == crc_received);
 8001b5a:	89ba      	ldrh	r2, [r7, #12]
 8001b5c:	89fb      	ldrh	r3, [r7, #14]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	bf0c      	ite	eq
 8001b62:	2301      	moveq	r3, #1
 8001b64:	2300      	movne	r3, #0
 8001b66:	b2db      	uxtb	r3, r3
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <RS485_TX_Enable>:
#define RS485_PIN  RS485_EN_Pin

/**
 * @brief  Kích hoạt chế độ GỬI (TX) trên RS485.
 */
void RS485_TX_Enable(void) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RS485_PORT, RS485_PIN, GPIO_PIN_SET);
 8001b74:	2201      	movs	r2, #1
 8001b76:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b7a:	4802      	ldr	r0, [pc, #8]	@ (8001b84 <RS485_TX_Enable+0x14>)
 8001b7c:	f000 fee0 	bl	8002940 <HAL_GPIO_WritePin>
}
 8001b80:	bf00      	nop
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40020000 	.word	0x40020000

08001b88 <RS485_RX_Enable>:

/**
 * @brief  Kích hoạt chế độ NHẬN (RX) trên RS485.
 */
void RS485_RX_Enable(void) {
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RS485_PORT, RS485_PIN, GPIO_PIN_RESET);
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b92:	4802      	ldr	r0, [pc, #8]	@ (8001b9c <RS485_RX_Enable+0x14>)
 8001b94:	f000 fed4 	bl	8002940 <HAL_GPIO_WritePin>
}
 8001b98:	bf00      	nop
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	40020000 	.word	0x40020000

08001ba0 <Modbus_Read_Registers_Raw>:
                                            uint8_t slave_id,
                                            uint16_t reg_addr,
                                            uint16_t num_regs,
                                            int16_t *parsed_data_dest,
                                            uint8_t *raw_response_dest)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b088      	sub	sp, #32
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	4608      	mov	r0, r1
 8001baa:	4611      	mov	r1, r2
 8001bac:	461a      	mov	r2, r3
 8001bae:	4603      	mov	r3, r0
 8001bb0:	72fb      	strb	r3, [r7, #11]
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	813b      	strh	r3, [r7, #8]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	80fb      	strh	r3, [r7, #6]
    uint8_t txData[8]; // Gói tin yêu cầu 0x03 luôn là 8 byte

    // Tính số byte phản hồi mong đợi:
    // 1(ID) + 1(FC) + 1(Byte Count) + N*2(Data) + 2(CRC)
    uint8_t rx_buffer_size = 5 + (num_regs * 2);
 8001bba:	88fb      	ldrh	r3, [r7, #6]
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	3305      	adds	r3, #5
 8001bc4:	76fb      	strb	r3, [r7, #27]

    // 1. Tạo gói tin Gửi (TX)
    txData[0] = slave_id;
 8001bc6:	7afb      	ldrb	r3, [r7, #11]
 8001bc8:	743b      	strb	r3, [r7, #16]
    txData[1] = 0x03; // Function Code
 8001bca:	2303      	movs	r3, #3
 8001bcc:	747b      	strb	r3, [r7, #17]
    txData[2] = (reg_addr >> 8) & 0xFF;   // Địa chỉ High
 8001bce:	893b      	ldrh	r3, [r7, #8]
 8001bd0:	0a1b      	lsrs	r3, r3, #8
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	74bb      	strb	r3, [r7, #18]
    txData[3] = reg_addr & 0xFF;          // Địa chỉ Low
 8001bd8:	893b      	ldrh	r3, [r7, #8]
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	74fb      	strb	r3, [r7, #19]
    txData[4] = (num_regs >> 8) & 0xFF;   // Số lượng High
 8001bde:	88fb      	ldrh	r3, [r7, #6]
 8001be0:	0a1b      	lsrs	r3, r3, #8
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	753b      	strb	r3, [r7, #20]
    txData[5] = num_regs & 0xFF;          // Số lượng Low
 8001be8:	88fb      	ldrh	r3, [r7, #6]
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	757b      	strb	r3, [r7, #21]

    uint16_t crc = Modbus_CRC16(txData, 6); // Tính CRC cho 6 byte đầu
 8001bee:	f107 0310 	add.w	r3, r7, #16
 8001bf2:	2106      	movs	r1, #6
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7ff ff4d 	bl	8001a94 <Modbus_CRC16>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	833b      	strh	r3, [r7, #24]
    txData[6] = crc & 0xFF;       // CRC Low
 8001bfe:	8b3b      	ldrh	r3, [r7, #24]
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	75bb      	strb	r3, [r7, #22]
    txData[7] = (crc >> 8) & 0xFF;  // CRC High
 8001c04:	8b3b      	ldrh	r3, [r7, #24]
 8001c06:	0a1b      	lsrs	r3, r3, #8
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	75fb      	strb	r3, [r7, #23]

    // 2. Gửi gói tin
    RS485_TX_Enable();
 8001c0e:	f7ff ffaf 	bl	8001b70 <RS485_TX_Enable>
    if (HAL_UART_Transmit(huart, txData, 8, 100) != HAL_OK) {
 8001c12:	f107 0110 	add.w	r1, r7, #16
 8001c16:	2364      	movs	r3, #100	@ 0x64
 8001c18:	2208      	movs	r2, #8
 8001c1a:	68f8      	ldr	r0, [r7, #12]
 8001c1c:	f002 fc98 	bl	8004550 <HAL_UART_Transmit>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d003      	beq.n	8001c2e <Modbus_Read_Registers_Raw+0x8e>
        RS485_RX_Enable(); // Luôn chuyển về RX dù lỗi
 8001c26:	f7ff ffaf 	bl	8001b88 <RS485_RX_Enable>
        return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e048      	b.n	8001cc0 <Modbus_Read_Registers_Raw+0x120>
    }
    RS485_RX_Enable(); // Chuyển về chế độ Nhận ngay lập tức
 8001c2e:	f7ff ffab 	bl	8001b88 <RS485_RX_Enable>

    // 3. Nhận phản hồi
    if (HAL_UART_Receive(huart, raw_response_dest, rx_buffer_size, 200) != HAL_OK) {
 8001c32:	7efb      	ldrb	r3, [r7, #27]
 8001c34:	b29a      	uxth	r2, r3
 8001c36:	23c8      	movs	r3, #200	@ 0xc8
 8001c38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001c3a:	68f8      	ldr	r0, [r7, #12]
 8001c3c:	f002 fd13 	bl	8004666 <HAL_UART_Receive>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <Modbus_Read_Registers_Raw+0xaa>
        return HAL_TIMEOUT; // Lỗi Timeout
 8001c46:	2303      	movs	r3, #3
 8001c48:	e03a      	b.n	8001cc0 <Modbus_Read_Registers_Raw+0x120>
    }

    // 4. Xác thực phản hồi
    if (raw_response_dest[0] != slave_id || raw_response_dest[1] != 0x03) {
 8001c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	7afa      	ldrb	r2, [r7, #11]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d104      	bne.n	8001c5e <Modbus_Read_Registers_Raw+0xbe>
 8001c54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c56:	3301      	adds	r3, #1
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	2b03      	cmp	r3, #3
 8001c5c:	d001      	beq.n	8001c62 <Modbus_Read_Registers_Raw+0xc2>
        return HAL_ERROR; // Không phải phản hồi mong đợi
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e02e      	b.n	8001cc0 <Modbus_Read_Registers_Raw+0x120>
    }

    if (Modbus_Validate_CRC(raw_response_dest, rx_buffer_size) != 1) {
 8001c62:	7efb      	ldrb	r3, [r7, #27]
 8001c64:	b29b      	uxth	r3, r3
 8001c66:	4619      	mov	r1, r3
 8001c68:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001c6a:	f7ff ff51 	bl	8001b10 <Modbus_Validate_CRC>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d001      	beq.n	8001c78 <Modbus_Read_Registers_Raw+0xd8>
        return HAL_ERROR; // Lỗi CRC
 8001c74:	2301      	movs	r3, #1
 8001c76:	e023      	b.n	8001cc0 <Modbus_Read_Registers_Raw+0x120>
    }

    // 5. Phân tích (Parse) dữ liệu
    for (int i = 0; i < num_regs; i++) {
 8001c78:	2300      	movs	r3, #0
 8001c7a:	61fb      	str	r3, [r7, #28]
 8001c7c:	e01b      	b.n	8001cb6 <Modbus_Read_Registers_Raw+0x116>
        // Dữ liệu bắt đầu từ byte 3 (sau ID, FC, Byte Count)
        // Dữ liệu là Big-Endian (High byte first)
        parsed_data_dest[i] = (raw_response_dest[3 + i*2] << 8) | raw_response_dest[4 + i*2];
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	3303      	adds	r3, #3
 8001c84:	461a      	mov	r2, r3
 8001c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c88:	4413      	add	r3, r2
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	b21b      	sxth	r3, r3
 8001c8e:	021b      	lsls	r3, r3, #8
 8001c90:	b219      	sxth	r1, r3
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	3302      	adds	r3, #2
 8001c96:	005b      	lsls	r3, r3, #1
 8001c98:	461a      	mov	r2, r3
 8001c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c9c:	4413      	add	r3, r2
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	b21a      	sxth	r2, r3
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001ca8:	4403      	add	r3, r0
 8001caa:	430a      	orrs	r2, r1
 8001cac:	b212      	sxth	r2, r2
 8001cae:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < num_regs; i++) {
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	61fb      	str	r3, [r7, #28]
 8001cb6:	88fb      	ldrh	r3, [r7, #6]
 8001cb8:	69fa      	ldr	r2, [r7, #28]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	dbdf      	blt.n	8001c7e <Modbus_Read_Registers_Raw+0xde>
    }

    return HAL_OK;
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3720      	adds	r7, #32
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <Modbus_Write_Register_Raw>:
HAL_StatusTypeDef Modbus_Write_Register_Raw(UART_HandleTypeDef *huart,
                                            uint8_t slave_id,
                                            uint16_t reg_addr,
                                            int16_t value,
                                            uint8_t *raw_response_dest)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b088      	sub	sp, #32
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	4608      	mov	r0, r1
 8001cd2:	4611      	mov	r1, r2
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	72fb      	strb	r3, [r7, #11]
 8001cda:	460b      	mov	r3, r1
 8001cdc:	813b      	strh	r3, [r7, #8]
 8001cde:	4613      	mov	r3, r2
 8001ce0:	80fb      	strh	r3, [r7, #6]
    uint8_t txData[8]; // Gói tin 0x06 luôn là 8 byte

    // 1. Tạo gói tin Gửi (TX)
    txData[0] = slave_id;
 8001ce2:	7afb      	ldrb	r3, [r7, #11]
 8001ce4:	743b      	strb	r3, [r7, #16]
    txData[1] = 0x06; // Function Code
 8001ce6:	2306      	movs	r3, #6
 8001ce8:	747b      	strb	r3, [r7, #17]
    txData[2] = (reg_addr >> 8) & 0xFF;   // Địa chỉ High
 8001cea:	893b      	ldrh	r3, [r7, #8]
 8001cec:	0a1b      	lsrs	r3, r3, #8
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	74bb      	strb	r3, [r7, #18]
    txData[3] = reg_addr & 0xFF;          // Địa chỉ Low
 8001cf4:	893b      	ldrh	r3, [r7, #8]
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	74fb      	strb	r3, [r7, #19]
    txData[4] = (value >> 8) & 0xFF;      // Giá trị High
 8001cfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cfe:	121b      	asrs	r3, r3, #8
 8001d00:	b21b      	sxth	r3, r3
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	753b      	strb	r3, [r7, #20]
    txData[5] = value & 0xFF;             // Giá trị Low
 8001d06:	88fb      	ldrh	r3, [r7, #6]
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	757b      	strb	r3, [r7, #21]

    uint16_t crc = Modbus_CRC16(txData, 6);
 8001d0c:	f107 0310 	add.w	r3, r7, #16
 8001d10:	2106      	movs	r1, #6
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7ff febe 	bl	8001a94 <Modbus_CRC16>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	837b      	strh	r3, [r7, #26]
    txData[6] = crc & 0xFF;       // CRC Low
 8001d1c:	8b7b      	ldrh	r3, [r7, #26]
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	75bb      	strb	r3, [r7, #22]
    txData[7] = (crc >> 8) & 0xFF;  // CRC High
 8001d22:	8b7b      	ldrh	r3, [r7, #26]
 8001d24:	0a1b      	lsrs	r3, r3, #8
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	75fb      	strb	r3, [r7, #23]

    // 2. Gửi gói tin
    RS485_TX_Enable();
 8001d2c:	f7ff ff20 	bl	8001b70 <RS485_TX_Enable>
    if (HAL_UART_Transmit(huart, txData, 8, 100) != HAL_OK) {
 8001d30:	f107 0110 	add.w	r1, r7, #16
 8001d34:	2364      	movs	r3, #100	@ 0x64
 8001d36:	2208      	movs	r2, #8
 8001d38:	68f8      	ldr	r0, [r7, #12]
 8001d3a:	f002 fc09 	bl	8004550 <HAL_UART_Transmit>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d003      	beq.n	8001d4c <Modbus_Write_Register_Raw+0x84>
        RS485_RX_Enable();
 8001d44:	f7ff ff20 	bl	8001b88 <RS485_RX_Enable>
        return HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e02c      	b.n	8001da6 <Modbus_Write_Register_Raw+0xde>
    }
    RS485_RX_Enable();
 8001d4c:	f7ff ff1c 	bl	8001b88 <RS485_RX_Enable>

    // 3. Nhận phản hồi (Phản hồi 0x06 là một bản echo, 8 byte)
    if (HAL_UART_Receive(huart, raw_response_dest, 8, 200) != HAL_OK) {
 8001d50:	23c8      	movs	r3, #200	@ 0xc8
 8001d52:	2208      	movs	r2, #8
 8001d54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001d56:	68f8      	ldr	r0, [r7, #12]
 8001d58:	f002 fc85 	bl	8004666 <HAL_UART_Receive>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <Modbus_Write_Register_Raw+0x9e>
        return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e01f      	b.n	8001da6 <Modbus_Write_Register_Raw+0xde>
    }

    // 4. Xác thực phản hồi
    // (Kiểm tra xem nó có echo đúng không)
    for(int i = 0; i < 8; i++) {
 8001d66:	2300      	movs	r3, #0
 8001d68:	61fb      	str	r3, [r7, #28]
 8001d6a:	e00f      	b.n	8001d8c <Modbus_Write_Register_Raw+0xc4>
        if(txData[i] != raw_response_dest[i]) {
 8001d6c:	f107 0210 	add.w	r2, r7, #16
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	4413      	add	r3, r2
 8001d74:	781a      	ldrb	r2, [r3, #0]
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001d7a:	440b      	add	r3, r1
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d001      	beq.n	8001d86 <Modbus_Write_Register_Raw+0xbe>
            return HAL_ERROR; // Lỗi Echo
 8001d82:	2301      	movs	r3, #1
 8001d84:	e00f      	b.n	8001da6 <Modbus_Write_Register_Raw+0xde>
    for(int i = 0; i < 8; i++) {
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	3301      	adds	r3, #1
 8001d8a:	61fb      	str	r3, [r7, #28]
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	2b07      	cmp	r3, #7
 8001d90:	ddec      	ble.n	8001d6c <Modbus_Write_Register_Raw+0xa4>
        }
    }

    // Kiểm tra CRC
    if (Modbus_Validate_CRC(raw_response_dest, 8) != 1) {
 8001d92:	2108      	movs	r1, #8
 8001d94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001d96:	f7ff febb 	bl	8001b10 <Modbus_Validate_CRC>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d001      	beq.n	8001da4 <Modbus_Write_Register_Raw+0xdc>
        return HAL_ERROR; // Lỗi CRC
 8001da0:	2301      	movs	r3, #1
 8001da2:	e000      	b.n	8001da6 <Modbus_Write_Register_Raw+0xde>
    }

    return HAL_OK;
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3720      	adds	r7, #32
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
	...

08001db0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	607b      	str	r3, [r7, #4]
 8001dba:	4b10      	ldr	r3, [pc, #64]	@ (8001dfc <HAL_MspInit+0x4c>)
 8001dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dbe:	4a0f      	ldr	r2, [pc, #60]	@ (8001dfc <HAL_MspInit+0x4c>)
 8001dc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8001dfc <HAL_MspInit+0x4c>)
 8001dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	603b      	str	r3, [r7, #0]
 8001dd6:	4b09      	ldr	r3, [pc, #36]	@ (8001dfc <HAL_MspInit+0x4c>)
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dda:	4a08      	ldr	r2, [pc, #32]	@ (8001dfc <HAL_MspInit+0x4c>)
 8001ddc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001de0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001de2:	4b06      	ldr	r3, [pc, #24]	@ (8001dfc <HAL_MspInit+0x4c>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dea:	603b      	str	r3, [r7, #0]
 8001dec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dee:	bf00      	nop
 8001df0:	370c      	adds	r7, #12
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	40023800 	.word	0x40023800

08001e00 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b08a      	sub	sp, #40	@ 0x28
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
 8001e16:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a19      	ldr	r2, [pc, #100]	@ (8001e84 <HAL_SPI_MspInit+0x84>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d12b      	bne.n	8001e7a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	613b      	str	r3, [r7, #16]
 8001e26:	4b18      	ldr	r3, [pc, #96]	@ (8001e88 <HAL_SPI_MspInit+0x88>)
 8001e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e2a:	4a17      	ldr	r2, [pc, #92]	@ (8001e88 <HAL_SPI_MspInit+0x88>)
 8001e2c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e32:	4b15      	ldr	r3, [pc, #84]	@ (8001e88 <HAL_SPI_MspInit+0x88>)
 8001e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e3a:	613b      	str	r3, [r7, #16]
 8001e3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	4b11      	ldr	r3, [pc, #68]	@ (8001e88 <HAL_SPI_MspInit+0x88>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e46:	4a10      	ldr	r2, [pc, #64]	@ (8001e88 <HAL_SPI_MspInit+0x88>)
 8001e48:	f043 0302 	orr.w	r3, r3, #2
 8001e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e88 <HAL_SPI_MspInit+0x88>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	60fb      	str	r3, [r7, #12]
 8001e58:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001e5a:	2338      	movs	r3, #56	@ 0x38
 8001e5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5e:	2302      	movs	r3, #2
 8001e60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e62:	2300      	movs	r3, #0
 8001e64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e66:	2303      	movs	r3, #3
 8001e68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e6a:	2305      	movs	r3, #5
 8001e6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e6e:	f107 0314 	add.w	r3, r7, #20
 8001e72:	4619      	mov	r1, r3
 8001e74:	4805      	ldr	r0, [pc, #20]	@ (8001e8c <HAL_SPI_MspInit+0x8c>)
 8001e76:	f000 fbc7 	bl	8002608 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001e7a:	bf00      	nop
 8001e7c:	3728      	adds	r7, #40	@ 0x28
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40013000 	.word	0x40013000
 8001e88:	40023800 	.word	0x40023800
 8001e8c:	40020400 	.word	0x40020400

08001e90 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ea0:	d115      	bne.n	8001ece <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60fb      	str	r3, [r7, #12]
 8001ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed8 <HAL_TIM_Base_MspInit+0x48>)
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eaa:	4a0b      	ldr	r2, [pc, #44]	@ (8001ed8 <HAL_TIM_Base_MspInit+0x48>)
 8001eac:	f043 0301 	orr.w	r3, r3, #1
 8001eb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eb2:	4b09      	ldr	r3, [pc, #36]	@ (8001ed8 <HAL_TIM_Base_MspInit+0x48>)
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	201c      	movs	r0, #28
 8001ec4:	f000 fad7 	bl	8002476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ec8:	201c      	movs	r0, #28
 8001eca:	f000 faf0 	bl	80024ae <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001ece:	bf00      	nop
 8001ed0:	3710      	adds	r7, #16
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	40023800 	.word	0x40023800

08001edc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b08a      	sub	sp, #40	@ 0x28
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee4:	f107 0314 	add.w	r3, r7, #20
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	605a      	str	r2, [r3, #4]
 8001eee:	609a      	str	r2, [r3, #8]
 8001ef0:	60da      	str	r2, [r3, #12]
 8001ef2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a1d      	ldr	r2, [pc, #116]	@ (8001f70 <HAL_UART_MspInit+0x94>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d134      	bne.n	8001f68 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001efe:	2300      	movs	r3, #0
 8001f00:	613b      	str	r3, [r7, #16]
 8001f02:	4b1c      	ldr	r3, [pc, #112]	@ (8001f74 <HAL_UART_MspInit+0x98>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f06:	4a1b      	ldr	r2, [pc, #108]	@ (8001f74 <HAL_UART_MspInit+0x98>)
 8001f08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f0e:	4b19      	ldr	r3, [pc, #100]	@ (8001f74 <HAL_UART_MspInit+0x98>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f16:	613b      	str	r3, [r7, #16]
 8001f18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	60fb      	str	r3, [r7, #12]
 8001f1e:	4b15      	ldr	r3, [pc, #84]	@ (8001f74 <HAL_UART_MspInit+0x98>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f22:	4a14      	ldr	r2, [pc, #80]	@ (8001f74 <HAL_UART_MspInit+0x98>)
 8001f24:	f043 0304 	orr.w	r3, r3, #4
 8001f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f2a:	4b12      	ldr	r3, [pc, #72]	@ (8001f74 <HAL_UART_MspInit+0x98>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	f003 0304 	and.w	r3, r3, #4
 8001f32:	60fb      	str	r3, [r7, #12]
 8001f34:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001f36:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001f3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f40:	2300      	movs	r3, #0
 8001f42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f44:	2303      	movs	r3, #3
 8001f46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001f48:	2307      	movs	r3, #7
 8001f4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f4c:	f107 0314 	add.w	r3, r7, #20
 8001f50:	4619      	mov	r1, r3
 8001f52:	4809      	ldr	r0, [pc, #36]	@ (8001f78 <HAL_UART_MspInit+0x9c>)
 8001f54:	f000 fb58 	bl	8002608 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001f58:	2200      	movs	r2, #0
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	2027      	movs	r0, #39	@ 0x27
 8001f5e:	f000 fa8a 	bl	8002476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001f62:	2027      	movs	r0, #39	@ 0x27
 8001f64:	f000 faa3 	bl	80024ae <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001f68:	bf00      	nop
 8001f6a:	3728      	adds	r7, #40	@ 0x28
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	40004800 	.word	0x40004800
 8001f74:	40023800 	.word	0x40023800
 8001f78:	40020800 	.word	0x40020800

08001f7c <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b086      	sub	sp, #24
 8001f80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001f82:	1d3b      	adds	r3, r7, #4
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	60da      	str	r2, [r3, #12]
 8001f8e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001f90:	4b1c      	ldr	r3, [pc, #112]	@ (8002004 <HAL_FSMC_MspInit+0x88>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d131      	bne.n	8001ffc <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001f98:	4b1a      	ldr	r3, [pc, #104]	@ (8002004 <HAL_FSMC_MspInit+0x88>)
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	603b      	str	r3, [r7, #0]
 8001fa2:	4b19      	ldr	r3, [pc, #100]	@ (8002008 <HAL_FSMC_MspInit+0x8c>)
 8001fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fa6:	4a18      	ldr	r2, [pc, #96]	@ (8002008 <HAL_FSMC_MspInit+0x8c>)
 8001fa8:	f043 0301 	orr.w	r3, r3, #1
 8001fac:	6393      	str	r3, [r2, #56]	@ 0x38
 8001fae:	4b16      	ldr	r3, [pc, #88]	@ (8002008 <HAL_FSMC_MspInit+0x8c>)
 8001fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	603b      	str	r3, [r7, #0]
 8001fb8:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001fba:	f64f 7388 	movw	r3, #65416	@ 0xff88
 8001fbe:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001fcc:	230c      	movs	r3, #12
 8001fce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fd0:	1d3b      	adds	r3, r7, #4
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	480d      	ldr	r0, [pc, #52]	@ (800200c <HAL_FSMC_MspInit+0x90>)
 8001fd6:	f000 fb17 	bl	8002608 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001fda:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8001fde:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001fec:	230c      	movs	r3, #12
 8001fee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ff0:	1d3b      	adds	r3, r7, #4
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4806      	ldr	r0, [pc, #24]	@ (8002010 <HAL_FSMC_MspInit+0x94>)
 8001ff6:	f000 fb07 	bl	8002608 <HAL_GPIO_Init>
 8001ffa:	e000      	b.n	8001ffe <HAL_FSMC_MspInit+0x82>
    return;
 8001ffc:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001ffe:	3718      	adds	r7, #24
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	20000228 	.word	0x20000228
 8002008:	40023800 	.word	0x40023800
 800200c:	40021000 	.word	0x40021000
 8002010:	40020c00 	.word	0x40020c00

08002014 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 800201c:	f7ff ffae 	bl	8001f7c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8002020:	bf00      	nop
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800202c:	bf00      	nop
 800202e:	e7fd      	b.n	800202c <NMI_Handler+0x4>

08002030 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <HardFault_Handler+0x4>

08002038 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800203c:	bf00      	nop
 800203e:	e7fd      	b.n	800203c <MemManage_Handler+0x4>

08002040 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002044:	bf00      	nop
 8002046:	e7fd      	b.n	8002044 <BusFault_Handler+0x4>

08002048 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800204c:	bf00      	nop
 800204e:	e7fd      	b.n	800204c <UsageFault_Handler+0x4>

08002050 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002054:	bf00      	nop
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800205e:	b480      	push	{r7}
 8002060:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002062:	bf00      	nop
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002070:	bf00      	nop
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr

0800207a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800207a:	b580      	push	{r7, lr}
 800207c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800207e:	f000 f8db 	bl	8002238 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002082:	bf00      	nop
 8002084:	bd80      	pop	{r7, pc}
	...

08002088 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800208c:	4802      	ldr	r0, [pc, #8]	@ (8002098 <TIM2_IRQHandler+0x10>)
 800208e:	f001 fe5f 	bl	8003d50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002092:	bf00      	nop
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20000144 	.word	0x20000144

0800209c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80020a0:	4802      	ldr	r0, [pc, #8]	@ (80020ac <USART3_IRQHandler+0x10>)
 80020a2:	f002 fb77 	bl	8004794 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80020a6:	bf00      	nop
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	2000018c 	.word	0x2000018c

080020b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b086      	sub	sp, #24
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020b8:	4a14      	ldr	r2, [pc, #80]	@ (800210c <_sbrk+0x5c>)
 80020ba:	4b15      	ldr	r3, [pc, #84]	@ (8002110 <_sbrk+0x60>)
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020c4:	4b13      	ldr	r3, [pc, #76]	@ (8002114 <_sbrk+0x64>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d102      	bne.n	80020d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020cc:	4b11      	ldr	r3, [pc, #68]	@ (8002114 <_sbrk+0x64>)
 80020ce:	4a12      	ldr	r2, [pc, #72]	@ (8002118 <_sbrk+0x68>)
 80020d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020d2:	4b10      	ldr	r3, [pc, #64]	@ (8002114 <_sbrk+0x64>)
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	693a      	ldr	r2, [r7, #16]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d207      	bcs.n	80020f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020e0:	f003 fb8e 	bl	8005800 <__errno>
 80020e4:	4603      	mov	r3, r0
 80020e6:	220c      	movs	r2, #12
 80020e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020ea:	f04f 33ff 	mov.w	r3, #4294967295
 80020ee:	e009      	b.n	8002104 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020f0:	4b08      	ldr	r3, [pc, #32]	@ (8002114 <_sbrk+0x64>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020f6:	4b07      	ldr	r3, [pc, #28]	@ (8002114 <_sbrk+0x64>)
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4413      	add	r3, r2
 80020fe:	4a05      	ldr	r2, [pc, #20]	@ (8002114 <_sbrk+0x64>)
 8002100:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002102:	68fb      	ldr	r3, [r7, #12]
}
 8002104:	4618      	mov	r0, r3
 8002106:	3718      	adds	r7, #24
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	20020000 	.word	0x20020000
 8002110:	00000400 	.word	0x00000400
 8002114:	2000022c 	.word	0x2000022c
 8002118:	20000380 	.word	0x20000380

0800211c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002120:	4b06      	ldr	r3, [pc, #24]	@ (800213c <SystemInit+0x20>)
 8002122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002126:	4a05      	ldr	r2, [pc, #20]	@ (800213c <SystemInit+0x20>)
 8002128:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800212c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002130:	bf00      	nop
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	e000ed00 	.word	0xe000ed00

08002140 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002140:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002178 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002144:	f7ff ffea 	bl	800211c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002148:	480c      	ldr	r0, [pc, #48]	@ (800217c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800214a:	490d      	ldr	r1, [pc, #52]	@ (8002180 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800214c:	4a0d      	ldr	r2, [pc, #52]	@ (8002184 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800214e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002150:	e002      	b.n	8002158 <LoopCopyDataInit>

08002152 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002152:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002154:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002156:	3304      	adds	r3, #4

08002158 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002158:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800215a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800215c:	d3f9      	bcc.n	8002152 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800215e:	4a0a      	ldr	r2, [pc, #40]	@ (8002188 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002160:	4c0a      	ldr	r4, [pc, #40]	@ (800218c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002162:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002164:	e001      	b.n	800216a <LoopFillZerobss>

08002166 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002166:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002168:	3204      	adds	r2, #4

0800216a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800216a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800216c:	d3fb      	bcc.n	8002166 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800216e:	f003 fb4d 	bl	800580c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002172:	f7ff fa11 	bl	8001598 <main>
  bx  lr    
 8002176:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002178:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800217c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002180:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002184:	08009604 	.word	0x08009604
  ldr r2, =_sbss
 8002188:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800218c:	2000037c 	.word	0x2000037c

08002190 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002190:	e7fe      	b.n	8002190 <ADC_IRQHandler>
	...

08002194 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002198:	4b0e      	ldr	r3, [pc, #56]	@ (80021d4 <HAL_Init+0x40>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a0d      	ldr	r2, [pc, #52]	@ (80021d4 <HAL_Init+0x40>)
 800219e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021a4:	4b0b      	ldr	r3, [pc, #44]	@ (80021d4 <HAL_Init+0x40>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a0a      	ldr	r2, [pc, #40]	@ (80021d4 <HAL_Init+0x40>)
 80021aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021b0:	4b08      	ldr	r3, [pc, #32]	@ (80021d4 <HAL_Init+0x40>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a07      	ldr	r2, [pc, #28]	@ (80021d4 <HAL_Init+0x40>)
 80021b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021bc:	2003      	movs	r0, #3
 80021be:	f000 f94f 	bl	8002460 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021c2:	200f      	movs	r0, #15
 80021c4:	f000 f808 	bl	80021d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021c8:	f7ff fdf2 	bl	8001db0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40023c00 	.word	0x40023c00

080021d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021e0:	4b12      	ldr	r3, [pc, #72]	@ (800222c <HAL_InitTick+0x54>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	4b12      	ldr	r3, [pc, #72]	@ (8002230 <HAL_InitTick+0x58>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	4619      	mov	r1, r3
 80021ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80021f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f6:	4618      	mov	r0, r3
 80021f8:	f000 f967 	bl	80024ca <HAL_SYSTICK_Config>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e00e      	b.n	8002224 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2b0f      	cmp	r3, #15
 800220a:	d80a      	bhi.n	8002222 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800220c:	2200      	movs	r2, #0
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	f04f 30ff 	mov.w	r0, #4294967295
 8002214:	f000 f92f 	bl	8002476 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002218:	4a06      	ldr	r2, [pc, #24]	@ (8002234 <HAL_InitTick+0x5c>)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800221e:	2300      	movs	r3, #0
 8002220:	e000      	b.n	8002224 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
}
 8002224:	4618      	mov	r0, r3
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	20000004 	.word	0x20000004
 8002230:	2000000c 	.word	0x2000000c
 8002234:	20000008 	.word	0x20000008

08002238 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800223c:	4b06      	ldr	r3, [pc, #24]	@ (8002258 <HAL_IncTick+0x20>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	461a      	mov	r2, r3
 8002242:	4b06      	ldr	r3, [pc, #24]	@ (800225c <HAL_IncTick+0x24>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4413      	add	r3, r2
 8002248:	4a04      	ldr	r2, [pc, #16]	@ (800225c <HAL_IncTick+0x24>)
 800224a:	6013      	str	r3, [r2, #0]
}
 800224c:	bf00      	nop
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	2000000c 	.word	0x2000000c
 800225c:	20000230 	.word	0x20000230

08002260 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  return uwTick;
 8002264:	4b03      	ldr	r3, [pc, #12]	@ (8002274 <HAL_GetTick+0x14>)
 8002266:	681b      	ldr	r3, [r3, #0]
}
 8002268:	4618      	mov	r0, r3
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	20000230 	.word	0x20000230

08002278 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002280:	f7ff ffee 	bl	8002260 <HAL_GetTick>
 8002284:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002290:	d005      	beq.n	800229e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002292:	4b0a      	ldr	r3, [pc, #40]	@ (80022bc <HAL_Delay+0x44>)
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	461a      	mov	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	4413      	add	r3, r2
 800229c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800229e:	bf00      	nop
 80022a0:	f7ff ffde 	bl	8002260 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d8f7      	bhi.n	80022a0 <HAL_Delay+0x28>
  {
  }
}
 80022b0:	bf00      	nop
 80022b2:	bf00      	nop
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	2000000c 	.word	0x2000000c

080022c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f003 0307 	and.w	r3, r3, #7
 80022ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002304 <__NVIC_SetPriorityGrouping+0x44>)
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022d6:	68ba      	ldr	r2, [r7, #8]
 80022d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022dc:	4013      	ands	r3, r2
 80022de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022f2:	4a04      	ldr	r2, [pc, #16]	@ (8002304 <__NVIC_SetPriorityGrouping+0x44>)
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	60d3      	str	r3, [r2, #12]
}
 80022f8:	bf00      	nop
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr
 8002304:	e000ed00 	.word	0xe000ed00

08002308 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800230c:	4b04      	ldr	r3, [pc, #16]	@ (8002320 <__NVIC_GetPriorityGrouping+0x18>)
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	0a1b      	lsrs	r3, r3, #8
 8002312:	f003 0307 	and.w	r3, r3, #7
}
 8002316:	4618      	mov	r0, r3
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr
 8002320:	e000ed00 	.word	0xe000ed00

08002324 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800232e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002332:	2b00      	cmp	r3, #0
 8002334:	db0b      	blt.n	800234e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002336:	79fb      	ldrb	r3, [r7, #7]
 8002338:	f003 021f 	and.w	r2, r3, #31
 800233c:	4907      	ldr	r1, [pc, #28]	@ (800235c <__NVIC_EnableIRQ+0x38>)
 800233e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002342:	095b      	lsrs	r3, r3, #5
 8002344:	2001      	movs	r0, #1
 8002346:	fa00 f202 	lsl.w	r2, r0, r2
 800234a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800234e:	bf00      	nop
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	e000e100 	.word	0xe000e100

08002360 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	4603      	mov	r3, r0
 8002368:	6039      	str	r1, [r7, #0]
 800236a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800236c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002370:	2b00      	cmp	r3, #0
 8002372:	db0a      	blt.n	800238a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	b2da      	uxtb	r2, r3
 8002378:	490c      	ldr	r1, [pc, #48]	@ (80023ac <__NVIC_SetPriority+0x4c>)
 800237a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237e:	0112      	lsls	r2, r2, #4
 8002380:	b2d2      	uxtb	r2, r2
 8002382:	440b      	add	r3, r1
 8002384:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002388:	e00a      	b.n	80023a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	b2da      	uxtb	r2, r3
 800238e:	4908      	ldr	r1, [pc, #32]	@ (80023b0 <__NVIC_SetPriority+0x50>)
 8002390:	79fb      	ldrb	r3, [r7, #7]
 8002392:	f003 030f 	and.w	r3, r3, #15
 8002396:	3b04      	subs	r3, #4
 8002398:	0112      	lsls	r2, r2, #4
 800239a:	b2d2      	uxtb	r2, r2
 800239c:	440b      	add	r3, r1
 800239e:	761a      	strb	r2, [r3, #24]
}
 80023a0:	bf00      	nop
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr
 80023ac:	e000e100 	.word	0xe000e100
 80023b0:	e000ed00 	.word	0xe000ed00

080023b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b089      	sub	sp, #36	@ 0x24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60f8      	str	r0, [r7, #12]
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	f1c3 0307 	rsb	r3, r3, #7
 80023ce:	2b04      	cmp	r3, #4
 80023d0:	bf28      	it	cs
 80023d2:	2304      	movcs	r3, #4
 80023d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	3304      	adds	r3, #4
 80023da:	2b06      	cmp	r3, #6
 80023dc:	d902      	bls.n	80023e4 <NVIC_EncodePriority+0x30>
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	3b03      	subs	r3, #3
 80023e2:	e000      	b.n	80023e6 <NVIC_EncodePriority+0x32>
 80023e4:	2300      	movs	r3, #0
 80023e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023e8:	f04f 32ff 	mov.w	r2, #4294967295
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	fa02 f303 	lsl.w	r3, r2, r3
 80023f2:	43da      	mvns	r2, r3
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	401a      	ands	r2, r3
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	fa01 f303 	lsl.w	r3, r1, r3
 8002406:	43d9      	mvns	r1, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800240c:	4313      	orrs	r3, r2
         );
}
 800240e:	4618      	mov	r0, r3
 8002410:	3724      	adds	r7, #36	@ 0x24
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
	...

0800241c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	3b01      	subs	r3, #1
 8002428:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800242c:	d301      	bcc.n	8002432 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800242e:	2301      	movs	r3, #1
 8002430:	e00f      	b.n	8002452 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002432:	4a0a      	ldr	r2, [pc, #40]	@ (800245c <SysTick_Config+0x40>)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	3b01      	subs	r3, #1
 8002438:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800243a:	210f      	movs	r1, #15
 800243c:	f04f 30ff 	mov.w	r0, #4294967295
 8002440:	f7ff ff8e 	bl	8002360 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002444:	4b05      	ldr	r3, [pc, #20]	@ (800245c <SysTick_Config+0x40>)
 8002446:	2200      	movs	r2, #0
 8002448:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800244a:	4b04      	ldr	r3, [pc, #16]	@ (800245c <SysTick_Config+0x40>)
 800244c:	2207      	movs	r2, #7
 800244e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	e000e010 	.word	0xe000e010

08002460 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f7ff ff29 	bl	80022c0 <__NVIC_SetPriorityGrouping>
}
 800246e:	bf00      	nop
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002476:	b580      	push	{r7, lr}
 8002478:	b086      	sub	sp, #24
 800247a:	af00      	add	r7, sp, #0
 800247c:	4603      	mov	r3, r0
 800247e:	60b9      	str	r1, [r7, #8]
 8002480:	607a      	str	r2, [r7, #4]
 8002482:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002484:	2300      	movs	r3, #0
 8002486:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002488:	f7ff ff3e 	bl	8002308 <__NVIC_GetPriorityGrouping>
 800248c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	68b9      	ldr	r1, [r7, #8]
 8002492:	6978      	ldr	r0, [r7, #20]
 8002494:	f7ff ff8e 	bl	80023b4 <NVIC_EncodePriority>
 8002498:	4602      	mov	r2, r0
 800249a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800249e:	4611      	mov	r1, r2
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7ff ff5d 	bl	8002360 <__NVIC_SetPriority>
}
 80024a6:	bf00      	nop
 80024a8:	3718      	adds	r7, #24
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}

080024ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024ae:	b580      	push	{r7, lr}
 80024b0:	b082      	sub	sp, #8
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	4603      	mov	r3, r0
 80024b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff ff31 	bl	8002324 <__NVIC_EnableIRQ>
}
 80024c2:	bf00      	nop
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}

080024ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024ca:	b580      	push	{r7, lr}
 80024cc:	b082      	sub	sp, #8
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f7ff ffa2 	bl	800241c <SysTick_Config>
 80024d8:	4603      	mov	r3, r0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b084      	sub	sp, #16
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ee:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80024f0:	f7ff feb6 	bl	8002260 <HAL_GetTick>
 80024f4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d008      	beq.n	8002514 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2280      	movs	r2, #128	@ 0x80
 8002506:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e052      	b.n	80025ba <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f022 0216 	bic.w	r2, r2, #22
 8002522:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	695a      	ldr	r2, [r3, #20]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002532:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002538:	2b00      	cmp	r3, #0
 800253a:	d103      	bne.n	8002544 <HAL_DMA_Abort+0x62>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002540:	2b00      	cmp	r3, #0
 8002542:	d007      	beq.n	8002554 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f022 0208 	bic.w	r2, r2, #8
 8002552:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f022 0201 	bic.w	r2, r2, #1
 8002562:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002564:	e013      	b.n	800258e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002566:	f7ff fe7b 	bl	8002260 <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b05      	cmp	r3, #5
 8002572:	d90c      	bls.n	800258e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2220      	movs	r2, #32
 8002578:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2203      	movs	r2, #3
 800257e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e015      	b.n	80025ba <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0301 	and.w	r3, r3, #1
 8002598:	2b00      	cmp	r3, #0
 800259a:	d1e4      	bne.n	8002566 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a0:	223f      	movs	r2, #63	@ 0x3f
 80025a2:	409a      	lsls	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2201      	movs	r2, #1
 80025ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025c2:	b480      	push	{r7}
 80025c4:	b083      	sub	sp, #12
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d004      	beq.n	80025e0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2280      	movs	r2, #128	@ 0x80
 80025da:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e00c      	b.n	80025fa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2205      	movs	r2, #5
 80025e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 0201 	bic.w	r2, r2, #1
 80025f6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	370c      	adds	r7, #12
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
	...

08002608 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002608:	b480      	push	{r7}
 800260a:	b089      	sub	sp, #36	@ 0x24
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002612:	2300      	movs	r3, #0
 8002614:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002616:	2300      	movs	r3, #0
 8002618:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800261a:	2300      	movs	r3, #0
 800261c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800261e:	2300      	movs	r3, #0
 8002620:	61fb      	str	r3, [r7, #28]
 8002622:	e16b      	b.n	80028fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002624:	2201      	movs	r2, #1
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	4013      	ands	r3, r2
 8002636:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	429a      	cmp	r2, r3
 800263e:	f040 815a 	bne.w	80028f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f003 0303 	and.w	r3, r3, #3
 800264a:	2b01      	cmp	r3, #1
 800264c:	d005      	beq.n	800265a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002656:	2b02      	cmp	r3, #2
 8002658:	d130      	bne.n	80026bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	2203      	movs	r2, #3
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	43db      	mvns	r3, r3
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	4013      	ands	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	68da      	ldr	r2, [r3, #12]
 8002676:	69fb      	ldr	r3, [r7, #28]
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	fa02 f303 	lsl.w	r3, r2, r3
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	4313      	orrs	r3, r2
 8002682:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	69ba      	ldr	r2, [r7, #24]
 8002688:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002690:	2201      	movs	r2, #1
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	43db      	mvns	r3, r3
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	4013      	ands	r3, r2
 800269e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	091b      	lsrs	r3, r3, #4
 80026a6:	f003 0201 	and.w	r2, r3, #1
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	69ba      	ldr	r2, [r7, #24]
 80026ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f003 0303 	and.w	r3, r3, #3
 80026c4:	2b03      	cmp	r3, #3
 80026c6:	d017      	beq.n	80026f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	2203      	movs	r2, #3
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	43db      	mvns	r3, r3
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	4013      	ands	r3, r2
 80026de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	689a      	ldr	r2, [r3, #8]
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f003 0303 	and.w	r3, r3, #3
 8002700:	2b02      	cmp	r3, #2
 8002702:	d123      	bne.n	800274c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	08da      	lsrs	r2, r3, #3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	3208      	adds	r2, #8
 800270c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002710:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	f003 0307 	and.w	r3, r3, #7
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	220f      	movs	r2, #15
 800271c:	fa02 f303 	lsl.w	r3, r2, r3
 8002720:	43db      	mvns	r3, r3
 8002722:	69ba      	ldr	r2, [r7, #24]
 8002724:	4013      	ands	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	691a      	ldr	r2, [r3, #16]
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	f003 0307 	and.w	r3, r3, #7
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	4313      	orrs	r3, r2
 800273c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	08da      	lsrs	r2, r3, #3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	3208      	adds	r2, #8
 8002746:	69b9      	ldr	r1, [r7, #24]
 8002748:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	2203      	movs	r2, #3
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	43db      	mvns	r3, r3
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	4013      	ands	r3, r2
 8002762:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f003 0203 	and.w	r2, r3, #3
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	4313      	orrs	r3, r2
 8002778:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002788:	2b00      	cmp	r3, #0
 800278a:	f000 80b4 	beq.w	80028f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	60fb      	str	r3, [r7, #12]
 8002792:	4b60      	ldr	r3, [pc, #384]	@ (8002914 <HAL_GPIO_Init+0x30c>)
 8002794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002796:	4a5f      	ldr	r2, [pc, #380]	@ (8002914 <HAL_GPIO_Init+0x30c>)
 8002798:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800279c:	6453      	str	r3, [r2, #68]	@ 0x44
 800279e:	4b5d      	ldr	r3, [pc, #372]	@ (8002914 <HAL_GPIO_Init+0x30c>)
 80027a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027a6:	60fb      	str	r3, [r7, #12]
 80027a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027aa:	4a5b      	ldr	r2, [pc, #364]	@ (8002918 <HAL_GPIO_Init+0x310>)
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	089b      	lsrs	r3, r3, #2
 80027b0:	3302      	adds	r3, #2
 80027b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	f003 0303 	and.w	r3, r3, #3
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	220f      	movs	r2, #15
 80027c2:	fa02 f303 	lsl.w	r3, r2, r3
 80027c6:	43db      	mvns	r3, r3
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	4013      	ands	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a52      	ldr	r2, [pc, #328]	@ (800291c <HAL_GPIO_Init+0x314>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d02b      	beq.n	800282e <HAL_GPIO_Init+0x226>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a51      	ldr	r2, [pc, #324]	@ (8002920 <HAL_GPIO_Init+0x318>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d025      	beq.n	800282a <HAL_GPIO_Init+0x222>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a50      	ldr	r2, [pc, #320]	@ (8002924 <HAL_GPIO_Init+0x31c>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d01f      	beq.n	8002826 <HAL_GPIO_Init+0x21e>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a4f      	ldr	r2, [pc, #316]	@ (8002928 <HAL_GPIO_Init+0x320>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d019      	beq.n	8002822 <HAL_GPIO_Init+0x21a>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a4e      	ldr	r2, [pc, #312]	@ (800292c <HAL_GPIO_Init+0x324>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d013      	beq.n	800281e <HAL_GPIO_Init+0x216>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a4d      	ldr	r2, [pc, #308]	@ (8002930 <HAL_GPIO_Init+0x328>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d00d      	beq.n	800281a <HAL_GPIO_Init+0x212>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a4c      	ldr	r2, [pc, #304]	@ (8002934 <HAL_GPIO_Init+0x32c>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d007      	beq.n	8002816 <HAL_GPIO_Init+0x20e>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a4b      	ldr	r2, [pc, #300]	@ (8002938 <HAL_GPIO_Init+0x330>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d101      	bne.n	8002812 <HAL_GPIO_Init+0x20a>
 800280e:	2307      	movs	r3, #7
 8002810:	e00e      	b.n	8002830 <HAL_GPIO_Init+0x228>
 8002812:	2308      	movs	r3, #8
 8002814:	e00c      	b.n	8002830 <HAL_GPIO_Init+0x228>
 8002816:	2306      	movs	r3, #6
 8002818:	e00a      	b.n	8002830 <HAL_GPIO_Init+0x228>
 800281a:	2305      	movs	r3, #5
 800281c:	e008      	b.n	8002830 <HAL_GPIO_Init+0x228>
 800281e:	2304      	movs	r3, #4
 8002820:	e006      	b.n	8002830 <HAL_GPIO_Init+0x228>
 8002822:	2303      	movs	r3, #3
 8002824:	e004      	b.n	8002830 <HAL_GPIO_Init+0x228>
 8002826:	2302      	movs	r3, #2
 8002828:	e002      	b.n	8002830 <HAL_GPIO_Init+0x228>
 800282a:	2301      	movs	r3, #1
 800282c:	e000      	b.n	8002830 <HAL_GPIO_Init+0x228>
 800282e:	2300      	movs	r3, #0
 8002830:	69fa      	ldr	r2, [r7, #28]
 8002832:	f002 0203 	and.w	r2, r2, #3
 8002836:	0092      	lsls	r2, r2, #2
 8002838:	4093      	lsls	r3, r2
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	4313      	orrs	r3, r2
 800283e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002840:	4935      	ldr	r1, [pc, #212]	@ (8002918 <HAL_GPIO_Init+0x310>)
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	089b      	lsrs	r3, r3, #2
 8002846:	3302      	adds	r3, #2
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800284e:	4b3b      	ldr	r3, [pc, #236]	@ (800293c <HAL_GPIO_Init+0x334>)
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	43db      	mvns	r3, r3
 8002858:	69ba      	ldr	r2, [r7, #24]
 800285a:	4013      	ands	r3, r2
 800285c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d003      	beq.n	8002872 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	4313      	orrs	r3, r2
 8002870:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002872:	4a32      	ldr	r2, [pc, #200]	@ (800293c <HAL_GPIO_Init+0x334>)
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002878:	4b30      	ldr	r3, [pc, #192]	@ (800293c <HAL_GPIO_Init+0x334>)
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	43db      	mvns	r3, r3
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	4013      	ands	r3, r2
 8002886:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d003      	beq.n	800289c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	4313      	orrs	r3, r2
 800289a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800289c:	4a27      	ldr	r2, [pc, #156]	@ (800293c <HAL_GPIO_Init+0x334>)
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028a2:	4b26      	ldr	r3, [pc, #152]	@ (800293c <HAL_GPIO_Init+0x334>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	43db      	mvns	r3, r3
 80028ac:	69ba      	ldr	r2, [r7, #24]
 80028ae:	4013      	ands	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d003      	beq.n	80028c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028c6:	4a1d      	ldr	r2, [pc, #116]	@ (800293c <HAL_GPIO_Init+0x334>)
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028cc:	4b1b      	ldr	r3, [pc, #108]	@ (800293c <HAL_GPIO_Init+0x334>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	43db      	mvns	r3, r3
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	4013      	ands	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d003      	beq.n	80028f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028f0:	4a12      	ldr	r2, [pc, #72]	@ (800293c <HAL_GPIO_Init+0x334>)
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	3301      	adds	r3, #1
 80028fa:	61fb      	str	r3, [r7, #28]
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	2b0f      	cmp	r3, #15
 8002900:	f67f ae90 	bls.w	8002624 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002904:	bf00      	nop
 8002906:	bf00      	nop
 8002908:	3724      	adds	r7, #36	@ 0x24
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	40023800 	.word	0x40023800
 8002918:	40013800 	.word	0x40013800
 800291c:	40020000 	.word	0x40020000
 8002920:	40020400 	.word	0x40020400
 8002924:	40020800 	.word	0x40020800
 8002928:	40020c00 	.word	0x40020c00
 800292c:	40021000 	.word	0x40021000
 8002930:	40021400 	.word	0x40021400
 8002934:	40021800 	.word	0x40021800
 8002938:	40021c00 	.word	0x40021c00
 800293c:	40013c00 	.word	0x40013c00

08002940 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	460b      	mov	r3, r1
 800294a:	807b      	strh	r3, [r7, #2]
 800294c:	4613      	mov	r3, r2
 800294e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002950:	787b      	ldrb	r3, [r7, #1]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d003      	beq.n	800295e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002956:	887a      	ldrh	r2, [r7, #2]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800295c:	e003      	b.n	8002966 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800295e:	887b      	ldrh	r3, [r7, #2]
 8002960:	041a      	lsls	r2, r3, #16
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	619a      	str	r2, [r3, #24]
}
 8002966:	bf00      	nop
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
	...

08002974 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b086      	sub	sp, #24
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e267      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	2b00      	cmp	r3, #0
 8002990:	d075      	beq.n	8002a7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002992:	4b88      	ldr	r3, [pc, #544]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 030c 	and.w	r3, r3, #12
 800299a:	2b04      	cmp	r3, #4
 800299c:	d00c      	beq.n	80029b8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800299e:	4b85      	ldr	r3, [pc, #532]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80029a6:	2b08      	cmp	r3, #8
 80029a8:	d112      	bne.n	80029d0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029aa:	4b82      	ldr	r3, [pc, #520]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029b6:	d10b      	bne.n	80029d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029b8:	4b7e      	ldr	r3, [pc, #504]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d05b      	beq.n	8002a7c <HAL_RCC_OscConfig+0x108>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d157      	bne.n	8002a7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e242      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029d8:	d106      	bne.n	80029e8 <HAL_RCC_OscConfig+0x74>
 80029da:	4b76      	ldr	r3, [pc, #472]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a75      	ldr	r2, [pc, #468]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 80029e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029e4:	6013      	str	r3, [r2, #0]
 80029e6:	e01d      	b.n	8002a24 <HAL_RCC_OscConfig+0xb0>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029f0:	d10c      	bne.n	8002a0c <HAL_RCC_OscConfig+0x98>
 80029f2:	4b70      	ldr	r3, [pc, #448]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a6f      	ldr	r2, [pc, #444]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 80029f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029fc:	6013      	str	r3, [r2, #0]
 80029fe:	4b6d      	ldr	r3, [pc, #436]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a6c      	ldr	r2, [pc, #432]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002a04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a08:	6013      	str	r3, [r2, #0]
 8002a0a:	e00b      	b.n	8002a24 <HAL_RCC_OscConfig+0xb0>
 8002a0c:	4b69      	ldr	r3, [pc, #420]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a68      	ldr	r2, [pc, #416]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002a12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a16:	6013      	str	r3, [r2, #0]
 8002a18:	4b66      	ldr	r3, [pc, #408]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a65      	ldr	r2, [pc, #404]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002a1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d013      	beq.n	8002a54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a2c:	f7ff fc18 	bl	8002260 <HAL_GetTick>
 8002a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a32:	e008      	b.n	8002a46 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a34:	f7ff fc14 	bl	8002260 <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b64      	cmp	r3, #100	@ 0x64
 8002a40:	d901      	bls.n	8002a46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e207      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a46:	4b5b      	ldr	r3, [pc, #364]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d0f0      	beq.n	8002a34 <HAL_RCC_OscConfig+0xc0>
 8002a52:	e014      	b.n	8002a7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a54:	f7ff fc04 	bl	8002260 <HAL_GetTick>
 8002a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a5a:	e008      	b.n	8002a6e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a5c:	f7ff fc00 	bl	8002260 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b64      	cmp	r3, #100	@ 0x64
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e1f3      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a6e:	4b51      	ldr	r3, [pc, #324]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1f0      	bne.n	8002a5c <HAL_RCC_OscConfig+0xe8>
 8002a7a:	e000      	b.n	8002a7e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 0302 	and.w	r3, r3, #2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d063      	beq.n	8002b52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a8a:	4b4a      	ldr	r3, [pc, #296]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f003 030c 	and.w	r3, r3, #12
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00b      	beq.n	8002aae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a96:	4b47      	ldr	r3, [pc, #284]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a9e:	2b08      	cmp	r3, #8
 8002aa0:	d11c      	bne.n	8002adc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002aa2:	4b44      	ldr	r3, [pc, #272]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d116      	bne.n	8002adc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aae:	4b41      	ldr	r3, [pc, #260]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d005      	beq.n	8002ac6 <HAL_RCC_OscConfig+0x152>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d001      	beq.n	8002ac6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e1c7      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ac6:	4b3b      	ldr	r3, [pc, #236]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	00db      	lsls	r3, r3, #3
 8002ad4:	4937      	ldr	r1, [pc, #220]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ada:	e03a      	b.n	8002b52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d020      	beq.n	8002b26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ae4:	4b34      	ldr	r3, [pc, #208]	@ (8002bb8 <HAL_RCC_OscConfig+0x244>)
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aea:	f7ff fbb9 	bl	8002260 <HAL_GetTick>
 8002aee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af0:	e008      	b.n	8002b04 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002af2:	f7ff fbb5 	bl	8002260 <HAL_GetTick>
 8002af6:	4602      	mov	r2, r0
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d901      	bls.n	8002b04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b00:	2303      	movs	r3, #3
 8002b02:	e1a8      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b04:	4b2b      	ldr	r3, [pc, #172]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0302 	and.w	r3, r3, #2
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d0f0      	beq.n	8002af2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b10:	4b28      	ldr	r3, [pc, #160]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	691b      	ldr	r3, [r3, #16]
 8002b1c:	00db      	lsls	r3, r3, #3
 8002b1e:	4925      	ldr	r1, [pc, #148]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002b20:	4313      	orrs	r3, r2
 8002b22:	600b      	str	r3, [r1, #0]
 8002b24:	e015      	b.n	8002b52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b26:	4b24      	ldr	r3, [pc, #144]	@ (8002bb8 <HAL_RCC_OscConfig+0x244>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b2c:	f7ff fb98 	bl	8002260 <HAL_GetTick>
 8002b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b32:	e008      	b.n	8002b46 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b34:	f7ff fb94 	bl	8002260 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e187      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b46:	4b1b      	ldr	r3, [pc, #108]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1f0      	bne.n	8002b34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0308 	and.w	r3, r3, #8
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d036      	beq.n	8002bcc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	695b      	ldr	r3, [r3, #20]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d016      	beq.n	8002b94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b66:	4b15      	ldr	r3, [pc, #84]	@ (8002bbc <HAL_RCC_OscConfig+0x248>)
 8002b68:	2201      	movs	r2, #1
 8002b6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b6c:	f7ff fb78 	bl	8002260 <HAL_GetTick>
 8002b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b72:	e008      	b.n	8002b86 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b74:	f7ff fb74 	bl	8002260 <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e167      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b86:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb4 <HAL_RCC_OscConfig+0x240>)
 8002b88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b8a:	f003 0302 	and.w	r3, r3, #2
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d0f0      	beq.n	8002b74 <HAL_RCC_OscConfig+0x200>
 8002b92:	e01b      	b.n	8002bcc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b94:	4b09      	ldr	r3, [pc, #36]	@ (8002bbc <HAL_RCC_OscConfig+0x248>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b9a:	f7ff fb61 	bl	8002260 <HAL_GetTick>
 8002b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ba0:	e00e      	b.n	8002bc0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ba2:	f7ff fb5d 	bl	8002260 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d907      	bls.n	8002bc0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	e150      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
 8002bb4:	40023800 	.word	0x40023800
 8002bb8:	42470000 	.word	0x42470000
 8002bbc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bc0:	4b88      	ldr	r3, [pc, #544]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002bc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d1ea      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0304 	and.w	r3, r3, #4
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f000 8097 	beq.w	8002d08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bde:	4b81      	ldr	r3, [pc, #516]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d10f      	bne.n	8002c0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bea:	2300      	movs	r3, #0
 8002bec:	60bb      	str	r3, [r7, #8]
 8002bee:	4b7d      	ldr	r3, [pc, #500]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf2:	4a7c      	ldr	r2, [pc, #496]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002bf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bfa:	4b7a      	ldr	r3, [pc, #488]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c02:	60bb      	str	r3, [r7, #8]
 8002c04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c06:	2301      	movs	r3, #1
 8002c08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c0a:	4b77      	ldr	r3, [pc, #476]	@ (8002de8 <HAL_RCC_OscConfig+0x474>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d118      	bne.n	8002c48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c16:	4b74      	ldr	r3, [pc, #464]	@ (8002de8 <HAL_RCC_OscConfig+0x474>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a73      	ldr	r2, [pc, #460]	@ (8002de8 <HAL_RCC_OscConfig+0x474>)
 8002c1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c22:	f7ff fb1d 	bl	8002260 <HAL_GetTick>
 8002c26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c28:	e008      	b.n	8002c3c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c2a:	f7ff fb19 	bl	8002260 <HAL_GetTick>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d901      	bls.n	8002c3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	e10c      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c3c:	4b6a      	ldr	r3, [pc, #424]	@ (8002de8 <HAL_RCC_OscConfig+0x474>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d0f0      	beq.n	8002c2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d106      	bne.n	8002c5e <HAL_RCC_OscConfig+0x2ea>
 8002c50:	4b64      	ldr	r3, [pc, #400]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002c52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c54:	4a63      	ldr	r2, [pc, #396]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002c56:	f043 0301 	orr.w	r3, r3, #1
 8002c5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c5c:	e01c      	b.n	8002c98 <HAL_RCC_OscConfig+0x324>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	2b05      	cmp	r3, #5
 8002c64:	d10c      	bne.n	8002c80 <HAL_RCC_OscConfig+0x30c>
 8002c66:	4b5f      	ldr	r3, [pc, #380]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002c68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c6a:	4a5e      	ldr	r2, [pc, #376]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002c6c:	f043 0304 	orr.w	r3, r3, #4
 8002c70:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c72:	4b5c      	ldr	r3, [pc, #368]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002c74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c76:	4a5b      	ldr	r2, [pc, #364]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002c78:	f043 0301 	orr.w	r3, r3, #1
 8002c7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c7e:	e00b      	b.n	8002c98 <HAL_RCC_OscConfig+0x324>
 8002c80:	4b58      	ldr	r3, [pc, #352]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c84:	4a57      	ldr	r2, [pc, #348]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002c86:	f023 0301 	bic.w	r3, r3, #1
 8002c8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c8c:	4b55      	ldr	r3, [pc, #340]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002c8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c90:	4a54      	ldr	r2, [pc, #336]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002c92:	f023 0304 	bic.w	r3, r3, #4
 8002c96:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d015      	beq.n	8002ccc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ca0:	f7ff fade 	bl	8002260 <HAL_GetTick>
 8002ca4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ca6:	e00a      	b.n	8002cbe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ca8:	f7ff fada 	bl	8002260 <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e0cb      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cbe:	4b49      	ldr	r3, [pc, #292]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d0ee      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x334>
 8002cca:	e014      	b.n	8002cf6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ccc:	f7ff fac8 	bl	8002260 <HAL_GetTick>
 8002cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cd2:	e00a      	b.n	8002cea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cd4:	f7ff fac4 	bl	8002260 <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d901      	bls.n	8002cea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e0b5      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cea:	4b3e      	ldr	r3, [pc, #248]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002cec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d1ee      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002cf6:	7dfb      	ldrb	r3, [r7, #23]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d105      	bne.n	8002d08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cfc:	4b39      	ldr	r3, [pc, #228]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d00:	4a38      	ldr	r2, [pc, #224]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002d02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d06:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	f000 80a1 	beq.w	8002e54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d12:	4b34      	ldr	r3, [pc, #208]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	f003 030c 	and.w	r3, r3, #12
 8002d1a:	2b08      	cmp	r3, #8
 8002d1c:	d05c      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	699b      	ldr	r3, [r3, #24]
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d141      	bne.n	8002daa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d26:	4b31      	ldr	r3, [pc, #196]	@ (8002dec <HAL_RCC_OscConfig+0x478>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d2c:	f7ff fa98 	bl	8002260 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d34:	f7ff fa94 	bl	8002260 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e087      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d46:	4b27      	ldr	r3, [pc, #156]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d1f0      	bne.n	8002d34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	69da      	ldr	r2, [r3, #28]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	431a      	orrs	r2, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d60:	019b      	lsls	r3, r3, #6
 8002d62:	431a      	orrs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d68:	085b      	lsrs	r3, r3, #1
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	041b      	lsls	r3, r3, #16
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d74:	061b      	lsls	r3, r3, #24
 8002d76:	491b      	ldr	r1, [pc, #108]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8002dec <HAL_RCC_OscConfig+0x478>)
 8002d7e:	2201      	movs	r2, #1
 8002d80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d82:	f7ff fa6d 	bl	8002260 <HAL_GetTick>
 8002d86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d88:	e008      	b.n	8002d9c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d8a:	f7ff fa69 	bl	8002260 <HAL_GetTick>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	d901      	bls.n	8002d9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d98:	2303      	movs	r3, #3
 8002d9a:	e05c      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d9c:	4b11      	ldr	r3, [pc, #68]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d0f0      	beq.n	8002d8a <HAL_RCC_OscConfig+0x416>
 8002da8:	e054      	b.n	8002e54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002daa:	4b10      	ldr	r3, [pc, #64]	@ (8002dec <HAL_RCC_OscConfig+0x478>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db0:	f7ff fa56 	bl	8002260 <HAL_GetTick>
 8002db4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002db6:	e008      	b.n	8002dca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002db8:	f7ff fa52 	bl	8002260 <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d901      	bls.n	8002dca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e045      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dca:	4b06      	ldr	r3, [pc, #24]	@ (8002de4 <HAL_RCC_OscConfig+0x470>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d1f0      	bne.n	8002db8 <HAL_RCC_OscConfig+0x444>
 8002dd6:	e03d      	b.n	8002e54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d107      	bne.n	8002df0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e038      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
 8002de4:	40023800 	.word	0x40023800
 8002de8:	40007000 	.word	0x40007000
 8002dec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002df0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e60 <HAL_RCC_OscConfig+0x4ec>)
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	699b      	ldr	r3, [r3, #24]
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d028      	beq.n	8002e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d121      	bne.n	8002e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d11a      	bne.n	8002e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e1a:	68fa      	ldr	r2, [r7, #12]
 8002e1c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e20:	4013      	ands	r3, r2
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d111      	bne.n	8002e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e36:	085b      	lsrs	r3, r3, #1
 8002e38:	3b01      	subs	r3, #1
 8002e3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d107      	bne.n	8002e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d001      	beq.n	8002e54 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e000      	b.n	8002e56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e54:	2300      	movs	r3, #0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3718      	adds	r7, #24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	40023800 	.word	0x40023800

08002e64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d101      	bne.n	8002e78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e0cc      	b.n	8003012 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e78:	4b68      	ldr	r3, [pc, #416]	@ (800301c <HAL_RCC_ClockConfig+0x1b8>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0307 	and.w	r3, r3, #7
 8002e80:	683a      	ldr	r2, [r7, #0]
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d90c      	bls.n	8002ea0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e86:	4b65      	ldr	r3, [pc, #404]	@ (800301c <HAL_RCC_ClockConfig+0x1b8>)
 8002e88:	683a      	ldr	r2, [r7, #0]
 8002e8a:	b2d2      	uxtb	r2, r2
 8002e8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e8e:	4b63      	ldr	r3, [pc, #396]	@ (800301c <HAL_RCC_ClockConfig+0x1b8>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0307 	and.w	r3, r3, #7
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d001      	beq.n	8002ea0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e0b8      	b.n	8003012 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0302 	and.w	r3, r3, #2
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d020      	beq.n	8002eee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0304 	and.w	r3, r3, #4
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d005      	beq.n	8002ec4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002eb8:	4b59      	ldr	r3, [pc, #356]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	4a58      	ldr	r2, [pc, #352]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002ebe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002ec2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0308 	and.w	r3, r3, #8
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d005      	beq.n	8002edc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ed0:	4b53      	ldr	r3, [pc, #332]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	4a52      	ldr	r2, [pc, #328]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002eda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002edc:	4b50      	ldr	r3, [pc, #320]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	494d      	ldr	r1, [pc, #308]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002eea:	4313      	orrs	r3, r2
 8002eec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d044      	beq.n	8002f84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d107      	bne.n	8002f12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f02:	4b47      	ldr	r3, [pc, #284]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d119      	bne.n	8002f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e07f      	b.n	8003012 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d003      	beq.n	8002f22 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f1e:	2b03      	cmp	r3, #3
 8002f20:	d107      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f22:	4b3f      	ldr	r3, [pc, #252]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d109      	bne.n	8002f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e06f      	b.n	8003012 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f32:	4b3b      	ldr	r3, [pc, #236]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e067      	b.n	8003012 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f42:	4b37      	ldr	r3, [pc, #220]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f023 0203 	bic.w	r2, r3, #3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	4934      	ldr	r1, [pc, #208]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002f50:	4313      	orrs	r3, r2
 8002f52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f54:	f7ff f984 	bl	8002260 <HAL_GetTick>
 8002f58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f5a:	e00a      	b.n	8002f72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f5c:	f7ff f980 	bl	8002260 <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d901      	bls.n	8002f72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	e04f      	b.n	8003012 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f72:	4b2b      	ldr	r3, [pc, #172]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	f003 020c 	and.w	r2, r3, #12
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d1eb      	bne.n	8002f5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f84:	4b25      	ldr	r3, [pc, #148]	@ (800301c <HAL_RCC_ClockConfig+0x1b8>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0307 	and.w	r3, r3, #7
 8002f8c:	683a      	ldr	r2, [r7, #0]
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d20c      	bcs.n	8002fac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f92:	4b22      	ldr	r3, [pc, #136]	@ (800301c <HAL_RCC_ClockConfig+0x1b8>)
 8002f94:	683a      	ldr	r2, [r7, #0]
 8002f96:	b2d2      	uxtb	r2, r2
 8002f98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f9a:	4b20      	ldr	r3, [pc, #128]	@ (800301c <HAL_RCC_ClockConfig+0x1b8>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0307 	and.w	r3, r3, #7
 8002fa2:	683a      	ldr	r2, [r7, #0]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d001      	beq.n	8002fac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e032      	b.n	8003012 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0304 	and.w	r3, r3, #4
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d008      	beq.n	8002fca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fb8:	4b19      	ldr	r3, [pc, #100]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	4916      	ldr	r1, [pc, #88]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0308 	and.w	r3, r3, #8
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d009      	beq.n	8002fea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fd6:	4b12      	ldr	r3, [pc, #72]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	691b      	ldr	r3, [r3, #16]
 8002fe2:	00db      	lsls	r3, r3, #3
 8002fe4:	490e      	ldr	r1, [pc, #56]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002fea:	f000 f821 	bl	8003030 <HAL_RCC_GetSysClockFreq>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8003020 <HAL_RCC_ClockConfig+0x1bc>)
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	091b      	lsrs	r3, r3, #4
 8002ff6:	f003 030f 	and.w	r3, r3, #15
 8002ffa:	490a      	ldr	r1, [pc, #40]	@ (8003024 <HAL_RCC_ClockConfig+0x1c0>)
 8002ffc:	5ccb      	ldrb	r3, [r1, r3]
 8002ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8003002:	4a09      	ldr	r2, [pc, #36]	@ (8003028 <HAL_RCC_ClockConfig+0x1c4>)
 8003004:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003006:	4b09      	ldr	r3, [pc, #36]	@ (800302c <HAL_RCC_ClockConfig+0x1c8>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4618      	mov	r0, r3
 800300c:	f7ff f8e4 	bl	80021d8 <HAL_InitTick>

  return HAL_OK;
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3710      	adds	r7, #16
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	40023c00 	.word	0x40023c00
 8003020:	40023800 	.word	0x40023800
 8003024:	080095a8 	.word	0x080095a8
 8003028:	20000004 	.word	0x20000004
 800302c:	20000008 	.word	0x20000008

08003030 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003034:	b090      	sub	sp, #64	@ 0x40
 8003036:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003038:	2300      	movs	r3, #0
 800303a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800303c:	2300      	movs	r3, #0
 800303e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003040:	2300      	movs	r3, #0
 8003042:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003044:	2300      	movs	r3, #0
 8003046:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003048:	4b59      	ldr	r3, [pc, #356]	@ (80031b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f003 030c 	and.w	r3, r3, #12
 8003050:	2b08      	cmp	r3, #8
 8003052:	d00d      	beq.n	8003070 <HAL_RCC_GetSysClockFreq+0x40>
 8003054:	2b08      	cmp	r3, #8
 8003056:	f200 80a1 	bhi.w	800319c <HAL_RCC_GetSysClockFreq+0x16c>
 800305a:	2b00      	cmp	r3, #0
 800305c:	d002      	beq.n	8003064 <HAL_RCC_GetSysClockFreq+0x34>
 800305e:	2b04      	cmp	r3, #4
 8003060:	d003      	beq.n	800306a <HAL_RCC_GetSysClockFreq+0x3a>
 8003062:	e09b      	b.n	800319c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003064:	4b53      	ldr	r3, [pc, #332]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003066:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003068:	e09b      	b.n	80031a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800306a:	4b53      	ldr	r3, [pc, #332]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800306c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800306e:	e098      	b.n	80031a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003070:	4b4f      	ldr	r3, [pc, #316]	@ (80031b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003078:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800307a:	4b4d      	ldr	r3, [pc, #308]	@ (80031b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d028      	beq.n	80030d8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003086:	4b4a      	ldr	r3, [pc, #296]	@ (80031b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	099b      	lsrs	r3, r3, #6
 800308c:	2200      	movs	r2, #0
 800308e:	623b      	str	r3, [r7, #32]
 8003090:	627a      	str	r2, [r7, #36]	@ 0x24
 8003092:	6a3b      	ldr	r3, [r7, #32]
 8003094:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003098:	2100      	movs	r1, #0
 800309a:	4b47      	ldr	r3, [pc, #284]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800309c:	fb03 f201 	mul.w	r2, r3, r1
 80030a0:	2300      	movs	r3, #0
 80030a2:	fb00 f303 	mul.w	r3, r0, r3
 80030a6:	4413      	add	r3, r2
 80030a8:	4a43      	ldr	r2, [pc, #268]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x188>)
 80030aa:	fba0 1202 	umull	r1, r2, r0, r2
 80030ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030b0:	460a      	mov	r2, r1
 80030b2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80030b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030b6:	4413      	add	r3, r2
 80030b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030bc:	2200      	movs	r2, #0
 80030be:	61bb      	str	r3, [r7, #24]
 80030c0:	61fa      	str	r2, [r7, #28]
 80030c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030c6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80030ca:	f7fd f8d1 	bl	8000270 <__aeabi_uldivmod>
 80030ce:	4602      	mov	r2, r0
 80030d0:	460b      	mov	r3, r1
 80030d2:	4613      	mov	r3, r2
 80030d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030d6:	e053      	b.n	8003180 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030d8:	4b35      	ldr	r3, [pc, #212]	@ (80031b0 <HAL_RCC_GetSysClockFreq+0x180>)
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	099b      	lsrs	r3, r3, #6
 80030de:	2200      	movs	r2, #0
 80030e0:	613b      	str	r3, [r7, #16]
 80030e2:	617a      	str	r2, [r7, #20]
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80030ea:	f04f 0b00 	mov.w	fp, #0
 80030ee:	4652      	mov	r2, sl
 80030f0:	465b      	mov	r3, fp
 80030f2:	f04f 0000 	mov.w	r0, #0
 80030f6:	f04f 0100 	mov.w	r1, #0
 80030fa:	0159      	lsls	r1, r3, #5
 80030fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003100:	0150      	lsls	r0, r2, #5
 8003102:	4602      	mov	r2, r0
 8003104:	460b      	mov	r3, r1
 8003106:	ebb2 080a 	subs.w	r8, r2, sl
 800310a:	eb63 090b 	sbc.w	r9, r3, fp
 800310e:	f04f 0200 	mov.w	r2, #0
 8003112:	f04f 0300 	mov.w	r3, #0
 8003116:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800311a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800311e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003122:	ebb2 0408 	subs.w	r4, r2, r8
 8003126:	eb63 0509 	sbc.w	r5, r3, r9
 800312a:	f04f 0200 	mov.w	r2, #0
 800312e:	f04f 0300 	mov.w	r3, #0
 8003132:	00eb      	lsls	r3, r5, #3
 8003134:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003138:	00e2      	lsls	r2, r4, #3
 800313a:	4614      	mov	r4, r2
 800313c:	461d      	mov	r5, r3
 800313e:	eb14 030a 	adds.w	r3, r4, sl
 8003142:	603b      	str	r3, [r7, #0]
 8003144:	eb45 030b 	adc.w	r3, r5, fp
 8003148:	607b      	str	r3, [r7, #4]
 800314a:	f04f 0200 	mov.w	r2, #0
 800314e:	f04f 0300 	mov.w	r3, #0
 8003152:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003156:	4629      	mov	r1, r5
 8003158:	028b      	lsls	r3, r1, #10
 800315a:	4621      	mov	r1, r4
 800315c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003160:	4621      	mov	r1, r4
 8003162:	028a      	lsls	r2, r1, #10
 8003164:	4610      	mov	r0, r2
 8003166:	4619      	mov	r1, r3
 8003168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800316a:	2200      	movs	r2, #0
 800316c:	60bb      	str	r3, [r7, #8]
 800316e:	60fa      	str	r2, [r7, #12]
 8003170:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003174:	f7fd f87c 	bl	8000270 <__aeabi_uldivmod>
 8003178:	4602      	mov	r2, r0
 800317a:	460b      	mov	r3, r1
 800317c:	4613      	mov	r3, r2
 800317e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003180:	4b0b      	ldr	r3, [pc, #44]	@ (80031b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	0c1b      	lsrs	r3, r3, #16
 8003186:	f003 0303 	and.w	r3, r3, #3
 800318a:	3301      	adds	r3, #1
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003190:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003194:	fbb2 f3f3 	udiv	r3, r2, r3
 8003198:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800319a:	e002      	b.n	80031a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800319c:	4b05      	ldr	r3, [pc, #20]	@ (80031b4 <HAL_RCC_GetSysClockFreq+0x184>)
 800319e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80031a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3740      	adds	r7, #64	@ 0x40
 80031a8:	46bd      	mov	sp, r7
 80031aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031ae:	bf00      	nop
 80031b0:	40023800 	.word	0x40023800
 80031b4:	00f42400 	.word	0x00f42400
 80031b8:	017d7840 	.word	0x017d7840

080031bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031bc:	b480      	push	{r7}
 80031be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031c0:	4b03      	ldr	r3, [pc, #12]	@ (80031d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80031c2:	681b      	ldr	r3, [r3, #0]
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop
 80031d0:	20000004 	.word	0x20000004

080031d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031d8:	f7ff fff0 	bl	80031bc <HAL_RCC_GetHCLKFreq>
 80031dc:	4602      	mov	r2, r0
 80031de:	4b05      	ldr	r3, [pc, #20]	@ (80031f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	0a9b      	lsrs	r3, r3, #10
 80031e4:	f003 0307 	and.w	r3, r3, #7
 80031e8:	4903      	ldr	r1, [pc, #12]	@ (80031f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031ea:	5ccb      	ldrb	r3, [r1, r3]
 80031ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	40023800 	.word	0x40023800
 80031f8:	080095b8 	.word	0x080095b8

080031fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003200:	f7ff ffdc 	bl	80031bc <HAL_RCC_GetHCLKFreq>
 8003204:	4602      	mov	r2, r0
 8003206:	4b05      	ldr	r3, [pc, #20]	@ (800321c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	0b5b      	lsrs	r3, r3, #13
 800320c:	f003 0307 	and.w	r3, r3, #7
 8003210:	4903      	ldr	r1, [pc, #12]	@ (8003220 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003212:	5ccb      	ldrb	r3, [r1, r3]
 8003214:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003218:	4618      	mov	r0, r3
 800321a:	bd80      	pop	{r7, pc}
 800321c:	40023800 	.word	0x40023800
 8003220:	080095b8 	.word	0x080095b8

08003224 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e07b      	b.n	800332e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323a:	2b00      	cmp	r3, #0
 800323c:	d108      	bne.n	8003250 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003246:	d009      	beq.n	800325c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	61da      	str	r2, [r3, #28]
 800324e:	e005      	b.n	800325c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003268:	b2db      	uxtb	r3, r3
 800326a:	2b00      	cmp	r3, #0
 800326c:	d106      	bne.n	800327c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f7fe fdc2 	bl	8001e00 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2202      	movs	r2, #2
 8003280:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003292:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80032a4:	431a      	orrs	r2, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032ae:	431a      	orrs	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	691b      	ldr	r3, [r3, #16]
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	431a      	orrs	r2, r3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	431a      	orrs	r2, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032cc:	431a      	orrs	r2, r3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	69db      	ldr	r3, [r3, #28]
 80032d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032d6:	431a      	orrs	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a1b      	ldr	r3, [r3, #32]
 80032dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032e0:	ea42 0103 	orr.w	r1, r2, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032e8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	430a      	orrs	r2, r1
 80032f2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	0c1b      	lsrs	r3, r3, #16
 80032fa:	f003 0104 	and.w	r1, r3, #4
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003302:	f003 0210 	and.w	r2, r3, #16
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	430a      	orrs	r2, r1
 800330c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	69da      	ldr	r2, [r3, #28]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800331c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2201      	movs	r2, #1
 8003328:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3708      	adds	r7, #8
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}

08003336 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003336:	b580      	push	{r7, lr}
 8003338:	b088      	sub	sp, #32
 800333a:	af02      	add	r7, sp, #8
 800333c:	60f8      	str	r0, [r7, #12]
 800333e:	60b9      	str	r1, [r7, #8]
 8003340:	603b      	str	r3, [r7, #0]
 8003342:	4613      	mov	r3, r2
 8003344:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b01      	cmp	r3, #1
 8003350:	d001      	beq.n	8003356 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003352:	2302      	movs	r3, #2
 8003354:	e104      	b.n	8003560 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d002      	beq.n	8003362 <HAL_SPI_Receive+0x2c>
 800335c:	88fb      	ldrh	r3, [r7, #6]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d101      	bne.n	8003366 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e0fc      	b.n	8003560 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800336e:	d112      	bne.n	8003396 <HAL_SPI_Receive+0x60>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d10e      	bne.n	8003396 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2204      	movs	r2, #4
 800337c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003380:	88fa      	ldrh	r2, [r7, #6]
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	9300      	str	r3, [sp, #0]
 8003386:	4613      	mov	r3, r2
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	68b9      	ldr	r1, [r7, #8]
 800338c:	68f8      	ldr	r0, [r7, #12]
 800338e:	f000 f8eb 	bl	8003568 <HAL_SPI_TransmitReceive>
 8003392:	4603      	mov	r3, r0
 8003394:	e0e4      	b.n	8003560 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003396:	f7fe ff63 	bl	8002260 <HAL_GetTick>
 800339a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d101      	bne.n	80033aa <HAL_SPI_Receive+0x74>
 80033a6:	2302      	movs	r3, #2
 80033a8:	e0da      	b.n	8003560 <HAL_SPI_Receive+0x22a>
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2201      	movs	r2, #1
 80033ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2204      	movs	r2, #4
 80033b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2200      	movs	r2, #0
 80033be:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	68ba      	ldr	r2, [r7, #8]
 80033c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	88fa      	ldrh	r2, [r7, #6]
 80033ca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	88fa      	ldrh	r2, [r7, #6]
 80033d0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2200      	movs	r2, #0
 80033d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2200      	movs	r2, #0
 80033e2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2200      	movs	r2, #0
 80033ee:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033f8:	d10f      	bne.n	800341a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003408:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003418:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003424:	2b40      	cmp	r3, #64	@ 0x40
 8003426:	d007      	beq.n	8003438 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003436:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d170      	bne.n	8003522 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003440:	e035      	b.n	80034ae <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	f003 0301 	and.w	r3, r3, #1
 800344c:	2b01      	cmp	r3, #1
 800344e:	d115      	bne.n	800347c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f103 020c 	add.w	r2, r3, #12
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800345c:	7812      	ldrb	r2, [r2, #0]
 800345e:	b2d2      	uxtb	r2, r2
 8003460:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003466:	1c5a      	adds	r2, r3, #1
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003470:	b29b      	uxth	r3, r3
 8003472:	3b01      	subs	r3, #1
 8003474:	b29a      	uxth	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800347a:	e018      	b.n	80034ae <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800347c:	f7fe fef0 	bl	8002260 <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	683a      	ldr	r2, [r7, #0]
 8003488:	429a      	cmp	r2, r3
 800348a:	d803      	bhi.n	8003494 <HAL_SPI_Receive+0x15e>
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003492:	d102      	bne.n	800349a <HAL_SPI_Receive+0x164>
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d109      	bne.n	80034ae <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2201      	movs	r2, #1
 800349e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e058      	b.n	8003560 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d1c4      	bne.n	8003442 <HAL_SPI_Receive+0x10c>
 80034b8:	e038      	b.n	800352c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f003 0301 	and.w	r3, r3, #1
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d113      	bne.n	80034f0 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	68da      	ldr	r2, [r3, #12]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034d2:	b292      	uxth	r2, r2
 80034d4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034da:	1c9a      	adds	r2, r3, #2
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	3b01      	subs	r3, #1
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80034ee:	e018      	b.n	8003522 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034f0:	f7fe feb6 	bl	8002260 <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	683a      	ldr	r2, [r7, #0]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d803      	bhi.n	8003508 <HAL_SPI_Receive+0x1d2>
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003506:	d102      	bne.n	800350e <HAL_SPI_Receive+0x1d8>
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d109      	bne.n	8003522 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2201      	movs	r2, #1
 8003512:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2200      	movs	r2, #0
 800351a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e01e      	b.n	8003560 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003526:	b29b      	uxth	r3, r3
 8003528:	2b00      	cmp	r3, #0
 800352a:	d1c6      	bne.n	80034ba <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800352c:	697a      	ldr	r2, [r7, #20]
 800352e:	6839      	ldr	r1, [r7, #0]
 8003530:	68f8      	ldr	r0, [r7, #12]
 8003532:	f000 fa4b 	bl	80039cc <SPI_EndRxTransaction>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d002      	beq.n	8003542 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2220      	movs	r2, #32
 8003540:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e000      	b.n	8003560 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800355e:	2300      	movs	r3, #0
  }
}
 8003560:	4618      	mov	r0, r3
 8003562:	3718      	adds	r7, #24
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}

08003568 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b08a      	sub	sp, #40	@ 0x28
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	607a      	str	r2, [r7, #4]
 8003574:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003576:	2301      	movs	r3, #1
 8003578:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800357a:	f7fe fe71 	bl	8002260 <HAL_GetTick>
 800357e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003586:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800358e:	887b      	ldrh	r3, [r7, #2]
 8003590:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003592:	7ffb      	ldrb	r3, [r7, #31]
 8003594:	2b01      	cmp	r3, #1
 8003596:	d00c      	beq.n	80035b2 <HAL_SPI_TransmitReceive+0x4a>
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800359e:	d106      	bne.n	80035ae <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d102      	bne.n	80035ae <HAL_SPI_TransmitReceive+0x46>
 80035a8:	7ffb      	ldrb	r3, [r7, #31]
 80035aa:	2b04      	cmp	r3, #4
 80035ac:	d001      	beq.n	80035b2 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80035ae:	2302      	movs	r3, #2
 80035b0:	e17f      	b.n	80038b2 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d005      	beq.n	80035c4 <HAL_SPI_TransmitReceive+0x5c>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d002      	beq.n	80035c4 <HAL_SPI_TransmitReceive+0x5c>
 80035be:	887b      	ldrh	r3, [r7, #2]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d101      	bne.n	80035c8 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e174      	b.n	80038b2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d101      	bne.n	80035d6 <HAL_SPI_TransmitReceive+0x6e>
 80035d2:	2302      	movs	r3, #2
 80035d4:	e16d      	b.n	80038b2 <HAL_SPI_TransmitReceive+0x34a>
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2201      	movs	r2, #1
 80035da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	2b04      	cmp	r3, #4
 80035e8:	d003      	beq.n	80035f2 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2205      	movs	r2, #5
 80035ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2200      	movs	r2, #0
 80035f6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	887a      	ldrh	r2, [r7, #2]
 8003602:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	887a      	ldrh	r2, [r7, #2]
 8003608:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	68ba      	ldr	r2, [r7, #8]
 800360e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	887a      	ldrh	r2, [r7, #2]
 8003614:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	887a      	ldrh	r2, [r7, #2]
 800361a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003632:	2b40      	cmp	r3, #64	@ 0x40
 8003634:	d007      	beq.n	8003646 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003644:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800364e:	d17e      	bne.n	800374e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d002      	beq.n	800365e <HAL_SPI_TransmitReceive+0xf6>
 8003658:	8afb      	ldrh	r3, [r7, #22]
 800365a:	2b01      	cmp	r3, #1
 800365c:	d16c      	bne.n	8003738 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003662:	881a      	ldrh	r2, [r3, #0]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800366e:	1c9a      	adds	r2, r3, #2
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003678:	b29b      	uxth	r3, r3
 800367a:	3b01      	subs	r3, #1
 800367c:	b29a      	uxth	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003682:	e059      	b.n	8003738 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f003 0302 	and.w	r3, r3, #2
 800368e:	2b02      	cmp	r3, #2
 8003690:	d11b      	bne.n	80036ca <HAL_SPI_TransmitReceive+0x162>
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003696:	b29b      	uxth	r3, r3
 8003698:	2b00      	cmp	r3, #0
 800369a:	d016      	beq.n	80036ca <HAL_SPI_TransmitReceive+0x162>
 800369c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d113      	bne.n	80036ca <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a6:	881a      	ldrh	r2, [r3, #0]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b2:	1c9a      	adds	r2, r3, #2
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036bc:	b29b      	uxth	r3, r3
 80036be:	3b01      	subs	r3, #1
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80036c6:	2300      	movs	r3, #0
 80036c8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f003 0301 	and.w	r3, r3, #1
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d119      	bne.n	800370c <HAL_SPI_TransmitReceive+0x1a4>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036dc:	b29b      	uxth	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d014      	beq.n	800370c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	68da      	ldr	r2, [r3, #12]
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036ec:	b292      	uxth	r2, r2
 80036ee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f4:	1c9a      	adds	r2, r3, #2
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036fe:	b29b      	uxth	r3, r3
 8003700:	3b01      	subs	r3, #1
 8003702:	b29a      	uxth	r2, r3
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003708:	2301      	movs	r3, #1
 800370a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800370c:	f7fe fda8 	bl	8002260 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	6a3b      	ldr	r3, [r7, #32]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003718:	429a      	cmp	r2, r3
 800371a:	d80d      	bhi.n	8003738 <HAL_SPI_TransmitReceive+0x1d0>
 800371c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800371e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003722:	d009      	beq.n	8003738 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003734:	2303      	movs	r3, #3
 8003736:	e0bc      	b.n	80038b2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800373c:	b29b      	uxth	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	d1a0      	bne.n	8003684 <HAL_SPI_TransmitReceive+0x11c>
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003746:	b29b      	uxth	r3, r3
 8003748:	2b00      	cmp	r3, #0
 800374a:	d19b      	bne.n	8003684 <HAL_SPI_TransmitReceive+0x11c>
 800374c:	e082      	b.n	8003854 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d002      	beq.n	800375c <HAL_SPI_TransmitReceive+0x1f4>
 8003756:	8afb      	ldrh	r3, [r7, #22]
 8003758:	2b01      	cmp	r3, #1
 800375a:	d171      	bne.n	8003840 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	330c      	adds	r3, #12
 8003766:	7812      	ldrb	r2, [r2, #0]
 8003768:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800376e:	1c5a      	adds	r2, r3, #1
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003778:	b29b      	uxth	r3, r3
 800377a:	3b01      	subs	r3, #1
 800377c:	b29a      	uxth	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003782:	e05d      	b.n	8003840 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	f003 0302 	and.w	r3, r3, #2
 800378e:	2b02      	cmp	r3, #2
 8003790:	d11c      	bne.n	80037cc <HAL_SPI_TransmitReceive+0x264>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003796:	b29b      	uxth	r3, r3
 8003798:	2b00      	cmp	r3, #0
 800379a:	d017      	beq.n	80037cc <HAL_SPI_TransmitReceive+0x264>
 800379c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d114      	bne.n	80037cc <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	330c      	adds	r3, #12
 80037ac:	7812      	ldrb	r2, [r2, #0]
 80037ae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037b4:	1c5a      	adds	r2, r3, #1
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037be:	b29b      	uxth	r3, r3
 80037c0:	3b01      	subs	r3, #1
 80037c2:	b29a      	uxth	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80037c8:	2300      	movs	r3, #0
 80037ca:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	f003 0301 	and.w	r3, r3, #1
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d119      	bne.n	800380e <HAL_SPI_TransmitReceive+0x2a6>
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037de:	b29b      	uxth	r3, r3
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d014      	beq.n	800380e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	68da      	ldr	r2, [r3, #12]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ee:	b2d2      	uxtb	r2, r2
 80037f0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f6:	1c5a      	adds	r2, r3, #1
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003800:	b29b      	uxth	r3, r3
 8003802:	3b01      	subs	r3, #1
 8003804:	b29a      	uxth	r2, r3
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800380a:	2301      	movs	r3, #1
 800380c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800380e:	f7fe fd27 	bl	8002260 <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	6a3b      	ldr	r3, [r7, #32]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800381a:	429a      	cmp	r2, r3
 800381c:	d803      	bhi.n	8003826 <HAL_SPI_TransmitReceive+0x2be>
 800381e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003824:	d102      	bne.n	800382c <HAL_SPI_TransmitReceive+0x2c4>
 8003826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003828:	2b00      	cmp	r3, #0
 800382a:	d109      	bne.n	8003840 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2200      	movs	r2, #0
 8003838:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e038      	b.n	80038b2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003844:	b29b      	uxth	r3, r3
 8003846:	2b00      	cmp	r3, #0
 8003848:	d19c      	bne.n	8003784 <HAL_SPI_TransmitReceive+0x21c>
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800384e:	b29b      	uxth	r3, r3
 8003850:	2b00      	cmp	r3, #0
 8003852:	d197      	bne.n	8003784 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003854:	6a3a      	ldr	r2, [r7, #32]
 8003856:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003858:	68f8      	ldr	r0, [r7, #12]
 800385a:	f000 f91d 	bl	8003a98 <SPI_EndRxTxTransaction>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d008      	beq.n	8003876 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2220      	movs	r2, #32
 8003868:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2200      	movs	r2, #0
 800386e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e01d      	b.n	80038b2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d10a      	bne.n	8003894 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800387e:	2300      	movs	r3, #0
 8003880:	613b      	str	r3, [r7, #16]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	613b      	str	r3, [r7, #16]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	613b      	str	r3, [r7, #16]
 8003892:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e000      	b.n	80038b2 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80038b0:	2300      	movs	r3, #0
  }
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3728      	adds	r7, #40	@ 0x28
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b088      	sub	sp, #32
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	603b      	str	r3, [r7, #0]
 80038c8:	4613      	mov	r3, r2
 80038ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80038cc:	f7fe fcc8 	bl	8002260 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038d4:	1a9b      	subs	r3, r3, r2
 80038d6:	683a      	ldr	r2, [r7, #0]
 80038d8:	4413      	add	r3, r2
 80038da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80038dc:	f7fe fcc0 	bl	8002260 <HAL_GetTick>
 80038e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80038e2:	4b39      	ldr	r3, [pc, #228]	@ (80039c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	015b      	lsls	r3, r3, #5
 80038e8:	0d1b      	lsrs	r3, r3, #20
 80038ea:	69fa      	ldr	r2, [r7, #28]
 80038ec:	fb02 f303 	mul.w	r3, r2, r3
 80038f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038f2:	e055      	b.n	80039a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038fa:	d051      	beq.n	80039a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80038fc:	f7fe fcb0 	bl	8002260 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	69fa      	ldr	r2, [r7, #28]
 8003908:	429a      	cmp	r2, r3
 800390a:	d902      	bls.n	8003912 <SPI_WaitFlagStateUntilTimeout+0x56>
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d13d      	bne.n	800398e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	685a      	ldr	r2, [r3, #4]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003920:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800392a:	d111      	bne.n	8003950 <SPI_WaitFlagStateUntilTimeout+0x94>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003934:	d004      	beq.n	8003940 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800393e:	d107      	bne.n	8003950 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800394e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003954:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003958:	d10f      	bne.n	800397a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003968:	601a      	str	r2, [r3, #0]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003978:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2201      	movs	r2, #1
 800397e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e018      	b.n	80039c0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d102      	bne.n	800399a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003994:	2300      	movs	r3, #0
 8003996:	61fb      	str	r3, [r7, #28]
 8003998:	e002      	b.n	80039a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	3b01      	subs	r3, #1
 800399e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	689a      	ldr	r2, [r3, #8]
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	4013      	ands	r3, r2
 80039aa:	68ba      	ldr	r2, [r7, #8]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	bf0c      	ite	eq
 80039b0:	2301      	moveq	r3, #1
 80039b2:	2300      	movne	r3, #0
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	461a      	mov	r2, r3
 80039b8:	79fb      	ldrb	r3, [r7, #7]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d19a      	bne.n	80038f4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3720      	adds	r7, #32
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	20000004 	.word	0x20000004

080039cc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b086      	sub	sp, #24
 80039d0:	af02      	add	r7, sp, #8
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039e0:	d111      	bne.n	8003a06 <SPI_EndRxTransaction+0x3a>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039ea:	d004      	beq.n	80039f6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039f4:	d107      	bne.n	8003a06 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a04:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a0e:	d12a      	bne.n	8003a66 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a18:	d012      	beq.n	8003a40 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	9300      	str	r3, [sp, #0]
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	2200      	movs	r2, #0
 8003a22:	2180      	movs	r1, #128	@ 0x80
 8003a24:	68f8      	ldr	r0, [r7, #12]
 8003a26:	f7ff ff49 	bl	80038bc <SPI_WaitFlagStateUntilTimeout>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d02d      	beq.n	8003a8c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a34:	f043 0220 	orr.w	r2, r3, #32
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e026      	b.n	8003a8e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	9300      	str	r3, [sp, #0]
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	2200      	movs	r2, #0
 8003a48:	2101      	movs	r1, #1
 8003a4a:	68f8      	ldr	r0, [r7, #12]
 8003a4c:	f7ff ff36 	bl	80038bc <SPI_WaitFlagStateUntilTimeout>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d01a      	beq.n	8003a8c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a5a:	f043 0220 	orr.w	r2, r3, #32
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e013      	b.n	8003a8e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	9300      	str	r3, [sp, #0]
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	2101      	movs	r1, #1
 8003a70:	68f8      	ldr	r0, [r7, #12]
 8003a72:	f7ff ff23 	bl	80038bc <SPI_WaitFlagStateUntilTimeout>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d007      	beq.n	8003a8c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a80:	f043 0220 	orr.w	r2, r3, #32
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003a88:	2303      	movs	r3, #3
 8003a8a:	e000      	b.n	8003a8e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3710      	adds	r7, #16
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
	...

08003a98 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b088      	sub	sp, #32
 8003a9c:	af02      	add	r7, sp, #8
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	60b9      	str	r1, [r7, #8]
 8003aa2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	9300      	str	r3, [sp, #0]
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	2102      	movs	r1, #2
 8003aae:	68f8      	ldr	r0, [r7, #12]
 8003ab0:	f7ff ff04 	bl	80038bc <SPI_WaitFlagStateUntilTimeout>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d007      	beq.n	8003aca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003abe:	f043 0220 	orr.w	r2, r3, #32
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e032      	b.n	8003b30 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003aca:	4b1b      	ldr	r3, [pc, #108]	@ (8003b38 <SPI_EndRxTxTransaction+0xa0>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a1b      	ldr	r2, [pc, #108]	@ (8003b3c <SPI_EndRxTxTransaction+0xa4>)
 8003ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad4:	0d5b      	lsrs	r3, r3, #21
 8003ad6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003ada:	fb02 f303 	mul.w	r3, r2, r3
 8003ade:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ae8:	d112      	bne.n	8003b10 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	9300      	str	r3, [sp, #0]
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	2200      	movs	r2, #0
 8003af2:	2180      	movs	r1, #128	@ 0x80
 8003af4:	68f8      	ldr	r0, [r7, #12]
 8003af6:	f7ff fee1 	bl	80038bc <SPI_WaitFlagStateUntilTimeout>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d016      	beq.n	8003b2e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b04:	f043 0220 	orr.w	r2, r3, #32
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e00f      	b.n	8003b30 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d00a      	beq.n	8003b2c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b26:	2b80      	cmp	r3, #128	@ 0x80
 8003b28:	d0f2      	beq.n	8003b10 <SPI_EndRxTxTransaction+0x78>
 8003b2a:	e000      	b.n	8003b2e <SPI_EndRxTxTransaction+0x96>
        break;
 8003b2c:	bf00      	nop
  }

  return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3718      	adds	r7, #24
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	20000004 	.word	0x20000004
 8003b3c:	165e9f81 	.word	0x165e9f81

08003b40 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d101      	bne.n	8003b56 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e038      	b.n	8003bc8 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d106      	bne.n	8003b70 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003b6a:	68f8      	ldr	r0, [r7, #12]
 8003b6c:	f7fe fa52 	bl	8002014 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	3308      	adds	r3, #8
 8003b78:	4619      	mov	r1, r3
 8003b7a:	4610      	mov	r0, r2
 8003b7c:	f001 fd46 	bl	800560c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6818      	ldr	r0, [r3, #0]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	461a      	mov	r2, r3
 8003b8a:	68b9      	ldr	r1, [r7, #8]
 8003b8c:	f001 fda8 	bl	80056e0 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6858      	ldr	r0, [r3, #4]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	689a      	ldr	r2, [r3, #8]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b9c:	6879      	ldr	r1, [r7, #4]
 8003b9e:	f001 fdcd 	bl	800573c <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	6892      	ldr	r2, [r2, #8]
 8003baa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	68fa      	ldr	r2, [r7, #12]
 8003bb4:	6892      	ldr	r2, [r2, #8]
 8003bb6:	f041 0101 	orr.w	r1, r1, #1
 8003bba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d101      	bne.n	8003be2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e041      	b.n	8003c66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d106      	bne.n	8003bfc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f7fe f94a 	bl	8001e90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2202      	movs	r2, #2
 8003c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	3304      	adds	r3, #4
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	4610      	mov	r0, r2
 8003c10:	f000 fa7e 	bl	8004110 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2201      	movs	r2, #1
 8003c50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2201      	movs	r2, #1
 8003c58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3708      	adds	r7, #8
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
	...

08003c70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b085      	sub	sp, #20
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d001      	beq.n	8003c88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e04e      	b.n	8003d26 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2202      	movs	r2, #2
 8003c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68da      	ldr	r2, [r3, #12]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f042 0201 	orr.w	r2, r2, #1
 8003c9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a23      	ldr	r2, [pc, #140]	@ (8003d34 <HAL_TIM_Base_Start_IT+0xc4>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d022      	beq.n	8003cf0 <HAL_TIM_Base_Start_IT+0x80>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cb2:	d01d      	beq.n	8003cf0 <HAL_TIM_Base_Start_IT+0x80>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a1f      	ldr	r2, [pc, #124]	@ (8003d38 <HAL_TIM_Base_Start_IT+0xc8>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d018      	beq.n	8003cf0 <HAL_TIM_Base_Start_IT+0x80>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a1e      	ldr	r2, [pc, #120]	@ (8003d3c <HAL_TIM_Base_Start_IT+0xcc>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d013      	beq.n	8003cf0 <HAL_TIM_Base_Start_IT+0x80>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a1c      	ldr	r2, [pc, #112]	@ (8003d40 <HAL_TIM_Base_Start_IT+0xd0>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d00e      	beq.n	8003cf0 <HAL_TIM_Base_Start_IT+0x80>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8003d44 <HAL_TIM_Base_Start_IT+0xd4>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d009      	beq.n	8003cf0 <HAL_TIM_Base_Start_IT+0x80>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a19      	ldr	r2, [pc, #100]	@ (8003d48 <HAL_TIM_Base_Start_IT+0xd8>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d004      	beq.n	8003cf0 <HAL_TIM_Base_Start_IT+0x80>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a18      	ldr	r2, [pc, #96]	@ (8003d4c <HAL_TIM_Base_Start_IT+0xdc>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d111      	bne.n	8003d14 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f003 0307 	and.w	r3, r3, #7
 8003cfa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2b06      	cmp	r3, #6
 8003d00:	d010      	beq.n	8003d24 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f042 0201 	orr.w	r2, r2, #1
 8003d10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d12:	e007      	b.n	8003d24 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f042 0201 	orr.w	r2, r2, #1
 8003d22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3714      	adds	r7, #20
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	40010000 	.word	0x40010000
 8003d38:	40000400 	.word	0x40000400
 8003d3c:	40000800 	.word	0x40000800
 8003d40:	40000c00 	.word	0x40000c00
 8003d44:	40010400 	.word	0x40010400
 8003d48:	40014000 	.word	0x40014000
 8003d4c:	40001800 	.word	0x40001800

08003d50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	691b      	ldr	r3, [r3, #16]
 8003d66:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	f003 0302 	and.w	r3, r3, #2
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d020      	beq.n	8003db4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f003 0302 	and.w	r3, r3, #2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d01b      	beq.n	8003db4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f06f 0202 	mvn.w	r2, #2
 8003d84:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	f003 0303 	and.w	r3, r3, #3
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d003      	beq.n	8003da2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f000 f999 	bl	80040d2 <HAL_TIM_IC_CaptureCallback>
 8003da0:	e005      	b.n	8003dae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 f98b 	bl	80040be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	f000 f99c 	bl	80040e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	f003 0304 	and.w	r3, r3, #4
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d020      	beq.n	8003e00 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f003 0304 	and.w	r3, r3, #4
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d01b      	beq.n	8003e00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f06f 0204 	mvn.w	r2, #4
 8003dd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2202      	movs	r2, #2
 8003dd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	699b      	ldr	r3, [r3, #24]
 8003dde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d003      	beq.n	8003dee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 f973 	bl	80040d2 <HAL_TIM_IC_CaptureCallback>
 8003dec:	e005      	b.n	8003dfa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 f965 	bl	80040be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	f000 f976 	bl	80040e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	f003 0308 	and.w	r3, r3, #8
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d020      	beq.n	8003e4c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	f003 0308 	and.w	r3, r3, #8
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d01b      	beq.n	8003e4c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f06f 0208 	mvn.w	r2, #8
 8003e1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2204      	movs	r2, #4
 8003e22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	69db      	ldr	r3, [r3, #28]
 8003e2a:	f003 0303 	and.w	r3, r3, #3
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d003      	beq.n	8003e3a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f000 f94d 	bl	80040d2 <HAL_TIM_IC_CaptureCallback>
 8003e38:	e005      	b.n	8003e46 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f000 f93f 	bl	80040be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f000 f950 	bl	80040e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	f003 0310 	and.w	r3, r3, #16
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d020      	beq.n	8003e98 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f003 0310 	and.w	r3, r3, #16
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d01b      	beq.n	8003e98 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f06f 0210 	mvn.w	r2, #16
 8003e68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2208      	movs	r2, #8
 8003e6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	69db      	ldr	r3, [r3, #28]
 8003e76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d003      	beq.n	8003e86 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f000 f927 	bl	80040d2 <HAL_TIM_IC_CaptureCallback>
 8003e84:	e005      	b.n	8003e92 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f000 f919 	bl	80040be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f000 f92a 	bl	80040e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	f003 0301 	and.w	r3, r3, #1
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00c      	beq.n	8003ebc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	f003 0301 	and.w	r3, r3, #1
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d007      	beq.n	8003ebc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f06f 0201 	mvn.w	r2, #1
 8003eb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f7fd fb5a 	bl	8001570 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d00c      	beq.n	8003ee0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d007      	beq.n	8003ee0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003ed8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f000 fade 	bl	800449c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00c      	beq.n	8003f04 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d007      	beq.n	8003f04 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003efc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f000 f8fb 	bl	80040fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	f003 0320 	and.w	r3, r3, #32
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00c      	beq.n	8003f28 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f003 0320 	and.w	r3, r3, #32
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d007      	beq.n	8003f28 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f06f 0220 	mvn.w	r2, #32
 8003f20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f000 fab0 	bl	8004488 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f28:	bf00      	nop
 8003f2a:	3710      	adds	r7, #16
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d101      	bne.n	8003f4c <HAL_TIM_ConfigClockSource+0x1c>
 8003f48:	2302      	movs	r3, #2
 8003f4a:	e0b4      	b.n	80040b6 <HAL_TIM_ConfigClockSource+0x186>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2202      	movs	r2, #2
 8003f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003f6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f72:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	68ba      	ldr	r2, [r7, #8]
 8003f7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f84:	d03e      	beq.n	8004004 <HAL_TIM_ConfigClockSource+0xd4>
 8003f86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f8a:	f200 8087 	bhi.w	800409c <HAL_TIM_ConfigClockSource+0x16c>
 8003f8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f92:	f000 8086 	beq.w	80040a2 <HAL_TIM_ConfigClockSource+0x172>
 8003f96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f9a:	d87f      	bhi.n	800409c <HAL_TIM_ConfigClockSource+0x16c>
 8003f9c:	2b70      	cmp	r3, #112	@ 0x70
 8003f9e:	d01a      	beq.n	8003fd6 <HAL_TIM_ConfigClockSource+0xa6>
 8003fa0:	2b70      	cmp	r3, #112	@ 0x70
 8003fa2:	d87b      	bhi.n	800409c <HAL_TIM_ConfigClockSource+0x16c>
 8003fa4:	2b60      	cmp	r3, #96	@ 0x60
 8003fa6:	d050      	beq.n	800404a <HAL_TIM_ConfigClockSource+0x11a>
 8003fa8:	2b60      	cmp	r3, #96	@ 0x60
 8003faa:	d877      	bhi.n	800409c <HAL_TIM_ConfigClockSource+0x16c>
 8003fac:	2b50      	cmp	r3, #80	@ 0x50
 8003fae:	d03c      	beq.n	800402a <HAL_TIM_ConfigClockSource+0xfa>
 8003fb0:	2b50      	cmp	r3, #80	@ 0x50
 8003fb2:	d873      	bhi.n	800409c <HAL_TIM_ConfigClockSource+0x16c>
 8003fb4:	2b40      	cmp	r3, #64	@ 0x40
 8003fb6:	d058      	beq.n	800406a <HAL_TIM_ConfigClockSource+0x13a>
 8003fb8:	2b40      	cmp	r3, #64	@ 0x40
 8003fba:	d86f      	bhi.n	800409c <HAL_TIM_ConfigClockSource+0x16c>
 8003fbc:	2b30      	cmp	r3, #48	@ 0x30
 8003fbe:	d064      	beq.n	800408a <HAL_TIM_ConfigClockSource+0x15a>
 8003fc0:	2b30      	cmp	r3, #48	@ 0x30
 8003fc2:	d86b      	bhi.n	800409c <HAL_TIM_ConfigClockSource+0x16c>
 8003fc4:	2b20      	cmp	r3, #32
 8003fc6:	d060      	beq.n	800408a <HAL_TIM_ConfigClockSource+0x15a>
 8003fc8:	2b20      	cmp	r3, #32
 8003fca:	d867      	bhi.n	800409c <HAL_TIM_ConfigClockSource+0x16c>
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d05c      	beq.n	800408a <HAL_TIM_ConfigClockSource+0x15a>
 8003fd0:	2b10      	cmp	r3, #16
 8003fd2:	d05a      	beq.n	800408a <HAL_TIM_ConfigClockSource+0x15a>
 8003fd4:	e062      	b.n	800409c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003fe6:	f000 f9b3 	bl	8004350 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003ff8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	68ba      	ldr	r2, [r7, #8]
 8004000:	609a      	str	r2, [r3, #8]
      break;
 8004002:	e04f      	b.n	80040a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004014:	f000 f99c 	bl	8004350 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	689a      	ldr	r2, [r3, #8]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004026:	609a      	str	r2, [r3, #8]
      break;
 8004028:	e03c      	b.n	80040a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004036:	461a      	mov	r2, r3
 8004038:	f000 f910 	bl	800425c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2150      	movs	r1, #80	@ 0x50
 8004042:	4618      	mov	r0, r3
 8004044:	f000 f969 	bl	800431a <TIM_ITRx_SetConfig>
      break;
 8004048:	e02c      	b.n	80040a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004056:	461a      	mov	r2, r3
 8004058:	f000 f92f 	bl	80042ba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2160      	movs	r1, #96	@ 0x60
 8004062:	4618      	mov	r0, r3
 8004064:	f000 f959 	bl	800431a <TIM_ITRx_SetConfig>
      break;
 8004068:	e01c      	b.n	80040a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004076:	461a      	mov	r2, r3
 8004078:	f000 f8f0 	bl	800425c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	2140      	movs	r1, #64	@ 0x40
 8004082:	4618      	mov	r0, r3
 8004084:	f000 f949 	bl	800431a <TIM_ITRx_SetConfig>
      break;
 8004088:	e00c      	b.n	80040a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4619      	mov	r1, r3
 8004094:	4610      	mov	r0, r2
 8004096:	f000 f940 	bl	800431a <TIM_ITRx_SetConfig>
      break;
 800409a:	e003      	b.n	80040a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	73fb      	strb	r3, [r7, #15]
      break;
 80040a0:	e000      	b.n	80040a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80040a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80040b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3710      	adds	r7, #16
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}

080040be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040be:	b480      	push	{r7}
 80040c0:	b083      	sub	sp, #12
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80040c6:	bf00      	nop
 80040c8:	370c      	adds	r7, #12
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr

080040d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80040d2:	b480      	push	{r7}
 80040d4:	b083      	sub	sp, #12
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80040da:	bf00      	nop
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr

080040e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80040e6:	b480      	push	{r7}
 80040e8:	b083      	sub	sp, #12
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040ee:	bf00      	nop
 80040f0:	370c      	adds	r7, #12
 80040f2:	46bd      	mov	sp, r7
 80040f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f8:	4770      	bx	lr

080040fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040fa:	b480      	push	{r7}
 80040fc:	b083      	sub	sp, #12
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004102:	bf00      	nop
 8004104:	370c      	adds	r7, #12
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr
	...

08004110 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4a43      	ldr	r2, [pc, #268]	@ (8004230 <TIM_Base_SetConfig+0x120>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d013      	beq.n	8004150 <TIM_Base_SetConfig+0x40>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800412e:	d00f      	beq.n	8004150 <TIM_Base_SetConfig+0x40>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a40      	ldr	r2, [pc, #256]	@ (8004234 <TIM_Base_SetConfig+0x124>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d00b      	beq.n	8004150 <TIM_Base_SetConfig+0x40>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	4a3f      	ldr	r2, [pc, #252]	@ (8004238 <TIM_Base_SetConfig+0x128>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d007      	beq.n	8004150 <TIM_Base_SetConfig+0x40>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a3e      	ldr	r2, [pc, #248]	@ (800423c <TIM_Base_SetConfig+0x12c>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d003      	beq.n	8004150 <TIM_Base_SetConfig+0x40>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4a3d      	ldr	r2, [pc, #244]	@ (8004240 <TIM_Base_SetConfig+0x130>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d108      	bne.n	8004162 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004156:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	68fa      	ldr	r2, [r7, #12]
 800415e:	4313      	orrs	r3, r2
 8004160:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a32      	ldr	r2, [pc, #200]	@ (8004230 <TIM_Base_SetConfig+0x120>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d02b      	beq.n	80041c2 <TIM_Base_SetConfig+0xb2>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004170:	d027      	beq.n	80041c2 <TIM_Base_SetConfig+0xb2>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a2f      	ldr	r2, [pc, #188]	@ (8004234 <TIM_Base_SetConfig+0x124>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d023      	beq.n	80041c2 <TIM_Base_SetConfig+0xb2>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a2e      	ldr	r2, [pc, #184]	@ (8004238 <TIM_Base_SetConfig+0x128>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d01f      	beq.n	80041c2 <TIM_Base_SetConfig+0xb2>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a2d      	ldr	r2, [pc, #180]	@ (800423c <TIM_Base_SetConfig+0x12c>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d01b      	beq.n	80041c2 <TIM_Base_SetConfig+0xb2>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a2c      	ldr	r2, [pc, #176]	@ (8004240 <TIM_Base_SetConfig+0x130>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d017      	beq.n	80041c2 <TIM_Base_SetConfig+0xb2>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a2b      	ldr	r2, [pc, #172]	@ (8004244 <TIM_Base_SetConfig+0x134>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d013      	beq.n	80041c2 <TIM_Base_SetConfig+0xb2>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a2a      	ldr	r2, [pc, #168]	@ (8004248 <TIM_Base_SetConfig+0x138>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d00f      	beq.n	80041c2 <TIM_Base_SetConfig+0xb2>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a29      	ldr	r2, [pc, #164]	@ (800424c <TIM_Base_SetConfig+0x13c>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d00b      	beq.n	80041c2 <TIM_Base_SetConfig+0xb2>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a28      	ldr	r2, [pc, #160]	@ (8004250 <TIM_Base_SetConfig+0x140>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d007      	beq.n	80041c2 <TIM_Base_SetConfig+0xb2>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a27      	ldr	r2, [pc, #156]	@ (8004254 <TIM_Base_SetConfig+0x144>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d003      	beq.n	80041c2 <TIM_Base_SetConfig+0xb2>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a26      	ldr	r2, [pc, #152]	@ (8004258 <TIM_Base_SetConfig+0x148>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d108      	bne.n	80041d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	68fa      	ldr	r2, [r7, #12]
 80041d0:	4313      	orrs	r3, r2
 80041d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	695b      	ldr	r3, [r3, #20]
 80041de:	4313      	orrs	r3, r2
 80041e0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	689a      	ldr	r2, [r3, #8]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a0e      	ldr	r2, [pc, #56]	@ (8004230 <TIM_Base_SetConfig+0x120>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d003      	beq.n	8004202 <TIM_Base_SetConfig+0xf2>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4a10      	ldr	r2, [pc, #64]	@ (8004240 <TIM_Base_SetConfig+0x130>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d103      	bne.n	800420a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	691a      	ldr	r2, [r3, #16]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f043 0204 	orr.w	r2, r3, #4
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2201      	movs	r2, #1
 800421a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	601a      	str	r2, [r3, #0]
}
 8004222:	bf00      	nop
 8004224:	3714      	adds	r7, #20
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr
 800422e:	bf00      	nop
 8004230:	40010000 	.word	0x40010000
 8004234:	40000400 	.word	0x40000400
 8004238:	40000800 	.word	0x40000800
 800423c:	40000c00 	.word	0x40000c00
 8004240:	40010400 	.word	0x40010400
 8004244:	40014000 	.word	0x40014000
 8004248:	40014400 	.word	0x40014400
 800424c:	40014800 	.word	0x40014800
 8004250:	40001800 	.word	0x40001800
 8004254:	40001c00 	.word	0x40001c00
 8004258:	40002000 	.word	0x40002000

0800425c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800425c:	b480      	push	{r7}
 800425e:	b087      	sub	sp, #28
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6a1b      	ldr	r3, [r3, #32]
 800426c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	f023 0201 	bic.w	r2, r3, #1
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004286:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	011b      	lsls	r3, r3, #4
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	4313      	orrs	r3, r2
 8004290:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	f023 030a 	bic.w	r3, r3, #10
 8004298:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800429a:	697a      	ldr	r2, [r7, #20]
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	4313      	orrs	r3, r2
 80042a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	697a      	ldr	r2, [r7, #20]
 80042ac:	621a      	str	r2, [r3, #32]
}
 80042ae:	bf00      	nop
 80042b0:	371c      	adds	r7, #28
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr

080042ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042ba:	b480      	push	{r7}
 80042bc:	b087      	sub	sp, #28
 80042be:	af00      	add	r7, sp, #0
 80042c0:	60f8      	str	r0, [r7, #12]
 80042c2:	60b9      	str	r1, [r7, #8]
 80042c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6a1b      	ldr	r3, [r3, #32]
 80042ca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6a1b      	ldr	r3, [r3, #32]
 80042d0:	f023 0210 	bic.w	r2, r3, #16
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	699b      	ldr	r3, [r3, #24]
 80042dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80042e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	031b      	lsls	r3, r3, #12
 80042ea:	693a      	ldr	r2, [r7, #16]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80042f6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	011b      	lsls	r3, r3, #4
 80042fc:	697a      	ldr	r2, [r7, #20]
 80042fe:	4313      	orrs	r3, r2
 8004300:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	697a      	ldr	r2, [r7, #20]
 800430c:	621a      	str	r2, [r3, #32]
}
 800430e:	bf00      	nop
 8004310:	371c      	adds	r7, #28
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr

0800431a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800431a:	b480      	push	{r7}
 800431c:	b085      	sub	sp, #20
 800431e:	af00      	add	r7, sp, #0
 8004320:	6078      	str	r0, [r7, #4]
 8004322:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004330:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004332:	683a      	ldr	r2, [r7, #0]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	4313      	orrs	r3, r2
 8004338:	f043 0307 	orr.w	r3, r3, #7
 800433c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68fa      	ldr	r2, [r7, #12]
 8004342:	609a      	str	r2, [r3, #8]
}
 8004344:	bf00      	nop
 8004346:	3714      	adds	r7, #20
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr

08004350 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004350:	b480      	push	{r7}
 8004352:	b087      	sub	sp, #28
 8004354:	af00      	add	r7, sp, #0
 8004356:	60f8      	str	r0, [r7, #12]
 8004358:	60b9      	str	r1, [r7, #8]
 800435a:	607a      	str	r2, [r7, #4]
 800435c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800436a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	021a      	lsls	r2, r3, #8
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	431a      	orrs	r2, r3
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	4313      	orrs	r3, r2
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	4313      	orrs	r3, r2
 800437c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	697a      	ldr	r2, [r7, #20]
 8004382:	609a      	str	r2, [r3, #8]
}
 8004384:	bf00      	nop
 8004386:	371c      	adds	r7, #28
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr

08004390 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004390:	b480      	push	{r7}
 8004392:	b085      	sub	sp, #20
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d101      	bne.n	80043a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043a4:	2302      	movs	r3, #2
 80043a6:	e05a      	b.n	800445e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2202      	movs	r2, #2
 80043b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68fa      	ldr	r2, [r7, #12]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a21      	ldr	r2, [pc, #132]	@ (800446c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d022      	beq.n	8004432 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043f4:	d01d      	beq.n	8004432 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a1d      	ldr	r2, [pc, #116]	@ (8004470 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d018      	beq.n	8004432 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a1b      	ldr	r2, [pc, #108]	@ (8004474 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d013      	beq.n	8004432 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a1a      	ldr	r2, [pc, #104]	@ (8004478 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d00e      	beq.n	8004432 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a18      	ldr	r2, [pc, #96]	@ (800447c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d009      	beq.n	8004432 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a17      	ldr	r2, [pc, #92]	@ (8004480 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d004      	beq.n	8004432 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a15      	ldr	r2, [pc, #84]	@ (8004484 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d10c      	bne.n	800444c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004438:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	68ba      	ldr	r2, [r7, #8]
 8004440:	4313      	orrs	r3, r2
 8004442:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68ba      	ldr	r2, [r7, #8]
 800444a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800445c:	2300      	movs	r3, #0
}
 800445e:	4618      	mov	r0, r3
 8004460:	3714      	adds	r7, #20
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	40010000 	.word	0x40010000
 8004470:	40000400 	.word	0x40000400
 8004474:	40000800 	.word	0x40000800
 8004478:	40000c00 	.word	0x40000c00
 800447c:	40010400 	.word	0x40010400
 8004480:	40014000 	.word	0x40014000
 8004484:	40001800 	.word	0x40001800

08004488 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004490:	bf00      	nop
 8004492:	370c      	adds	r7, #12
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr

0800449c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800449c:	b480      	push	{r7}
 800449e:	b083      	sub	sp, #12
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80044a4:	bf00      	nop
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr

080044b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b082      	sub	sp, #8
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d101      	bne.n	80044c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e042      	b.n	8004548 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d106      	bne.n	80044dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f7fd fd00 	bl	8001edc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2224      	movs	r2, #36	@ 0x24
 80044e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68da      	ldr	r2, [r3, #12]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f000 fe15 	bl	8005124 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	691a      	ldr	r2, [r3, #16]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004508:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	695a      	ldr	r2, [r3, #20]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004518:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68da      	ldr	r2, [r3, #12]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004528:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2220      	movs	r2, #32
 8004534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2220      	movs	r2, #32
 800453c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004546:	2300      	movs	r3, #0
}
 8004548:	4618      	mov	r0, r3
 800454a:	3708      	adds	r7, #8
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}

08004550 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b08a      	sub	sp, #40	@ 0x28
 8004554:	af02      	add	r7, sp, #8
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	603b      	str	r3, [r7, #0]
 800455c:	4613      	mov	r3, r2
 800455e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004560:	2300      	movs	r3, #0
 8004562:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800456a:	b2db      	uxtb	r3, r3
 800456c:	2b20      	cmp	r3, #32
 800456e:	d175      	bne.n	800465c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d002      	beq.n	800457c <HAL_UART_Transmit+0x2c>
 8004576:	88fb      	ldrh	r3, [r7, #6]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d101      	bne.n	8004580 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e06e      	b.n	800465e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2221      	movs	r2, #33	@ 0x21
 800458a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800458e:	f7fd fe67 	bl	8002260 <HAL_GetTick>
 8004592:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	88fa      	ldrh	r2, [r7, #6]
 8004598:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	88fa      	ldrh	r2, [r7, #6]
 800459e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045a8:	d108      	bne.n	80045bc <HAL_UART_Transmit+0x6c>
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	691b      	ldr	r3, [r3, #16]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d104      	bne.n	80045bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80045b2:	2300      	movs	r3, #0
 80045b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	61bb      	str	r3, [r7, #24]
 80045ba:	e003      	b.n	80045c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045c0:	2300      	movs	r3, #0
 80045c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80045c4:	e02e      	b.n	8004624 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	9300      	str	r3, [sp, #0]
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	2200      	movs	r2, #0
 80045ce:	2180      	movs	r1, #128	@ 0x80
 80045d0:	68f8      	ldr	r0, [r7, #12]
 80045d2:	f000 fbb3 	bl	8004d3c <UART_WaitOnFlagUntilTimeout>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d005      	beq.n	80045e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2220      	movs	r2, #32
 80045e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80045e4:	2303      	movs	r3, #3
 80045e6:	e03a      	b.n	800465e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d10b      	bne.n	8004606 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80045ee:	69bb      	ldr	r3, [r7, #24]
 80045f0:	881b      	ldrh	r3, [r3, #0]
 80045f2:	461a      	mov	r2, r3
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80045fe:	69bb      	ldr	r3, [r7, #24]
 8004600:	3302      	adds	r3, #2
 8004602:	61bb      	str	r3, [r7, #24]
 8004604:	e007      	b.n	8004616 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004606:	69fb      	ldr	r3, [r7, #28]
 8004608:	781a      	ldrb	r2, [r3, #0]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	3301      	adds	r3, #1
 8004614:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800461a:	b29b      	uxth	r3, r3
 800461c:	3b01      	subs	r3, #1
 800461e:	b29a      	uxth	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004628:	b29b      	uxth	r3, r3
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1cb      	bne.n	80045c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	9300      	str	r3, [sp, #0]
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	2200      	movs	r2, #0
 8004636:	2140      	movs	r1, #64	@ 0x40
 8004638:	68f8      	ldr	r0, [r7, #12]
 800463a:	f000 fb7f 	bl	8004d3c <UART_WaitOnFlagUntilTimeout>
 800463e:	4603      	mov	r3, r0
 8004640:	2b00      	cmp	r3, #0
 8004642:	d005      	beq.n	8004650 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2220      	movs	r2, #32
 8004648:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800464c:	2303      	movs	r3, #3
 800464e:	e006      	b.n	800465e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2220      	movs	r2, #32
 8004654:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004658:	2300      	movs	r3, #0
 800465a:	e000      	b.n	800465e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800465c:	2302      	movs	r3, #2
  }
}
 800465e:	4618      	mov	r0, r3
 8004660:	3720      	adds	r7, #32
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}

08004666 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004666:	b580      	push	{r7, lr}
 8004668:	b08a      	sub	sp, #40	@ 0x28
 800466a:	af02      	add	r7, sp, #8
 800466c:	60f8      	str	r0, [r7, #12]
 800466e:	60b9      	str	r1, [r7, #8]
 8004670:	603b      	str	r3, [r7, #0]
 8004672:	4613      	mov	r3, r2
 8004674:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004676:	2300      	movs	r3, #0
 8004678:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2b20      	cmp	r3, #32
 8004684:	f040 8081 	bne.w	800478a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d002      	beq.n	8004694 <HAL_UART_Receive+0x2e>
 800468e:	88fb      	ldrh	r3, [r7, #6]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d101      	bne.n	8004698 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e079      	b.n	800478c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2200      	movs	r2, #0
 800469c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2222      	movs	r2, #34	@ 0x22
 80046a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046ac:	f7fd fdd8 	bl	8002260 <HAL_GetTick>
 80046b0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	88fa      	ldrh	r2, [r7, #6]
 80046b6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	88fa      	ldrh	r2, [r7, #6]
 80046bc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046c6:	d108      	bne.n	80046da <HAL_UART_Receive+0x74>
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	691b      	ldr	r3, [r3, #16]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d104      	bne.n	80046da <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80046d0:	2300      	movs	r3, #0
 80046d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	61bb      	str	r3, [r7, #24]
 80046d8:	e003      	b.n	80046e2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046de:	2300      	movs	r3, #0
 80046e0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80046e2:	e047      	b.n	8004774 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	9300      	str	r3, [sp, #0]
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	2200      	movs	r2, #0
 80046ec:	2120      	movs	r1, #32
 80046ee:	68f8      	ldr	r0, [r7, #12]
 80046f0:	f000 fb24 	bl	8004d3c <UART_WaitOnFlagUntilTimeout>
 80046f4:	4603      	mov	r3, r0
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d005      	beq.n	8004706 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2220      	movs	r2, #32
 80046fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e042      	b.n	800478c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d10c      	bne.n	8004726 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	b29b      	uxth	r3, r3
 8004714:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004718:	b29a      	uxth	r2, r3
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800471e:	69bb      	ldr	r3, [r7, #24]
 8004720:	3302      	adds	r3, #2
 8004722:	61bb      	str	r3, [r7, #24]
 8004724:	e01f      	b.n	8004766 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800472e:	d007      	beq.n	8004740 <HAL_UART_Receive+0xda>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d10a      	bne.n	800474e <HAL_UART_Receive+0xe8>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d106      	bne.n	800474e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	b2da      	uxtb	r2, r3
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	701a      	strb	r2, [r3, #0]
 800474c:	e008      	b.n	8004760 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	b2db      	uxtb	r3, r3
 8004756:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800475a:	b2da      	uxtb	r2, r3
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	3301      	adds	r3, #1
 8004764:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800476a:	b29b      	uxth	r3, r3
 800476c:	3b01      	subs	r3, #1
 800476e:	b29a      	uxth	r2, r3
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004778:	b29b      	uxth	r3, r3
 800477a:	2b00      	cmp	r3, #0
 800477c:	d1b2      	bne.n	80046e4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2220      	movs	r2, #32
 8004782:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004786:	2300      	movs	r3, #0
 8004788:	e000      	b.n	800478c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800478a:	2302      	movs	r3, #2
  }
}
 800478c:	4618      	mov	r0, r3
 800478e:	3720      	adds	r7, #32
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b0ba      	sub	sp, #232	@ 0xe8
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80047ba:	2300      	movs	r3, #0
 80047bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80047c0:	2300      	movs	r3, #0
 80047c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80047c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047ca:	f003 030f 	and.w	r3, r3, #15
 80047ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80047d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d10f      	bne.n	80047fa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80047da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047de:	f003 0320 	and.w	r3, r3, #32
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d009      	beq.n	80047fa <HAL_UART_IRQHandler+0x66>
 80047e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047ea:	f003 0320 	and.w	r3, r3, #32
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d003      	beq.n	80047fa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f000 fbd7 	bl	8004fa6 <UART_Receive_IT>
      return;
 80047f8:	e273      	b.n	8004ce2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80047fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80047fe:	2b00      	cmp	r3, #0
 8004800:	f000 80de 	beq.w	80049c0 <HAL_UART_IRQHandler+0x22c>
 8004804:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004808:	f003 0301 	and.w	r3, r3, #1
 800480c:	2b00      	cmp	r3, #0
 800480e:	d106      	bne.n	800481e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004810:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004814:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004818:	2b00      	cmp	r3, #0
 800481a:	f000 80d1 	beq.w	80049c0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800481e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00b      	beq.n	8004842 <HAL_UART_IRQHandler+0xae>
 800482a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800482e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004832:	2b00      	cmp	r3, #0
 8004834:	d005      	beq.n	8004842 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800483a:	f043 0201 	orr.w	r2, r3, #1
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004846:	f003 0304 	and.w	r3, r3, #4
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00b      	beq.n	8004866 <HAL_UART_IRQHandler+0xd2>
 800484e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004852:	f003 0301 	and.w	r3, r3, #1
 8004856:	2b00      	cmp	r3, #0
 8004858:	d005      	beq.n	8004866 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800485e:	f043 0202 	orr.w	r2, r3, #2
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004866:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800486a:	f003 0302 	and.w	r3, r3, #2
 800486e:	2b00      	cmp	r3, #0
 8004870:	d00b      	beq.n	800488a <HAL_UART_IRQHandler+0xf6>
 8004872:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	2b00      	cmp	r3, #0
 800487c:	d005      	beq.n	800488a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004882:	f043 0204 	orr.w	r2, r3, #4
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800488a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800488e:	f003 0308 	and.w	r3, r3, #8
 8004892:	2b00      	cmp	r3, #0
 8004894:	d011      	beq.n	80048ba <HAL_UART_IRQHandler+0x126>
 8004896:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800489a:	f003 0320 	and.w	r3, r3, #32
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d105      	bne.n	80048ae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80048a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d005      	beq.n	80048ba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048b2:	f043 0208 	orr.w	r2, r3, #8
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048be:	2b00      	cmp	r3, #0
 80048c0:	f000 820a 	beq.w	8004cd8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048c8:	f003 0320 	and.w	r3, r3, #32
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d008      	beq.n	80048e2 <HAL_UART_IRQHandler+0x14e>
 80048d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048d4:	f003 0320 	and.w	r3, r3, #32
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d002      	beq.n	80048e2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f000 fb62 	bl	8004fa6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	695b      	ldr	r3, [r3, #20]
 80048e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048ec:	2b40      	cmp	r3, #64	@ 0x40
 80048ee:	bf0c      	ite	eq
 80048f0:	2301      	moveq	r3, #1
 80048f2:	2300      	movne	r3, #0
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048fe:	f003 0308 	and.w	r3, r3, #8
 8004902:	2b00      	cmp	r3, #0
 8004904:	d103      	bne.n	800490e <HAL_UART_IRQHandler+0x17a>
 8004906:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800490a:	2b00      	cmp	r3, #0
 800490c:	d04f      	beq.n	80049ae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 fa6d 	bl	8004dee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	695b      	ldr	r3, [r3, #20]
 800491a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800491e:	2b40      	cmp	r3, #64	@ 0x40
 8004920:	d141      	bne.n	80049a6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	3314      	adds	r3, #20
 8004928:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800492c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004930:	e853 3f00 	ldrex	r3, [r3]
 8004934:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004938:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800493c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004940:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	3314      	adds	r3, #20
 800494a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800494e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004952:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004956:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800495a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800495e:	e841 2300 	strex	r3, r2, [r1]
 8004962:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004966:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800496a:	2b00      	cmp	r3, #0
 800496c:	d1d9      	bne.n	8004922 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004972:	2b00      	cmp	r3, #0
 8004974:	d013      	beq.n	800499e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800497a:	4a8a      	ldr	r2, [pc, #552]	@ (8004ba4 <HAL_UART_IRQHandler+0x410>)
 800497c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004982:	4618      	mov	r0, r3
 8004984:	f7fd fe1d 	bl	80025c2 <HAL_DMA_Abort_IT>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d016      	beq.n	80049bc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004992:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004998:	4610      	mov	r0, r2
 800499a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800499c:	e00e      	b.n	80049bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f000 f9b6 	bl	8004d10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049a4:	e00a      	b.n	80049bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f000 f9b2 	bl	8004d10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049ac:	e006      	b.n	80049bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f000 f9ae 	bl	8004d10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80049ba:	e18d      	b.n	8004cd8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049bc:	bf00      	nop
    return;
 80049be:	e18b      	b.n	8004cd8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	f040 8167 	bne.w	8004c98 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80049ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049ce:	f003 0310 	and.w	r3, r3, #16
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	f000 8160 	beq.w	8004c98 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80049d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049dc:	f003 0310 	and.w	r3, r3, #16
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	f000 8159 	beq.w	8004c98 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049e6:	2300      	movs	r3, #0
 80049e8:	60bb      	str	r3, [r7, #8]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	60bb      	str	r3, [r7, #8]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	60bb      	str	r3, [r7, #8]
 80049fa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	695b      	ldr	r3, [r3, #20]
 8004a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a06:	2b40      	cmp	r3, #64	@ 0x40
 8004a08:	f040 80ce 	bne.w	8004ba8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004a18:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	f000 80a9 	beq.w	8004b74 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	f080 80a2 	bcs.w	8004b74 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004a36:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a3c:	69db      	ldr	r3, [r3, #28]
 8004a3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a42:	f000 8088 	beq.w	8004b56 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	330c      	adds	r3, #12
 8004a4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a50:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a54:	e853 3f00 	ldrex	r3, [r3]
 8004a58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004a5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004a60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a64:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	330c      	adds	r3, #12
 8004a6e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004a72:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004a76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a7a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004a7e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004a82:	e841 2300 	strex	r3, r2, [r1]
 8004a86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004a8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d1d9      	bne.n	8004a46 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	3314      	adds	r3, #20
 8004a98:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a9c:	e853 3f00 	ldrex	r3, [r3]
 8004aa0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004aa2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004aa4:	f023 0301 	bic.w	r3, r3, #1
 8004aa8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	3314      	adds	r3, #20
 8004ab2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004ab6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004aba:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004abc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004abe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004ac2:	e841 2300 	strex	r3, r2, [r1]
 8004ac6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004ac8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d1e1      	bne.n	8004a92 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	3314      	adds	r3, #20
 8004ad4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ad8:	e853 3f00 	ldrex	r3, [r3]
 8004adc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004ade:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ae0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ae4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	3314      	adds	r3, #20
 8004aee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004af2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004af4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004af6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004af8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004afa:	e841 2300 	strex	r3, r2, [r1]
 8004afe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004b00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d1e3      	bne.n	8004ace <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2220      	movs	r2, #32
 8004b0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	330c      	adds	r3, #12
 8004b1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b1e:	e853 3f00 	ldrex	r3, [r3]
 8004b22:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004b24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b26:	f023 0310 	bic.w	r3, r3, #16
 8004b2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	330c      	adds	r3, #12
 8004b34:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004b38:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004b3a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b3c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004b3e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004b40:	e841 2300 	strex	r3, r2, [r1]
 8004b44:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004b46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d1e3      	bne.n	8004b14 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b50:	4618      	mov	r0, r3
 8004b52:	f7fd fcc6 	bl	80024e2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2202      	movs	r2, #2
 8004b5a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f000 f8d9 	bl	8004d24 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004b72:	e0b3      	b.n	8004cdc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b78:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	f040 80ad 	bne.w	8004cdc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b86:	69db      	ldr	r3, [r3, #28]
 8004b88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b8c:	f040 80a6 	bne.w	8004cdc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2202      	movs	r2, #2
 8004b94:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f000 f8c1 	bl	8004d24 <HAL_UARTEx_RxEventCallback>
      return;
 8004ba2:	e09b      	b.n	8004cdc <HAL_UART_IRQHandler+0x548>
 8004ba4:	08004eb5 	.word	0x08004eb5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	f000 808e 	beq.w	8004ce0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004bc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f000 8089 	beq.w	8004ce0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	330c      	adds	r3, #12
 8004bd4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bd8:	e853 3f00 	ldrex	r3, [r3]
 8004bdc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004be0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004be4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	330c      	adds	r3, #12
 8004bee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004bf2:	647a      	str	r2, [r7, #68]	@ 0x44
 8004bf4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004bf8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004bfa:	e841 2300 	strex	r3, r2, [r1]
 8004bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004c00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d1e3      	bne.n	8004bce <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	3314      	adds	r3, #20
 8004c0c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c10:	e853 3f00 	ldrex	r3, [r3]
 8004c14:	623b      	str	r3, [r7, #32]
   return(result);
 8004c16:	6a3b      	ldr	r3, [r7, #32]
 8004c18:	f023 0301 	bic.w	r3, r3, #1
 8004c1c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	3314      	adds	r3, #20
 8004c26:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004c2a:	633a      	str	r2, [r7, #48]	@ 0x30
 8004c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004c30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c32:	e841 2300 	strex	r3, r2, [r1]
 8004c36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d1e3      	bne.n	8004c06 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2220      	movs	r2, #32
 8004c42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	330c      	adds	r3, #12
 8004c52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	e853 3f00 	ldrex	r3, [r3]
 8004c5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f023 0310 	bic.w	r3, r3, #16
 8004c62:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	330c      	adds	r3, #12
 8004c6c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004c70:	61fa      	str	r2, [r7, #28]
 8004c72:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c74:	69b9      	ldr	r1, [r7, #24]
 8004c76:	69fa      	ldr	r2, [r7, #28]
 8004c78:	e841 2300 	strex	r3, r2, [r1]
 8004c7c:	617b      	str	r3, [r7, #20]
   return(result);
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d1e3      	bne.n	8004c4c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2202      	movs	r2, #2
 8004c88:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c8a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c8e:	4619      	mov	r1, r3
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 f847 	bl	8004d24 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004c96:	e023      	b.n	8004ce0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d009      	beq.n	8004cb8 <HAL_UART_IRQHandler+0x524>
 8004ca4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ca8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d003      	beq.n	8004cb8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 f910 	bl	8004ed6 <UART_Transmit_IT>
    return;
 8004cb6:	e014      	b.n	8004ce2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004cb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d00e      	beq.n	8004ce2 <HAL_UART_IRQHandler+0x54e>
 8004cc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d008      	beq.n	8004ce2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 f950 	bl	8004f76 <UART_EndTransmit_IT>
    return;
 8004cd6:	e004      	b.n	8004ce2 <HAL_UART_IRQHandler+0x54e>
    return;
 8004cd8:	bf00      	nop
 8004cda:	e002      	b.n	8004ce2 <HAL_UART_IRQHandler+0x54e>
      return;
 8004cdc:	bf00      	nop
 8004cde:	e000      	b.n	8004ce2 <HAL_UART_IRQHandler+0x54e>
      return;
 8004ce0:	bf00      	nop
  }
}
 8004ce2:	37e8      	adds	r7, #232	@ 0xe8
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004cf0:	bf00      	nop
 8004cf2:	370c      	adds	r7, #12
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b083      	sub	sp, #12
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004d04:	bf00      	nop
 8004d06:	370c      	adds	r7, #12
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr

08004d10 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004d18:	bf00      	nop
 8004d1a:	370c      	adds	r7, #12
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr

08004d24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	460b      	mov	r3, r1
 8004d2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004d30:	bf00      	nop
 8004d32:	370c      	adds	r7, #12
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr

08004d3c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b086      	sub	sp, #24
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	603b      	str	r3, [r7, #0]
 8004d48:	4613      	mov	r3, r2
 8004d4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d4c:	e03b      	b.n	8004dc6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d4e:	6a3b      	ldr	r3, [r7, #32]
 8004d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d54:	d037      	beq.n	8004dc6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d56:	f7fd fa83 	bl	8002260 <HAL_GetTick>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	1ad3      	subs	r3, r2, r3
 8004d60:	6a3a      	ldr	r2, [r7, #32]
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d302      	bcc.n	8004d6c <UART_WaitOnFlagUntilTimeout+0x30>
 8004d66:	6a3b      	ldr	r3, [r7, #32]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d101      	bne.n	8004d70 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	e03a      	b.n	8004de6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	68db      	ldr	r3, [r3, #12]
 8004d76:	f003 0304 	and.w	r3, r3, #4
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d023      	beq.n	8004dc6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	2b80      	cmp	r3, #128	@ 0x80
 8004d82:	d020      	beq.n	8004dc6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	2b40      	cmp	r3, #64	@ 0x40
 8004d88:	d01d      	beq.n	8004dc6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0308 	and.w	r3, r3, #8
 8004d94:	2b08      	cmp	r3, #8
 8004d96:	d116      	bne.n	8004dc6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004d98:	2300      	movs	r3, #0
 8004d9a:	617b      	str	r3, [r7, #20]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	617b      	str	r3, [r7, #20]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	617b      	str	r3, [r7, #20]
 8004dac:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004dae:	68f8      	ldr	r0, [r7, #12]
 8004db0:	f000 f81d 	bl	8004dee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2208      	movs	r2, #8
 8004db8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e00f      	b.n	8004de6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	4013      	ands	r3, r2
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	bf0c      	ite	eq
 8004dd6:	2301      	moveq	r3, #1
 8004dd8:	2300      	movne	r3, #0
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	461a      	mov	r2, r3
 8004dde:	79fb      	ldrb	r3, [r7, #7]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d0b4      	beq.n	8004d4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3718      	adds	r7, #24
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}

08004dee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004dee:	b480      	push	{r7}
 8004df0:	b095      	sub	sp, #84	@ 0x54
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	330c      	adds	r3, #12
 8004dfc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e00:	e853 3f00 	ldrex	r3, [r3]
 8004e04:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	330c      	adds	r3, #12
 8004e14:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e16:	643a      	str	r2, [r7, #64]	@ 0x40
 8004e18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e1a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e1e:	e841 2300 	strex	r3, r2, [r1]
 8004e22:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d1e5      	bne.n	8004df6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	3314      	adds	r3, #20
 8004e30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e32:	6a3b      	ldr	r3, [r7, #32]
 8004e34:	e853 3f00 	ldrex	r3, [r3]
 8004e38:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	f023 0301 	bic.w	r3, r3, #1
 8004e40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	3314      	adds	r3, #20
 8004e48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e52:	e841 2300 	strex	r3, r2, [r1]
 8004e56:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d1e5      	bne.n	8004e2a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d119      	bne.n	8004e9a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	330c      	adds	r3, #12
 8004e6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	e853 3f00 	ldrex	r3, [r3]
 8004e74:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	f023 0310 	bic.w	r3, r3, #16
 8004e7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	330c      	adds	r3, #12
 8004e84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e86:	61ba      	str	r2, [r7, #24]
 8004e88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e8a:	6979      	ldr	r1, [r7, #20]
 8004e8c:	69ba      	ldr	r2, [r7, #24]
 8004e8e:	e841 2300 	strex	r3, r2, [r1]
 8004e92:	613b      	str	r3, [r7, #16]
   return(result);
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d1e5      	bne.n	8004e66 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2220      	movs	r2, #32
 8004e9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004ea8:	bf00      	nop
 8004eaa:	3754      	adds	r7, #84	@ 0x54
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr

08004eb4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b084      	sub	sp, #16
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f7ff ff21 	bl	8004d10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ece:	bf00      	nop
 8004ed0:	3710      	adds	r7, #16
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004ed6:	b480      	push	{r7}
 8004ed8:	b085      	sub	sp, #20
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	2b21      	cmp	r3, #33	@ 0x21
 8004ee8:	d13e      	bne.n	8004f68 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ef2:	d114      	bne.n	8004f1e <UART_Transmit_IT+0x48>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	691b      	ldr	r3, [r3, #16]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d110      	bne.n	8004f1e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6a1b      	ldr	r3, [r3, #32]
 8004f00:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	881b      	ldrh	r3, [r3, #0]
 8004f06:	461a      	mov	r2, r3
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f10:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	1c9a      	adds	r2, r3, #2
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	621a      	str	r2, [r3, #32]
 8004f1c:	e008      	b.n	8004f30 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6a1b      	ldr	r3, [r3, #32]
 8004f22:	1c59      	adds	r1, r3, #1
 8004f24:	687a      	ldr	r2, [r7, #4]
 8004f26:	6211      	str	r1, [r2, #32]
 8004f28:	781a      	ldrb	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f34:	b29b      	uxth	r3, r3
 8004f36:	3b01      	subs	r3, #1
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	4619      	mov	r1, r3
 8004f3e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d10f      	bne.n	8004f64 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68da      	ldr	r2, [r3, #12]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f52:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68da      	ldr	r2, [r3, #12]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f62:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f64:	2300      	movs	r3, #0
 8004f66:	e000      	b.n	8004f6a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004f68:	2302      	movs	r3, #2
  }
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3714      	adds	r7, #20
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr

08004f76 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f76:	b580      	push	{r7, lr}
 8004f78:	b082      	sub	sp, #8
 8004f7a:	af00      	add	r7, sp, #0
 8004f7c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68da      	ldr	r2, [r3, #12]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f8c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2220      	movs	r2, #32
 8004f92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f7ff fea6 	bl	8004ce8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3708      	adds	r7, #8
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}

08004fa6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004fa6:	b580      	push	{r7, lr}
 8004fa8:	b08c      	sub	sp, #48	@ 0x30
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b22      	cmp	r3, #34	@ 0x22
 8004fc0:	f040 80aa 	bne.w	8005118 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fcc:	d115      	bne.n	8004ffa <UART_Receive_IT+0x54>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	691b      	ldr	r3, [r3, #16]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d111      	bne.n	8004ffa <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fda:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fe8:	b29a      	uxth	r2, r3
 8004fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ff2:	1c9a      	adds	r2, r3, #2
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ff8:	e024      	b.n	8005044 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005008:	d007      	beq.n	800501a <UART_Receive_IT+0x74>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d10a      	bne.n	8005028 <UART_Receive_IT+0x82>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	691b      	ldr	r3, [r3, #16]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d106      	bne.n	8005028 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	b2da      	uxtb	r2, r3
 8005022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005024:	701a      	strb	r2, [r3, #0]
 8005026:	e008      	b.n	800503a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	b2db      	uxtb	r3, r3
 8005030:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005034:	b2da      	uxtb	r2, r3
 8005036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005038:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800503e:	1c5a      	adds	r2, r3, #1
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005048:	b29b      	uxth	r3, r3
 800504a:	3b01      	subs	r3, #1
 800504c:	b29b      	uxth	r3, r3
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	4619      	mov	r1, r3
 8005052:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005054:	2b00      	cmp	r3, #0
 8005056:	d15d      	bne.n	8005114 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	68da      	ldr	r2, [r3, #12]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f022 0220 	bic.w	r2, r2, #32
 8005066:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	68da      	ldr	r2, [r3, #12]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005076:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	695a      	ldr	r2, [r3, #20]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f022 0201 	bic.w	r2, r2, #1
 8005086:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2220      	movs	r2, #32
 800508c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2200      	movs	r2, #0
 8005094:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800509a:	2b01      	cmp	r3, #1
 800509c:	d135      	bne.n	800510a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	330c      	adds	r3, #12
 80050aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	e853 3f00 	ldrex	r3, [r3]
 80050b2:	613b      	str	r3, [r7, #16]
   return(result);
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	f023 0310 	bic.w	r3, r3, #16
 80050ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	330c      	adds	r3, #12
 80050c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050c4:	623a      	str	r2, [r7, #32]
 80050c6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c8:	69f9      	ldr	r1, [r7, #28]
 80050ca:	6a3a      	ldr	r2, [r7, #32]
 80050cc:	e841 2300 	strex	r3, r2, [r1]
 80050d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d1e5      	bne.n	80050a4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0310 	and.w	r3, r3, #16
 80050e2:	2b10      	cmp	r3, #16
 80050e4:	d10a      	bne.n	80050fc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050e6:	2300      	movs	r3, #0
 80050e8:	60fb      	str	r3, [r7, #12]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	60fb      	str	r3, [r7, #12]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	60fb      	str	r3, [r7, #12]
 80050fa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005100:	4619      	mov	r1, r3
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f7ff fe0e 	bl	8004d24 <HAL_UARTEx_RxEventCallback>
 8005108:	e002      	b.n	8005110 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f7ff fdf6 	bl	8004cfc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005110:	2300      	movs	r3, #0
 8005112:	e002      	b.n	800511a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005114:	2300      	movs	r3, #0
 8005116:	e000      	b.n	800511a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005118:	2302      	movs	r3, #2
  }
}
 800511a:	4618      	mov	r0, r3
 800511c:	3730      	adds	r7, #48	@ 0x30
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
	...

08005124 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005124:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005128:	b0c0      	sub	sp, #256	@ 0x100
 800512a:	af00      	add	r7, sp, #0
 800512c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	691b      	ldr	r3, [r3, #16]
 8005138:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800513c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005140:	68d9      	ldr	r1, [r3, #12]
 8005142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	ea40 0301 	orr.w	r3, r0, r1
 800514c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800514e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005152:	689a      	ldr	r2, [r3, #8]
 8005154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005158:	691b      	ldr	r3, [r3, #16]
 800515a:	431a      	orrs	r2, r3
 800515c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	431a      	orrs	r2, r3
 8005164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005168:	69db      	ldr	r3, [r3, #28]
 800516a:	4313      	orrs	r3, r2
 800516c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800517c:	f021 010c 	bic.w	r1, r1, #12
 8005180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800518a:	430b      	orrs	r3, r1
 800518c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800518e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	695b      	ldr	r3, [r3, #20]
 8005196:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800519a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800519e:	6999      	ldr	r1, [r3, #24]
 80051a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	ea40 0301 	orr.w	r3, r0, r1
 80051aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80051ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	4b8f      	ldr	r3, [pc, #572]	@ (80053f0 <UART_SetConfig+0x2cc>)
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d005      	beq.n	80051c4 <UART_SetConfig+0xa0>
 80051b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	4b8d      	ldr	r3, [pc, #564]	@ (80053f4 <UART_SetConfig+0x2d0>)
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d104      	bne.n	80051ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80051c4:	f7fe f81a 	bl	80031fc <HAL_RCC_GetPCLK2Freq>
 80051c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80051cc:	e003      	b.n	80051d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80051ce:	f7fe f801 	bl	80031d4 <HAL_RCC_GetPCLK1Freq>
 80051d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051da:	69db      	ldr	r3, [r3, #28]
 80051dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051e0:	f040 810c 	bne.w	80053fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80051e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051e8:	2200      	movs	r2, #0
 80051ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80051ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80051f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80051f6:	4622      	mov	r2, r4
 80051f8:	462b      	mov	r3, r5
 80051fa:	1891      	adds	r1, r2, r2
 80051fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80051fe:	415b      	adcs	r3, r3
 8005200:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005202:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005206:	4621      	mov	r1, r4
 8005208:	eb12 0801 	adds.w	r8, r2, r1
 800520c:	4629      	mov	r1, r5
 800520e:	eb43 0901 	adc.w	r9, r3, r1
 8005212:	f04f 0200 	mov.w	r2, #0
 8005216:	f04f 0300 	mov.w	r3, #0
 800521a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800521e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005222:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005226:	4690      	mov	r8, r2
 8005228:	4699      	mov	r9, r3
 800522a:	4623      	mov	r3, r4
 800522c:	eb18 0303 	adds.w	r3, r8, r3
 8005230:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005234:	462b      	mov	r3, r5
 8005236:	eb49 0303 	adc.w	r3, r9, r3
 800523a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800523e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800524a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800524e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005252:	460b      	mov	r3, r1
 8005254:	18db      	adds	r3, r3, r3
 8005256:	653b      	str	r3, [r7, #80]	@ 0x50
 8005258:	4613      	mov	r3, r2
 800525a:	eb42 0303 	adc.w	r3, r2, r3
 800525e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005260:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005264:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005268:	f7fb f802 	bl	8000270 <__aeabi_uldivmod>
 800526c:	4602      	mov	r2, r0
 800526e:	460b      	mov	r3, r1
 8005270:	4b61      	ldr	r3, [pc, #388]	@ (80053f8 <UART_SetConfig+0x2d4>)
 8005272:	fba3 2302 	umull	r2, r3, r3, r2
 8005276:	095b      	lsrs	r3, r3, #5
 8005278:	011c      	lsls	r4, r3, #4
 800527a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800527e:	2200      	movs	r2, #0
 8005280:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005284:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005288:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800528c:	4642      	mov	r2, r8
 800528e:	464b      	mov	r3, r9
 8005290:	1891      	adds	r1, r2, r2
 8005292:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005294:	415b      	adcs	r3, r3
 8005296:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005298:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800529c:	4641      	mov	r1, r8
 800529e:	eb12 0a01 	adds.w	sl, r2, r1
 80052a2:	4649      	mov	r1, r9
 80052a4:	eb43 0b01 	adc.w	fp, r3, r1
 80052a8:	f04f 0200 	mov.w	r2, #0
 80052ac:	f04f 0300 	mov.w	r3, #0
 80052b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80052b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80052b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80052bc:	4692      	mov	sl, r2
 80052be:	469b      	mov	fp, r3
 80052c0:	4643      	mov	r3, r8
 80052c2:	eb1a 0303 	adds.w	r3, sl, r3
 80052c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80052ca:	464b      	mov	r3, r9
 80052cc:	eb4b 0303 	adc.w	r3, fp, r3
 80052d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80052d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	2200      	movs	r2, #0
 80052dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80052e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80052e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80052e8:	460b      	mov	r3, r1
 80052ea:	18db      	adds	r3, r3, r3
 80052ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80052ee:	4613      	mov	r3, r2
 80052f0:	eb42 0303 	adc.w	r3, r2, r3
 80052f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80052f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80052fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80052fe:	f7fa ffb7 	bl	8000270 <__aeabi_uldivmod>
 8005302:	4602      	mov	r2, r0
 8005304:	460b      	mov	r3, r1
 8005306:	4611      	mov	r1, r2
 8005308:	4b3b      	ldr	r3, [pc, #236]	@ (80053f8 <UART_SetConfig+0x2d4>)
 800530a:	fba3 2301 	umull	r2, r3, r3, r1
 800530e:	095b      	lsrs	r3, r3, #5
 8005310:	2264      	movs	r2, #100	@ 0x64
 8005312:	fb02 f303 	mul.w	r3, r2, r3
 8005316:	1acb      	subs	r3, r1, r3
 8005318:	00db      	lsls	r3, r3, #3
 800531a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800531e:	4b36      	ldr	r3, [pc, #216]	@ (80053f8 <UART_SetConfig+0x2d4>)
 8005320:	fba3 2302 	umull	r2, r3, r3, r2
 8005324:	095b      	lsrs	r3, r3, #5
 8005326:	005b      	lsls	r3, r3, #1
 8005328:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800532c:	441c      	add	r4, r3
 800532e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005332:	2200      	movs	r2, #0
 8005334:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005338:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800533c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005340:	4642      	mov	r2, r8
 8005342:	464b      	mov	r3, r9
 8005344:	1891      	adds	r1, r2, r2
 8005346:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005348:	415b      	adcs	r3, r3
 800534a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800534c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005350:	4641      	mov	r1, r8
 8005352:	1851      	adds	r1, r2, r1
 8005354:	6339      	str	r1, [r7, #48]	@ 0x30
 8005356:	4649      	mov	r1, r9
 8005358:	414b      	adcs	r3, r1
 800535a:	637b      	str	r3, [r7, #52]	@ 0x34
 800535c:	f04f 0200 	mov.w	r2, #0
 8005360:	f04f 0300 	mov.w	r3, #0
 8005364:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005368:	4659      	mov	r1, fp
 800536a:	00cb      	lsls	r3, r1, #3
 800536c:	4651      	mov	r1, sl
 800536e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005372:	4651      	mov	r1, sl
 8005374:	00ca      	lsls	r2, r1, #3
 8005376:	4610      	mov	r0, r2
 8005378:	4619      	mov	r1, r3
 800537a:	4603      	mov	r3, r0
 800537c:	4642      	mov	r2, r8
 800537e:	189b      	adds	r3, r3, r2
 8005380:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005384:	464b      	mov	r3, r9
 8005386:	460a      	mov	r2, r1
 8005388:	eb42 0303 	adc.w	r3, r2, r3
 800538c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800539c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80053a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80053a4:	460b      	mov	r3, r1
 80053a6:	18db      	adds	r3, r3, r3
 80053a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053aa:	4613      	mov	r3, r2
 80053ac:	eb42 0303 	adc.w	r3, r2, r3
 80053b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80053b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80053ba:	f7fa ff59 	bl	8000270 <__aeabi_uldivmod>
 80053be:	4602      	mov	r2, r0
 80053c0:	460b      	mov	r3, r1
 80053c2:	4b0d      	ldr	r3, [pc, #52]	@ (80053f8 <UART_SetConfig+0x2d4>)
 80053c4:	fba3 1302 	umull	r1, r3, r3, r2
 80053c8:	095b      	lsrs	r3, r3, #5
 80053ca:	2164      	movs	r1, #100	@ 0x64
 80053cc:	fb01 f303 	mul.w	r3, r1, r3
 80053d0:	1ad3      	subs	r3, r2, r3
 80053d2:	00db      	lsls	r3, r3, #3
 80053d4:	3332      	adds	r3, #50	@ 0x32
 80053d6:	4a08      	ldr	r2, [pc, #32]	@ (80053f8 <UART_SetConfig+0x2d4>)
 80053d8:	fba2 2303 	umull	r2, r3, r2, r3
 80053dc:	095b      	lsrs	r3, r3, #5
 80053de:	f003 0207 	and.w	r2, r3, #7
 80053e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4422      	add	r2, r4
 80053ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80053ec:	e106      	b.n	80055fc <UART_SetConfig+0x4d8>
 80053ee:	bf00      	nop
 80053f0:	40011000 	.word	0x40011000
 80053f4:	40011400 	.word	0x40011400
 80053f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005400:	2200      	movs	r2, #0
 8005402:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005406:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800540a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800540e:	4642      	mov	r2, r8
 8005410:	464b      	mov	r3, r9
 8005412:	1891      	adds	r1, r2, r2
 8005414:	6239      	str	r1, [r7, #32]
 8005416:	415b      	adcs	r3, r3
 8005418:	627b      	str	r3, [r7, #36]	@ 0x24
 800541a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800541e:	4641      	mov	r1, r8
 8005420:	1854      	adds	r4, r2, r1
 8005422:	4649      	mov	r1, r9
 8005424:	eb43 0501 	adc.w	r5, r3, r1
 8005428:	f04f 0200 	mov.w	r2, #0
 800542c:	f04f 0300 	mov.w	r3, #0
 8005430:	00eb      	lsls	r3, r5, #3
 8005432:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005436:	00e2      	lsls	r2, r4, #3
 8005438:	4614      	mov	r4, r2
 800543a:	461d      	mov	r5, r3
 800543c:	4643      	mov	r3, r8
 800543e:	18e3      	adds	r3, r4, r3
 8005440:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005444:	464b      	mov	r3, r9
 8005446:	eb45 0303 	adc.w	r3, r5, r3
 800544a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800544e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800545a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800545e:	f04f 0200 	mov.w	r2, #0
 8005462:	f04f 0300 	mov.w	r3, #0
 8005466:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800546a:	4629      	mov	r1, r5
 800546c:	008b      	lsls	r3, r1, #2
 800546e:	4621      	mov	r1, r4
 8005470:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005474:	4621      	mov	r1, r4
 8005476:	008a      	lsls	r2, r1, #2
 8005478:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800547c:	f7fa fef8 	bl	8000270 <__aeabi_uldivmod>
 8005480:	4602      	mov	r2, r0
 8005482:	460b      	mov	r3, r1
 8005484:	4b60      	ldr	r3, [pc, #384]	@ (8005608 <UART_SetConfig+0x4e4>)
 8005486:	fba3 2302 	umull	r2, r3, r3, r2
 800548a:	095b      	lsrs	r3, r3, #5
 800548c:	011c      	lsls	r4, r3, #4
 800548e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005492:	2200      	movs	r2, #0
 8005494:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005498:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800549c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80054a0:	4642      	mov	r2, r8
 80054a2:	464b      	mov	r3, r9
 80054a4:	1891      	adds	r1, r2, r2
 80054a6:	61b9      	str	r1, [r7, #24]
 80054a8:	415b      	adcs	r3, r3
 80054aa:	61fb      	str	r3, [r7, #28]
 80054ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054b0:	4641      	mov	r1, r8
 80054b2:	1851      	adds	r1, r2, r1
 80054b4:	6139      	str	r1, [r7, #16]
 80054b6:	4649      	mov	r1, r9
 80054b8:	414b      	adcs	r3, r1
 80054ba:	617b      	str	r3, [r7, #20]
 80054bc:	f04f 0200 	mov.w	r2, #0
 80054c0:	f04f 0300 	mov.w	r3, #0
 80054c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80054c8:	4659      	mov	r1, fp
 80054ca:	00cb      	lsls	r3, r1, #3
 80054cc:	4651      	mov	r1, sl
 80054ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054d2:	4651      	mov	r1, sl
 80054d4:	00ca      	lsls	r2, r1, #3
 80054d6:	4610      	mov	r0, r2
 80054d8:	4619      	mov	r1, r3
 80054da:	4603      	mov	r3, r0
 80054dc:	4642      	mov	r2, r8
 80054de:	189b      	adds	r3, r3, r2
 80054e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80054e4:	464b      	mov	r3, r9
 80054e6:	460a      	mov	r2, r1
 80054e8:	eb42 0303 	adc.w	r3, r2, r3
 80054ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80054f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80054fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80054fc:	f04f 0200 	mov.w	r2, #0
 8005500:	f04f 0300 	mov.w	r3, #0
 8005504:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005508:	4649      	mov	r1, r9
 800550a:	008b      	lsls	r3, r1, #2
 800550c:	4641      	mov	r1, r8
 800550e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005512:	4641      	mov	r1, r8
 8005514:	008a      	lsls	r2, r1, #2
 8005516:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800551a:	f7fa fea9 	bl	8000270 <__aeabi_uldivmod>
 800551e:	4602      	mov	r2, r0
 8005520:	460b      	mov	r3, r1
 8005522:	4611      	mov	r1, r2
 8005524:	4b38      	ldr	r3, [pc, #224]	@ (8005608 <UART_SetConfig+0x4e4>)
 8005526:	fba3 2301 	umull	r2, r3, r3, r1
 800552a:	095b      	lsrs	r3, r3, #5
 800552c:	2264      	movs	r2, #100	@ 0x64
 800552e:	fb02 f303 	mul.w	r3, r2, r3
 8005532:	1acb      	subs	r3, r1, r3
 8005534:	011b      	lsls	r3, r3, #4
 8005536:	3332      	adds	r3, #50	@ 0x32
 8005538:	4a33      	ldr	r2, [pc, #204]	@ (8005608 <UART_SetConfig+0x4e4>)
 800553a:	fba2 2303 	umull	r2, r3, r2, r3
 800553e:	095b      	lsrs	r3, r3, #5
 8005540:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005544:	441c      	add	r4, r3
 8005546:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800554a:	2200      	movs	r2, #0
 800554c:	673b      	str	r3, [r7, #112]	@ 0x70
 800554e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005550:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005554:	4642      	mov	r2, r8
 8005556:	464b      	mov	r3, r9
 8005558:	1891      	adds	r1, r2, r2
 800555a:	60b9      	str	r1, [r7, #8]
 800555c:	415b      	adcs	r3, r3
 800555e:	60fb      	str	r3, [r7, #12]
 8005560:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005564:	4641      	mov	r1, r8
 8005566:	1851      	adds	r1, r2, r1
 8005568:	6039      	str	r1, [r7, #0]
 800556a:	4649      	mov	r1, r9
 800556c:	414b      	adcs	r3, r1
 800556e:	607b      	str	r3, [r7, #4]
 8005570:	f04f 0200 	mov.w	r2, #0
 8005574:	f04f 0300 	mov.w	r3, #0
 8005578:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800557c:	4659      	mov	r1, fp
 800557e:	00cb      	lsls	r3, r1, #3
 8005580:	4651      	mov	r1, sl
 8005582:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005586:	4651      	mov	r1, sl
 8005588:	00ca      	lsls	r2, r1, #3
 800558a:	4610      	mov	r0, r2
 800558c:	4619      	mov	r1, r3
 800558e:	4603      	mov	r3, r0
 8005590:	4642      	mov	r2, r8
 8005592:	189b      	adds	r3, r3, r2
 8005594:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005596:	464b      	mov	r3, r9
 8005598:	460a      	mov	r2, r1
 800559a:	eb42 0303 	adc.w	r3, r2, r3
 800559e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80055a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	2200      	movs	r2, #0
 80055a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80055aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80055ac:	f04f 0200 	mov.w	r2, #0
 80055b0:	f04f 0300 	mov.w	r3, #0
 80055b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80055b8:	4649      	mov	r1, r9
 80055ba:	008b      	lsls	r3, r1, #2
 80055bc:	4641      	mov	r1, r8
 80055be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80055c2:	4641      	mov	r1, r8
 80055c4:	008a      	lsls	r2, r1, #2
 80055c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80055ca:	f7fa fe51 	bl	8000270 <__aeabi_uldivmod>
 80055ce:	4602      	mov	r2, r0
 80055d0:	460b      	mov	r3, r1
 80055d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005608 <UART_SetConfig+0x4e4>)
 80055d4:	fba3 1302 	umull	r1, r3, r3, r2
 80055d8:	095b      	lsrs	r3, r3, #5
 80055da:	2164      	movs	r1, #100	@ 0x64
 80055dc:	fb01 f303 	mul.w	r3, r1, r3
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	011b      	lsls	r3, r3, #4
 80055e4:	3332      	adds	r3, #50	@ 0x32
 80055e6:	4a08      	ldr	r2, [pc, #32]	@ (8005608 <UART_SetConfig+0x4e4>)
 80055e8:	fba2 2303 	umull	r2, r3, r2, r3
 80055ec:	095b      	lsrs	r3, r3, #5
 80055ee:	f003 020f 	and.w	r2, r3, #15
 80055f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4422      	add	r2, r4
 80055fa:	609a      	str	r2, [r3, #8]
}
 80055fc:	bf00      	nop
 80055fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005602:	46bd      	mov	sp, r7
 8005604:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005608:	51eb851f 	.word	0x51eb851f

0800560c <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 800560c:	b480      	push	{r7}
 800560e:	b087      	sub	sp, #28
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005620:	683a      	ldr	r2, [r7, #0]
 8005622:	6812      	ldr	r2, [r2, #0]
 8005624:	f023 0101 	bic.w	r1, r3, #1
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	2b08      	cmp	r3, #8
 8005634:	d102      	bne.n	800563c <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005636:	2340      	movs	r3, #64	@ 0x40
 8005638:	617b      	str	r3, [r7, #20]
 800563a:	e001      	b.n	8005640 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800563c:	2300      	movs	r3, #0
 800563e:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800564c:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8005652:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8005658:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800565e:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8005664:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 800566a:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8005670:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 8005676:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 800567c:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 8005682:	4313      	orrs	r3, r2
 8005684:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	693a      	ldr	r2, [r7, #16]
 800568c:	4313      	orrs	r3, r2
 800568e:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005694:	693a      	ldr	r2, [r7, #16]
 8005696:	4313      	orrs	r3, r2
 8005698:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 800569a:	4b10      	ldr	r3, [pc, #64]	@ (80056dc <FSMC_NORSRAM_Init+0xd0>)
 800569c:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80056a4:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 80056ac:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	43db      	mvns	r3, r3
 80056bc:	ea02 0103 	and.w	r1, r2, r3
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	4319      	orrs	r1, r3
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 80056ce:	2300      	movs	r3, #0
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	371c      	adds	r7, #28
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr
 80056dc:	0008fb7f 	.word	0x0008fb7f

080056e0 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b085      	sub	sp, #20
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 80056f6:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 80056fe:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8005706:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	691b      	ldr	r3, [r3, #16]
 800570c:	3b01      	subs	r3, #1
 800570e:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8005710:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	3b02      	subs	r3, #2
 8005718:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 800571a:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8005726:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif /* FSMC_BCR1_CCLKEN */
  return HAL_OK;
 800572e:	2300      	movs	r3, #0
}
 8005730:	4618      	mov	r0, r3
 8005732:	3714      	adds	r7, #20
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 800573c:	b480      	push	{r7}
 800573e:	b085      	sub	sp, #20
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	607a      	str	r2, [r7, #4]
 8005748:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005750:	d11d      	bne.n	800578e <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800575a:	4b13      	ldr	r3, [pc, #76]	@ (80057a8 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800575c:	4013      	ands	r3, r2
 800575e:	68ba      	ldr	r2, [r7, #8]
 8005760:	6811      	ldr	r1, [r2, #0]
 8005762:	68ba      	ldr	r2, [r7, #8]
 8005764:	6852      	ldr	r2, [r2, #4]
 8005766:	0112      	lsls	r2, r2, #4
 8005768:	4311      	orrs	r1, r2
 800576a:	68ba      	ldr	r2, [r7, #8]
 800576c:	6892      	ldr	r2, [r2, #8]
 800576e:	0212      	lsls	r2, r2, #8
 8005770:	4311      	orrs	r1, r2
 8005772:	68ba      	ldr	r2, [r7, #8]
 8005774:	6992      	ldr	r2, [r2, #24]
 8005776:	4311      	orrs	r1, r2
 8005778:	68ba      	ldr	r2, [r7, #8]
 800577a:	68d2      	ldr	r2, [r2, #12]
 800577c:	0412      	lsls	r2, r2, #16
 800577e:	430a      	orrs	r2, r1
 8005780:	ea43 0102 	orr.w	r1, r3, r2
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800578c:	e005      	b.n	800579a <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	687a      	ldr	r2, [r7, #4]
 8005792:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8005796:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800579a:	2300      	movs	r3, #0
}
 800579c:	4618      	mov	r0, r3
 800579e:	3714      	adds	r7, #20
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr
 80057a8:	cff00000 	.word	0xcff00000

080057ac <siprintf>:
 80057ac:	b40e      	push	{r1, r2, r3}
 80057ae:	b510      	push	{r4, lr}
 80057b0:	b09d      	sub	sp, #116	@ 0x74
 80057b2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80057b4:	9002      	str	r0, [sp, #8]
 80057b6:	9006      	str	r0, [sp, #24]
 80057b8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80057bc:	480a      	ldr	r0, [pc, #40]	@ (80057e8 <siprintf+0x3c>)
 80057be:	9107      	str	r1, [sp, #28]
 80057c0:	9104      	str	r1, [sp, #16]
 80057c2:	490a      	ldr	r1, [pc, #40]	@ (80057ec <siprintf+0x40>)
 80057c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80057c8:	9105      	str	r1, [sp, #20]
 80057ca:	2400      	movs	r4, #0
 80057cc:	a902      	add	r1, sp, #8
 80057ce:	6800      	ldr	r0, [r0, #0]
 80057d0:	9301      	str	r3, [sp, #4]
 80057d2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80057d4:	f000 f994 	bl	8005b00 <_svfiprintf_r>
 80057d8:	9b02      	ldr	r3, [sp, #8]
 80057da:	701c      	strb	r4, [r3, #0]
 80057dc:	b01d      	add	sp, #116	@ 0x74
 80057de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057e2:	b003      	add	sp, #12
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	20000010 	.word	0x20000010
 80057ec:	ffff0208 	.word	0xffff0208

080057f0 <memset>:
 80057f0:	4402      	add	r2, r0
 80057f2:	4603      	mov	r3, r0
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d100      	bne.n	80057fa <memset+0xa>
 80057f8:	4770      	bx	lr
 80057fa:	f803 1b01 	strb.w	r1, [r3], #1
 80057fe:	e7f9      	b.n	80057f4 <memset+0x4>

08005800 <__errno>:
 8005800:	4b01      	ldr	r3, [pc, #4]	@ (8005808 <__errno+0x8>)
 8005802:	6818      	ldr	r0, [r3, #0]
 8005804:	4770      	bx	lr
 8005806:	bf00      	nop
 8005808:	20000010 	.word	0x20000010

0800580c <__libc_init_array>:
 800580c:	b570      	push	{r4, r5, r6, lr}
 800580e:	4d0d      	ldr	r5, [pc, #52]	@ (8005844 <__libc_init_array+0x38>)
 8005810:	4c0d      	ldr	r4, [pc, #52]	@ (8005848 <__libc_init_array+0x3c>)
 8005812:	1b64      	subs	r4, r4, r5
 8005814:	10a4      	asrs	r4, r4, #2
 8005816:	2600      	movs	r6, #0
 8005818:	42a6      	cmp	r6, r4
 800581a:	d109      	bne.n	8005830 <__libc_init_array+0x24>
 800581c:	4d0b      	ldr	r5, [pc, #44]	@ (800584c <__libc_init_array+0x40>)
 800581e:	4c0c      	ldr	r4, [pc, #48]	@ (8005850 <__libc_init_array+0x44>)
 8005820:	f000 fc64 	bl	80060ec <_init>
 8005824:	1b64      	subs	r4, r4, r5
 8005826:	10a4      	asrs	r4, r4, #2
 8005828:	2600      	movs	r6, #0
 800582a:	42a6      	cmp	r6, r4
 800582c:	d105      	bne.n	800583a <__libc_init_array+0x2e>
 800582e:	bd70      	pop	{r4, r5, r6, pc}
 8005830:	f855 3b04 	ldr.w	r3, [r5], #4
 8005834:	4798      	blx	r3
 8005836:	3601      	adds	r6, #1
 8005838:	e7ee      	b.n	8005818 <__libc_init_array+0xc>
 800583a:	f855 3b04 	ldr.w	r3, [r5], #4
 800583e:	4798      	blx	r3
 8005840:	3601      	adds	r6, #1
 8005842:	e7f2      	b.n	800582a <__libc_init_array+0x1e>
 8005844:	080095fc 	.word	0x080095fc
 8005848:	080095fc 	.word	0x080095fc
 800584c:	080095fc 	.word	0x080095fc
 8005850:	08009600 	.word	0x08009600

08005854 <__retarget_lock_acquire_recursive>:
 8005854:	4770      	bx	lr

08005856 <__retarget_lock_release_recursive>:
 8005856:	4770      	bx	lr

08005858 <_free_r>:
 8005858:	b538      	push	{r3, r4, r5, lr}
 800585a:	4605      	mov	r5, r0
 800585c:	2900      	cmp	r1, #0
 800585e:	d041      	beq.n	80058e4 <_free_r+0x8c>
 8005860:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005864:	1f0c      	subs	r4, r1, #4
 8005866:	2b00      	cmp	r3, #0
 8005868:	bfb8      	it	lt
 800586a:	18e4      	addlt	r4, r4, r3
 800586c:	f000 f8e0 	bl	8005a30 <__malloc_lock>
 8005870:	4a1d      	ldr	r2, [pc, #116]	@ (80058e8 <_free_r+0x90>)
 8005872:	6813      	ldr	r3, [r2, #0]
 8005874:	b933      	cbnz	r3, 8005884 <_free_r+0x2c>
 8005876:	6063      	str	r3, [r4, #4]
 8005878:	6014      	str	r4, [r2, #0]
 800587a:	4628      	mov	r0, r5
 800587c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005880:	f000 b8dc 	b.w	8005a3c <__malloc_unlock>
 8005884:	42a3      	cmp	r3, r4
 8005886:	d908      	bls.n	800589a <_free_r+0x42>
 8005888:	6820      	ldr	r0, [r4, #0]
 800588a:	1821      	adds	r1, r4, r0
 800588c:	428b      	cmp	r3, r1
 800588e:	bf01      	itttt	eq
 8005890:	6819      	ldreq	r1, [r3, #0]
 8005892:	685b      	ldreq	r3, [r3, #4]
 8005894:	1809      	addeq	r1, r1, r0
 8005896:	6021      	streq	r1, [r4, #0]
 8005898:	e7ed      	b.n	8005876 <_free_r+0x1e>
 800589a:	461a      	mov	r2, r3
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	b10b      	cbz	r3, 80058a4 <_free_r+0x4c>
 80058a0:	42a3      	cmp	r3, r4
 80058a2:	d9fa      	bls.n	800589a <_free_r+0x42>
 80058a4:	6811      	ldr	r1, [r2, #0]
 80058a6:	1850      	adds	r0, r2, r1
 80058a8:	42a0      	cmp	r0, r4
 80058aa:	d10b      	bne.n	80058c4 <_free_r+0x6c>
 80058ac:	6820      	ldr	r0, [r4, #0]
 80058ae:	4401      	add	r1, r0
 80058b0:	1850      	adds	r0, r2, r1
 80058b2:	4283      	cmp	r3, r0
 80058b4:	6011      	str	r1, [r2, #0]
 80058b6:	d1e0      	bne.n	800587a <_free_r+0x22>
 80058b8:	6818      	ldr	r0, [r3, #0]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	6053      	str	r3, [r2, #4]
 80058be:	4408      	add	r0, r1
 80058c0:	6010      	str	r0, [r2, #0]
 80058c2:	e7da      	b.n	800587a <_free_r+0x22>
 80058c4:	d902      	bls.n	80058cc <_free_r+0x74>
 80058c6:	230c      	movs	r3, #12
 80058c8:	602b      	str	r3, [r5, #0]
 80058ca:	e7d6      	b.n	800587a <_free_r+0x22>
 80058cc:	6820      	ldr	r0, [r4, #0]
 80058ce:	1821      	adds	r1, r4, r0
 80058d0:	428b      	cmp	r3, r1
 80058d2:	bf04      	itt	eq
 80058d4:	6819      	ldreq	r1, [r3, #0]
 80058d6:	685b      	ldreq	r3, [r3, #4]
 80058d8:	6063      	str	r3, [r4, #4]
 80058da:	bf04      	itt	eq
 80058dc:	1809      	addeq	r1, r1, r0
 80058de:	6021      	streq	r1, [r4, #0]
 80058e0:	6054      	str	r4, [r2, #4]
 80058e2:	e7ca      	b.n	800587a <_free_r+0x22>
 80058e4:	bd38      	pop	{r3, r4, r5, pc}
 80058e6:	bf00      	nop
 80058e8:	20000378 	.word	0x20000378

080058ec <sbrk_aligned>:
 80058ec:	b570      	push	{r4, r5, r6, lr}
 80058ee:	4e0f      	ldr	r6, [pc, #60]	@ (800592c <sbrk_aligned+0x40>)
 80058f0:	460c      	mov	r4, r1
 80058f2:	6831      	ldr	r1, [r6, #0]
 80058f4:	4605      	mov	r5, r0
 80058f6:	b911      	cbnz	r1, 80058fe <sbrk_aligned+0x12>
 80058f8:	f000 fba4 	bl	8006044 <_sbrk_r>
 80058fc:	6030      	str	r0, [r6, #0]
 80058fe:	4621      	mov	r1, r4
 8005900:	4628      	mov	r0, r5
 8005902:	f000 fb9f 	bl	8006044 <_sbrk_r>
 8005906:	1c43      	adds	r3, r0, #1
 8005908:	d103      	bne.n	8005912 <sbrk_aligned+0x26>
 800590a:	f04f 34ff 	mov.w	r4, #4294967295
 800590e:	4620      	mov	r0, r4
 8005910:	bd70      	pop	{r4, r5, r6, pc}
 8005912:	1cc4      	adds	r4, r0, #3
 8005914:	f024 0403 	bic.w	r4, r4, #3
 8005918:	42a0      	cmp	r0, r4
 800591a:	d0f8      	beq.n	800590e <sbrk_aligned+0x22>
 800591c:	1a21      	subs	r1, r4, r0
 800591e:	4628      	mov	r0, r5
 8005920:	f000 fb90 	bl	8006044 <_sbrk_r>
 8005924:	3001      	adds	r0, #1
 8005926:	d1f2      	bne.n	800590e <sbrk_aligned+0x22>
 8005928:	e7ef      	b.n	800590a <sbrk_aligned+0x1e>
 800592a:	bf00      	nop
 800592c:	20000374 	.word	0x20000374

08005930 <_malloc_r>:
 8005930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005934:	1ccd      	adds	r5, r1, #3
 8005936:	f025 0503 	bic.w	r5, r5, #3
 800593a:	3508      	adds	r5, #8
 800593c:	2d0c      	cmp	r5, #12
 800593e:	bf38      	it	cc
 8005940:	250c      	movcc	r5, #12
 8005942:	2d00      	cmp	r5, #0
 8005944:	4606      	mov	r6, r0
 8005946:	db01      	blt.n	800594c <_malloc_r+0x1c>
 8005948:	42a9      	cmp	r1, r5
 800594a:	d904      	bls.n	8005956 <_malloc_r+0x26>
 800594c:	230c      	movs	r3, #12
 800594e:	6033      	str	r3, [r6, #0]
 8005950:	2000      	movs	r0, #0
 8005952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005956:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005a2c <_malloc_r+0xfc>
 800595a:	f000 f869 	bl	8005a30 <__malloc_lock>
 800595e:	f8d8 3000 	ldr.w	r3, [r8]
 8005962:	461c      	mov	r4, r3
 8005964:	bb44      	cbnz	r4, 80059b8 <_malloc_r+0x88>
 8005966:	4629      	mov	r1, r5
 8005968:	4630      	mov	r0, r6
 800596a:	f7ff ffbf 	bl	80058ec <sbrk_aligned>
 800596e:	1c43      	adds	r3, r0, #1
 8005970:	4604      	mov	r4, r0
 8005972:	d158      	bne.n	8005a26 <_malloc_r+0xf6>
 8005974:	f8d8 4000 	ldr.w	r4, [r8]
 8005978:	4627      	mov	r7, r4
 800597a:	2f00      	cmp	r7, #0
 800597c:	d143      	bne.n	8005a06 <_malloc_r+0xd6>
 800597e:	2c00      	cmp	r4, #0
 8005980:	d04b      	beq.n	8005a1a <_malloc_r+0xea>
 8005982:	6823      	ldr	r3, [r4, #0]
 8005984:	4639      	mov	r1, r7
 8005986:	4630      	mov	r0, r6
 8005988:	eb04 0903 	add.w	r9, r4, r3
 800598c:	f000 fb5a 	bl	8006044 <_sbrk_r>
 8005990:	4581      	cmp	r9, r0
 8005992:	d142      	bne.n	8005a1a <_malloc_r+0xea>
 8005994:	6821      	ldr	r1, [r4, #0]
 8005996:	1a6d      	subs	r5, r5, r1
 8005998:	4629      	mov	r1, r5
 800599a:	4630      	mov	r0, r6
 800599c:	f7ff ffa6 	bl	80058ec <sbrk_aligned>
 80059a0:	3001      	adds	r0, #1
 80059a2:	d03a      	beq.n	8005a1a <_malloc_r+0xea>
 80059a4:	6823      	ldr	r3, [r4, #0]
 80059a6:	442b      	add	r3, r5
 80059a8:	6023      	str	r3, [r4, #0]
 80059aa:	f8d8 3000 	ldr.w	r3, [r8]
 80059ae:	685a      	ldr	r2, [r3, #4]
 80059b0:	bb62      	cbnz	r2, 8005a0c <_malloc_r+0xdc>
 80059b2:	f8c8 7000 	str.w	r7, [r8]
 80059b6:	e00f      	b.n	80059d8 <_malloc_r+0xa8>
 80059b8:	6822      	ldr	r2, [r4, #0]
 80059ba:	1b52      	subs	r2, r2, r5
 80059bc:	d420      	bmi.n	8005a00 <_malloc_r+0xd0>
 80059be:	2a0b      	cmp	r2, #11
 80059c0:	d917      	bls.n	80059f2 <_malloc_r+0xc2>
 80059c2:	1961      	adds	r1, r4, r5
 80059c4:	42a3      	cmp	r3, r4
 80059c6:	6025      	str	r5, [r4, #0]
 80059c8:	bf18      	it	ne
 80059ca:	6059      	strne	r1, [r3, #4]
 80059cc:	6863      	ldr	r3, [r4, #4]
 80059ce:	bf08      	it	eq
 80059d0:	f8c8 1000 	streq.w	r1, [r8]
 80059d4:	5162      	str	r2, [r4, r5]
 80059d6:	604b      	str	r3, [r1, #4]
 80059d8:	4630      	mov	r0, r6
 80059da:	f000 f82f 	bl	8005a3c <__malloc_unlock>
 80059de:	f104 000b 	add.w	r0, r4, #11
 80059e2:	1d23      	adds	r3, r4, #4
 80059e4:	f020 0007 	bic.w	r0, r0, #7
 80059e8:	1ac2      	subs	r2, r0, r3
 80059ea:	bf1c      	itt	ne
 80059ec:	1a1b      	subne	r3, r3, r0
 80059ee:	50a3      	strne	r3, [r4, r2]
 80059f0:	e7af      	b.n	8005952 <_malloc_r+0x22>
 80059f2:	6862      	ldr	r2, [r4, #4]
 80059f4:	42a3      	cmp	r3, r4
 80059f6:	bf0c      	ite	eq
 80059f8:	f8c8 2000 	streq.w	r2, [r8]
 80059fc:	605a      	strne	r2, [r3, #4]
 80059fe:	e7eb      	b.n	80059d8 <_malloc_r+0xa8>
 8005a00:	4623      	mov	r3, r4
 8005a02:	6864      	ldr	r4, [r4, #4]
 8005a04:	e7ae      	b.n	8005964 <_malloc_r+0x34>
 8005a06:	463c      	mov	r4, r7
 8005a08:	687f      	ldr	r7, [r7, #4]
 8005a0a:	e7b6      	b.n	800597a <_malloc_r+0x4a>
 8005a0c:	461a      	mov	r2, r3
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	42a3      	cmp	r3, r4
 8005a12:	d1fb      	bne.n	8005a0c <_malloc_r+0xdc>
 8005a14:	2300      	movs	r3, #0
 8005a16:	6053      	str	r3, [r2, #4]
 8005a18:	e7de      	b.n	80059d8 <_malloc_r+0xa8>
 8005a1a:	230c      	movs	r3, #12
 8005a1c:	6033      	str	r3, [r6, #0]
 8005a1e:	4630      	mov	r0, r6
 8005a20:	f000 f80c 	bl	8005a3c <__malloc_unlock>
 8005a24:	e794      	b.n	8005950 <_malloc_r+0x20>
 8005a26:	6005      	str	r5, [r0, #0]
 8005a28:	e7d6      	b.n	80059d8 <_malloc_r+0xa8>
 8005a2a:	bf00      	nop
 8005a2c:	20000378 	.word	0x20000378

08005a30 <__malloc_lock>:
 8005a30:	4801      	ldr	r0, [pc, #4]	@ (8005a38 <__malloc_lock+0x8>)
 8005a32:	f7ff bf0f 	b.w	8005854 <__retarget_lock_acquire_recursive>
 8005a36:	bf00      	nop
 8005a38:	20000370 	.word	0x20000370

08005a3c <__malloc_unlock>:
 8005a3c:	4801      	ldr	r0, [pc, #4]	@ (8005a44 <__malloc_unlock+0x8>)
 8005a3e:	f7ff bf0a 	b.w	8005856 <__retarget_lock_release_recursive>
 8005a42:	bf00      	nop
 8005a44:	20000370 	.word	0x20000370

08005a48 <__ssputs_r>:
 8005a48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a4c:	688e      	ldr	r6, [r1, #8]
 8005a4e:	461f      	mov	r7, r3
 8005a50:	42be      	cmp	r6, r7
 8005a52:	680b      	ldr	r3, [r1, #0]
 8005a54:	4682      	mov	sl, r0
 8005a56:	460c      	mov	r4, r1
 8005a58:	4690      	mov	r8, r2
 8005a5a:	d82d      	bhi.n	8005ab8 <__ssputs_r+0x70>
 8005a5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005a60:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005a64:	d026      	beq.n	8005ab4 <__ssputs_r+0x6c>
 8005a66:	6965      	ldr	r5, [r4, #20]
 8005a68:	6909      	ldr	r1, [r1, #16]
 8005a6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005a6e:	eba3 0901 	sub.w	r9, r3, r1
 8005a72:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005a76:	1c7b      	adds	r3, r7, #1
 8005a78:	444b      	add	r3, r9
 8005a7a:	106d      	asrs	r5, r5, #1
 8005a7c:	429d      	cmp	r5, r3
 8005a7e:	bf38      	it	cc
 8005a80:	461d      	movcc	r5, r3
 8005a82:	0553      	lsls	r3, r2, #21
 8005a84:	d527      	bpl.n	8005ad6 <__ssputs_r+0x8e>
 8005a86:	4629      	mov	r1, r5
 8005a88:	f7ff ff52 	bl	8005930 <_malloc_r>
 8005a8c:	4606      	mov	r6, r0
 8005a8e:	b360      	cbz	r0, 8005aea <__ssputs_r+0xa2>
 8005a90:	6921      	ldr	r1, [r4, #16]
 8005a92:	464a      	mov	r2, r9
 8005a94:	f000 fae6 	bl	8006064 <memcpy>
 8005a98:	89a3      	ldrh	r3, [r4, #12]
 8005a9a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005a9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005aa2:	81a3      	strh	r3, [r4, #12]
 8005aa4:	6126      	str	r6, [r4, #16]
 8005aa6:	6165      	str	r5, [r4, #20]
 8005aa8:	444e      	add	r6, r9
 8005aaa:	eba5 0509 	sub.w	r5, r5, r9
 8005aae:	6026      	str	r6, [r4, #0]
 8005ab0:	60a5      	str	r5, [r4, #8]
 8005ab2:	463e      	mov	r6, r7
 8005ab4:	42be      	cmp	r6, r7
 8005ab6:	d900      	bls.n	8005aba <__ssputs_r+0x72>
 8005ab8:	463e      	mov	r6, r7
 8005aba:	6820      	ldr	r0, [r4, #0]
 8005abc:	4632      	mov	r2, r6
 8005abe:	4641      	mov	r1, r8
 8005ac0:	f000 faa6 	bl	8006010 <memmove>
 8005ac4:	68a3      	ldr	r3, [r4, #8]
 8005ac6:	1b9b      	subs	r3, r3, r6
 8005ac8:	60a3      	str	r3, [r4, #8]
 8005aca:	6823      	ldr	r3, [r4, #0]
 8005acc:	4433      	add	r3, r6
 8005ace:	6023      	str	r3, [r4, #0]
 8005ad0:	2000      	movs	r0, #0
 8005ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ad6:	462a      	mov	r2, r5
 8005ad8:	f000 fad2 	bl	8006080 <_realloc_r>
 8005adc:	4606      	mov	r6, r0
 8005ade:	2800      	cmp	r0, #0
 8005ae0:	d1e0      	bne.n	8005aa4 <__ssputs_r+0x5c>
 8005ae2:	6921      	ldr	r1, [r4, #16]
 8005ae4:	4650      	mov	r0, sl
 8005ae6:	f7ff feb7 	bl	8005858 <_free_r>
 8005aea:	230c      	movs	r3, #12
 8005aec:	f8ca 3000 	str.w	r3, [sl]
 8005af0:	89a3      	ldrh	r3, [r4, #12]
 8005af2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005af6:	81a3      	strh	r3, [r4, #12]
 8005af8:	f04f 30ff 	mov.w	r0, #4294967295
 8005afc:	e7e9      	b.n	8005ad2 <__ssputs_r+0x8a>
	...

08005b00 <_svfiprintf_r>:
 8005b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b04:	4698      	mov	r8, r3
 8005b06:	898b      	ldrh	r3, [r1, #12]
 8005b08:	061b      	lsls	r3, r3, #24
 8005b0a:	b09d      	sub	sp, #116	@ 0x74
 8005b0c:	4607      	mov	r7, r0
 8005b0e:	460d      	mov	r5, r1
 8005b10:	4614      	mov	r4, r2
 8005b12:	d510      	bpl.n	8005b36 <_svfiprintf_r+0x36>
 8005b14:	690b      	ldr	r3, [r1, #16]
 8005b16:	b973      	cbnz	r3, 8005b36 <_svfiprintf_r+0x36>
 8005b18:	2140      	movs	r1, #64	@ 0x40
 8005b1a:	f7ff ff09 	bl	8005930 <_malloc_r>
 8005b1e:	6028      	str	r0, [r5, #0]
 8005b20:	6128      	str	r0, [r5, #16]
 8005b22:	b930      	cbnz	r0, 8005b32 <_svfiprintf_r+0x32>
 8005b24:	230c      	movs	r3, #12
 8005b26:	603b      	str	r3, [r7, #0]
 8005b28:	f04f 30ff 	mov.w	r0, #4294967295
 8005b2c:	b01d      	add	sp, #116	@ 0x74
 8005b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b32:	2340      	movs	r3, #64	@ 0x40
 8005b34:	616b      	str	r3, [r5, #20]
 8005b36:	2300      	movs	r3, #0
 8005b38:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b3a:	2320      	movs	r3, #32
 8005b3c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005b40:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b44:	2330      	movs	r3, #48	@ 0x30
 8005b46:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005ce4 <_svfiprintf_r+0x1e4>
 8005b4a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005b4e:	f04f 0901 	mov.w	r9, #1
 8005b52:	4623      	mov	r3, r4
 8005b54:	469a      	mov	sl, r3
 8005b56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b5a:	b10a      	cbz	r2, 8005b60 <_svfiprintf_r+0x60>
 8005b5c:	2a25      	cmp	r2, #37	@ 0x25
 8005b5e:	d1f9      	bne.n	8005b54 <_svfiprintf_r+0x54>
 8005b60:	ebba 0b04 	subs.w	fp, sl, r4
 8005b64:	d00b      	beq.n	8005b7e <_svfiprintf_r+0x7e>
 8005b66:	465b      	mov	r3, fp
 8005b68:	4622      	mov	r2, r4
 8005b6a:	4629      	mov	r1, r5
 8005b6c:	4638      	mov	r0, r7
 8005b6e:	f7ff ff6b 	bl	8005a48 <__ssputs_r>
 8005b72:	3001      	adds	r0, #1
 8005b74:	f000 80a7 	beq.w	8005cc6 <_svfiprintf_r+0x1c6>
 8005b78:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b7a:	445a      	add	r2, fp
 8005b7c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b7e:	f89a 3000 	ldrb.w	r3, [sl]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	f000 809f 	beq.w	8005cc6 <_svfiprintf_r+0x1c6>
 8005b88:	2300      	movs	r3, #0
 8005b8a:	f04f 32ff 	mov.w	r2, #4294967295
 8005b8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b92:	f10a 0a01 	add.w	sl, sl, #1
 8005b96:	9304      	str	r3, [sp, #16]
 8005b98:	9307      	str	r3, [sp, #28]
 8005b9a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005b9e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005ba0:	4654      	mov	r4, sl
 8005ba2:	2205      	movs	r2, #5
 8005ba4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ba8:	484e      	ldr	r0, [pc, #312]	@ (8005ce4 <_svfiprintf_r+0x1e4>)
 8005baa:	f7fa fb11 	bl	80001d0 <memchr>
 8005bae:	9a04      	ldr	r2, [sp, #16]
 8005bb0:	b9d8      	cbnz	r0, 8005bea <_svfiprintf_r+0xea>
 8005bb2:	06d0      	lsls	r0, r2, #27
 8005bb4:	bf44      	itt	mi
 8005bb6:	2320      	movmi	r3, #32
 8005bb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005bbc:	0711      	lsls	r1, r2, #28
 8005bbe:	bf44      	itt	mi
 8005bc0:	232b      	movmi	r3, #43	@ 0x2b
 8005bc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005bc6:	f89a 3000 	ldrb.w	r3, [sl]
 8005bca:	2b2a      	cmp	r3, #42	@ 0x2a
 8005bcc:	d015      	beq.n	8005bfa <_svfiprintf_r+0xfa>
 8005bce:	9a07      	ldr	r2, [sp, #28]
 8005bd0:	4654      	mov	r4, sl
 8005bd2:	2000      	movs	r0, #0
 8005bd4:	f04f 0c0a 	mov.w	ip, #10
 8005bd8:	4621      	mov	r1, r4
 8005bda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005bde:	3b30      	subs	r3, #48	@ 0x30
 8005be0:	2b09      	cmp	r3, #9
 8005be2:	d94b      	bls.n	8005c7c <_svfiprintf_r+0x17c>
 8005be4:	b1b0      	cbz	r0, 8005c14 <_svfiprintf_r+0x114>
 8005be6:	9207      	str	r2, [sp, #28]
 8005be8:	e014      	b.n	8005c14 <_svfiprintf_r+0x114>
 8005bea:	eba0 0308 	sub.w	r3, r0, r8
 8005bee:	fa09 f303 	lsl.w	r3, r9, r3
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	9304      	str	r3, [sp, #16]
 8005bf6:	46a2      	mov	sl, r4
 8005bf8:	e7d2      	b.n	8005ba0 <_svfiprintf_r+0xa0>
 8005bfa:	9b03      	ldr	r3, [sp, #12]
 8005bfc:	1d19      	adds	r1, r3, #4
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	9103      	str	r1, [sp, #12]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	bfbb      	ittet	lt
 8005c06:	425b      	neglt	r3, r3
 8005c08:	f042 0202 	orrlt.w	r2, r2, #2
 8005c0c:	9307      	strge	r3, [sp, #28]
 8005c0e:	9307      	strlt	r3, [sp, #28]
 8005c10:	bfb8      	it	lt
 8005c12:	9204      	strlt	r2, [sp, #16]
 8005c14:	7823      	ldrb	r3, [r4, #0]
 8005c16:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c18:	d10a      	bne.n	8005c30 <_svfiprintf_r+0x130>
 8005c1a:	7863      	ldrb	r3, [r4, #1]
 8005c1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c1e:	d132      	bne.n	8005c86 <_svfiprintf_r+0x186>
 8005c20:	9b03      	ldr	r3, [sp, #12]
 8005c22:	1d1a      	adds	r2, r3, #4
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	9203      	str	r2, [sp, #12]
 8005c28:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c2c:	3402      	adds	r4, #2
 8005c2e:	9305      	str	r3, [sp, #20]
 8005c30:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005cf4 <_svfiprintf_r+0x1f4>
 8005c34:	7821      	ldrb	r1, [r4, #0]
 8005c36:	2203      	movs	r2, #3
 8005c38:	4650      	mov	r0, sl
 8005c3a:	f7fa fac9 	bl	80001d0 <memchr>
 8005c3e:	b138      	cbz	r0, 8005c50 <_svfiprintf_r+0x150>
 8005c40:	9b04      	ldr	r3, [sp, #16]
 8005c42:	eba0 000a 	sub.w	r0, r0, sl
 8005c46:	2240      	movs	r2, #64	@ 0x40
 8005c48:	4082      	lsls	r2, r0
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	3401      	adds	r4, #1
 8005c4e:	9304      	str	r3, [sp, #16]
 8005c50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c54:	4824      	ldr	r0, [pc, #144]	@ (8005ce8 <_svfiprintf_r+0x1e8>)
 8005c56:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005c5a:	2206      	movs	r2, #6
 8005c5c:	f7fa fab8 	bl	80001d0 <memchr>
 8005c60:	2800      	cmp	r0, #0
 8005c62:	d036      	beq.n	8005cd2 <_svfiprintf_r+0x1d2>
 8005c64:	4b21      	ldr	r3, [pc, #132]	@ (8005cec <_svfiprintf_r+0x1ec>)
 8005c66:	bb1b      	cbnz	r3, 8005cb0 <_svfiprintf_r+0x1b0>
 8005c68:	9b03      	ldr	r3, [sp, #12]
 8005c6a:	3307      	adds	r3, #7
 8005c6c:	f023 0307 	bic.w	r3, r3, #7
 8005c70:	3308      	adds	r3, #8
 8005c72:	9303      	str	r3, [sp, #12]
 8005c74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c76:	4433      	add	r3, r6
 8005c78:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c7a:	e76a      	b.n	8005b52 <_svfiprintf_r+0x52>
 8005c7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c80:	460c      	mov	r4, r1
 8005c82:	2001      	movs	r0, #1
 8005c84:	e7a8      	b.n	8005bd8 <_svfiprintf_r+0xd8>
 8005c86:	2300      	movs	r3, #0
 8005c88:	3401      	adds	r4, #1
 8005c8a:	9305      	str	r3, [sp, #20]
 8005c8c:	4619      	mov	r1, r3
 8005c8e:	f04f 0c0a 	mov.w	ip, #10
 8005c92:	4620      	mov	r0, r4
 8005c94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c98:	3a30      	subs	r2, #48	@ 0x30
 8005c9a:	2a09      	cmp	r2, #9
 8005c9c:	d903      	bls.n	8005ca6 <_svfiprintf_r+0x1a6>
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d0c6      	beq.n	8005c30 <_svfiprintf_r+0x130>
 8005ca2:	9105      	str	r1, [sp, #20]
 8005ca4:	e7c4      	b.n	8005c30 <_svfiprintf_r+0x130>
 8005ca6:	fb0c 2101 	mla	r1, ip, r1, r2
 8005caa:	4604      	mov	r4, r0
 8005cac:	2301      	movs	r3, #1
 8005cae:	e7f0      	b.n	8005c92 <_svfiprintf_r+0x192>
 8005cb0:	ab03      	add	r3, sp, #12
 8005cb2:	9300      	str	r3, [sp, #0]
 8005cb4:	462a      	mov	r2, r5
 8005cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8005cf0 <_svfiprintf_r+0x1f0>)
 8005cb8:	a904      	add	r1, sp, #16
 8005cba:	4638      	mov	r0, r7
 8005cbc:	f3af 8000 	nop.w
 8005cc0:	1c42      	adds	r2, r0, #1
 8005cc2:	4606      	mov	r6, r0
 8005cc4:	d1d6      	bne.n	8005c74 <_svfiprintf_r+0x174>
 8005cc6:	89ab      	ldrh	r3, [r5, #12]
 8005cc8:	065b      	lsls	r3, r3, #25
 8005cca:	f53f af2d 	bmi.w	8005b28 <_svfiprintf_r+0x28>
 8005cce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005cd0:	e72c      	b.n	8005b2c <_svfiprintf_r+0x2c>
 8005cd2:	ab03      	add	r3, sp, #12
 8005cd4:	9300      	str	r3, [sp, #0]
 8005cd6:	462a      	mov	r2, r5
 8005cd8:	4b05      	ldr	r3, [pc, #20]	@ (8005cf0 <_svfiprintf_r+0x1f0>)
 8005cda:	a904      	add	r1, sp, #16
 8005cdc:	4638      	mov	r0, r7
 8005cde:	f000 f879 	bl	8005dd4 <_printf_i>
 8005ce2:	e7ed      	b.n	8005cc0 <_svfiprintf_r+0x1c0>
 8005ce4:	080095c0 	.word	0x080095c0
 8005ce8:	080095ca 	.word	0x080095ca
 8005cec:	00000000 	.word	0x00000000
 8005cf0:	08005a49 	.word	0x08005a49
 8005cf4:	080095c6 	.word	0x080095c6

08005cf8 <_printf_common>:
 8005cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cfc:	4616      	mov	r6, r2
 8005cfe:	4698      	mov	r8, r3
 8005d00:	688a      	ldr	r2, [r1, #8]
 8005d02:	690b      	ldr	r3, [r1, #16]
 8005d04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	bfb8      	it	lt
 8005d0c:	4613      	movlt	r3, r2
 8005d0e:	6033      	str	r3, [r6, #0]
 8005d10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d14:	4607      	mov	r7, r0
 8005d16:	460c      	mov	r4, r1
 8005d18:	b10a      	cbz	r2, 8005d1e <_printf_common+0x26>
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	6033      	str	r3, [r6, #0]
 8005d1e:	6823      	ldr	r3, [r4, #0]
 8005d20:	0699      	lsls	r1, r3, #26
 8005d22:	bf42      	ittt	mi
 8005d24:	6833      	ldrmi	r3, [r6, #0]
 8005d26:	3302      	addmi	r3, #2
 8005d28:	6033      	strmi	r3, [r6, #0]
 8005d2a:	6825      	ldr	r5, [r4, #0]
 8005d2c:	f015 0506 	ands.w	r5, r5, #6
 8005d30:	d106      	bne.n	8005d40 <_printf_common+0x48>
 8005d32:	f104 0a19 	add.w	sl, r4, #25
 8005d36:	68e3      	ldr	r3, [r4, #12]
 8005d38:	6832      	ldr	r2, [r6, #0]
 8005d3a:	1a9b      	subs	r3, r3, r2
 8005d3c:	42ab      	cmp	r3, r5
 8005d3e:	dc26      	bgt.n	8005d8e <_printf_common+0x96>
 8005d40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005d44:	6822      	ldr	r2, [r4, #0]
 8005d46:	3b00      	subs	r3, #0
 8005d48:	bf18      	it	ne
 8005d4a:	2301      	movne	r3, #1
 8005d4c:	0692      	lsls	r2, r2, #26
 8005d4e:	d42b      	bmi.n	8005da8 <_printf_common+0xb0>
 8005d50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005d54:	4641      	mov	r1, r8
 8005d56:	4638      	mov	r0, r7
 8005d58:	47c8      	blx	r9
 8005d5a:	3001      	adds	r0, #1
 8005d5c:	d01e      	beq.n	8005d9c <_printf_common+0xa4>
 8005d5e:	6823      	ldr	r3, [r4, #0]
 8005d60:	6922      	ldr	r2, [r4, #16]
 8005d62:	f003 0306 	and.w	r3, r3, #6
 8005d66:	2b04      	cmp	r3, #4
 8005d68:	bf02      	ittt	eq
 8005d6a:	68e5      	ldreq	r5, [r4, #12]
 8005d6c:	6833      	ldreq	r3, [r6, #0]
 8005d6e:	1aed      	subeq	r5, r5, r3
 8005d70:	68a3      	ldr	r3, [r4, #8]
 8005d72:	bf0c      	ite	eq
 8005d74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d78:	2500      	movne	r5, #0
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	bfc4      	itt	gt
 8005d7e:	1a9b      	subgt	r3, r3, r2
 8005d80:	18ed      	addgt	r5, r5, r3
 8005d82:	2600      	movs	r6, #0
 8005d84:	341a      	adds	r4, #26
 8005d86:	42b5      	cmp	r5, r6
 8005d88:	d11a      	bne.n	8005dc0 <_printf_common+0xc8>
 8005d8a:	2000      	movs	r0, #0
 8005d8c:	e008      	b.n	8005da0 <_printf_common+0xa8>
 8005d8e:	2301      	movs	r3, #1
 8005d90:	4652      	mov	r2, sl
 8005d92:	4641      	mov	r1, r8
 8005d94:	4638      	mov	r0, r7
 8005d96:	47c8      	blx	r9
 8005d98:	3001      	adds	r0, #1
 8005d9a:	d103      	bne.n	8005da4 <_printf_common+0xac>
 8005d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8005da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005da4:	3501      	adds	r5, #1
 8005da6:	e7c6      	b.n	8005d36 <_printf_common+0x3e>
 8005da8:	18e1      	adds	r1, r4, r3
 8005daa:	1c5a      	adds	r2, r3, #1
 8005dac:	2030      	movs	r0, #48	@ 0x30
 8005dae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005db2:	4422      	add	r2, r4
 8005db4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005db8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005dbc:	3302      	adds	r3, #2
 8005dbe:	e7c7      	b.n	8005d50 <_printf_common+0x58>
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	4622      	mov	r2, r4
 8005dc4:	4641      	mov	r1, r8
 8005dc6:	4638      	mov	r0, r7
 8005dc8:	47c8      	blx	r9
 8005dca:	3001      	adds	r0, #1
 8005dcc:	d0e6      	beq.n	8005d9c <_printf_common+0xa4>
 8005dce:	3601      	adds	r6, #1
 8005dd0:	e7d9      	b.n	8005d86 <_printf_common+0x8e>
	...

08005dd4 <_printf_i>:
 8005dd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005dd8:	7e0f      	ldrb	r7, [r1, #24]
 8005dda:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005ddc:	2f78      	cmp	r7, #120	@ 0x78
 8005dde:	4691      	mov	r9, r2
 8005de0:	4680      	mov	r8, r0
 8005de2:	460c      	mov	r4, r1
 8005de4:	469a      	mov	sl, r3
 8005de6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005dea:	d807      	bhi.n	8005dfc <_printf_i+0x28>
 8005dec:	2f62      	cmp	r7, #98	@ 0x62
 8005dee:	d80a      	bhi.n	8005e06 <_printf_i+0x32>
 8005df0:	2f00      	cmp	r7, #0
 8005df2:	f000 80d1 	beq.w	8005f98 <_printf_i+0x1c4>
 8005df6:	2f58      	cmp	r7, #88	@ 0x58
 8005df8:	f000 80b8 	beq.w	8005f6c <_printf_i+0x198>
 8005dfc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e04:	e03a      	b.n	8005e7c <_printf_i+0xa8>
 8005e06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005e0a:	2b15      	cmp	r3, #21
 8005e0c:	d8f6      	bhi.n	8005dfc <_printf_i+0x28>
 8005e0e:	a101      	add	r1, pc, #4	@ (adr r1, 8005e14 <_printf_i+0x40>)
 8005e10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e14:	08005e6d 	.word	0x08005e6d
 8005e18:	08005e81 	.word	0x08005e81
 8005e1c:	08005dfd 	.word	0x08005dfd
 8005e20:	08005dfd 	.word	0x08005dfd
 8005e24:	08005dfd 	.word	0x08005dfd
 8005e28:	08005dfd 	.word	0x08005dfd
 8005e2c:	08005e81 	.word	0x08005e81
 8005e30:	08005dfd 	.word	0x08005dfd
 8005e34:	08005dfd 	.word	0x08005dfd
 8005e38:	08005dfd 	.word	0x08005dfd
 8005e3c:	08005dfd 	.word	0x08005dfd
 8005e40:	08005f7f 	.word	0x08005f7f
 8005e44:	08005eab 	.word	0x08005eab
 8005e48:	08005f39 	.word	0x08005f39
 8005e4c:	08005dfd 	.word	0x08005dfd
 8005e50:	08005dfd 	.word	0x08005dfd
 8005e54:	08005fa1 	.word	0x08005fa1
 8005e58:	08005dfd 	.word	0x08005dfd
 8005e5c:	08005eab 	.word	0x08005eab
 8005e60:	08005dfd 	.word	0x08005dfd
 8005e64:	08005dfd 	.word	0x08005dfd
 8005e68:	08005f41 	.word	0x08005f41
 8005e6c:	6833      	ldr	r3, [r6, #0]
 8005e6e:	1d1a      	adds	r2, r3, #4
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	6032      	str	r2, [r6, #0]
 8005e74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e09c      	b.n	8005fba <_printf_i+0x1e6>
 8005e80:	6833      	ldr	r3, [r6, #0]
 8005e82:	6820      	ldr	r0, [r4, #0]
 8005e84:	1d19      	adds	r1, r3, #4
 8005e86:	6031      	str	r1, [r6, #0]
 8005e88:	0606      	lsls	r6, r0, #24
 8005e8a:	d501      	bpl.n	8005e90 <_printf_i+0xbc>
 8005e8c:	681d      	ldr	r5, [r3, #0]
 8005e8e:	e003      	b.n	8005e98 <_printf_i+0xc4>
 8005e90:	0645      	lsls	r5, r0, #25
 8005e92:	d5fb      	bpl.n	8005e8c <_printf_i+0xb8>
 8005e94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005e98:	2d00      	cmp	r5, #0
 8005e9a:	da03      	bge.n	8005ea4 <_printf_i+0xd0>
 8005e9c:	232d      	movs	r3, #45	@ 0x2d
 8005e9e:	426d      	negs	r5, r5
 8005ea0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ea4:	4858      	ldr	r0, [pc, #352]	@ (8006008 <_printf_i+0x234>)
 8005ea6:	230a      	movs	r3, #10
 8005ea8:	e011      	b.n	8005ece <_printf_i+0xfa>
 8005eaa:	6821      	ldr	r1, [r4, #0]
 8005eac:	6833      	ldr	r3, [r6, #0]
 8005eae:	0608      	lsls	r0, r1, #24
 8005eb0:	f853 5b04 	ldr.w	r5, [r3], #4
 8005eb4:	d402      	bmi.n	8005ebc <_printf_i+0xe8>
 8005eb6:	0649      	lsls	r1, r1, #25
 8005eb8:	bf48      	it	mi
 8005eba:	b2ad      	uxthmi	r5, r5
 8005ebc:	2f6f      	cmp	r7, #111	@ 0x6f
 8005ebe:	4852      	ldr	r0, [pc, #328]	@ (8006008 <_printf_i+0x234>)
 8005ec0:	6033      	str	r3, [r6, #0]
 8005ec2:	bf14      	ite	ne
 8005ec4:	230a      	movne	r3, #10
 8005ec6:	2308      	moveq	r3, #8
 8005ec8:	2100      	movs	r1, #0
 8005eca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005ece:	6866      	ldr	r6, [r4, #4]
 8005ed0:	60a6      	str	r6, [r4, #8]
 8005ed2:	2e00      	cmp	r6, #0
 8005ed4:	db05      	blt.n	8005ee2 <_printf_i+0x10e>
 8005ed6:	6821      	ldr	r1, [r4, #0]
 8005ed8:	432e      	orrs	r6, r5
 8005eda:	f021 0104 	bic.w	r1, r1, #4
 8005ede:	6021      	str	r1, [r4, #0]
 8005ee0:	d04b      	beq.n	8005f7a <_printf_i+0x1a6>
 8005ee2:	4616      	mov	r6, r2
 8005ee4:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ee8:	fb03 5711 	mls	r7, r3, r1, r5
 8005eec:	5dc7      	ldrb	r7, [r0, r7]
 8005eee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ef2:	462f      	mov	r7, r5
 8005ef4:	42bb      	cmp	r3, r7
 8005ef6:	460d      	mov	r5, r1
 8005ef8:	d9f4      	bls.n	8005ee4 <_printf_i+0x110>
 8005efa:	2b08      	cmp	r3, #8
 8005efc:	d10b      	bne.n	8005f16 <_printf_i+0x142>
 8005efe:	6823      	ldr	r3, [r4, #0]
 8005f00:	07df      	lsls	r7, r3, #31
 8005f02:	d508      	bpl.n	8005f16 <_printf_i+0x142>
 8005f04:	6923      	ldr	r3, [r4, #16]
 8005f06:	6861      	ldr	r1, [r4, #4]
 8005f08:	4299      	cmp	r1, r3
 8005f0a:	bfde      	ittt	le
 8005f0c:	2330      	movle	r3, #48	@ 0x30
 8005f0e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f12:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005f16:	1b92      	subs	r2, r2, r6
 8005f18:	6122      	str	r2, [r4, #16]
 8005f1a:	f8cd a000 	str.w	sl, [sp]
 8005f1e:	464b      	mov	r3, r9
 8005f20:	aa03      	add	r2, sp, #12
 8005f22:	4621      	mov	r1, r4
 8005f24:	4640      	mov	r0, r8
 8005f26:	f7ff fee7 	bl	8005cf8 <_printf_common>
 8005f2a:	3001      	adds	r0, #1
 8005f2c:	d14a      	bne.n	8005fc4 <_printf_i+0x1f0>
 8005f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f32:	b004      	add	sp, #16
 8005f34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f38:	6823      	ldr	r3, [r4, #0]
 8005f3a:	f043 0320 	orr.w	r3, r3, #32
 8005f3e:	6023      	str	r3, [r4, #0]
 8005f40:	4832      	ldr	r0, [pc, #200]	@ (800600c <_printf_i+0x238>)
 8005f42:	2778      	movs	r7, #120	@ 0x78
 8005f44:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005f48:	6823      	ldr	r3, [r4, #0]
 8005f4a:	6831      	ldr	r1, [r6, #0]
 8005f4c:	061f      	lsls	r7, r3, #24
 8005f4e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005f52:	d402      	bmi.n	8005f5a <_printf_i+0x186>
 8005f54:	065f      	lsls	r7, r3, #25
 8005f56:	bf48      	it	mi
 8005f58:	b2ad      	uxthmi	r5, r5
 8005f5a:	6031      	str	r1, [r6, #0]
 8005f5c:	07d9      	lsls	r1, r3, #31
 8005f5e:	bf44      	itt	mi
 8005f60:	f043 0320 	orrmi.w	r3, r3, #32
 8005f64:	6023      	strmi	r3, [r4, #0]
 8005f66:	b11d      	cbz	r5, 8005f70 <_printf_i+0x19c>
 8005f68:	2310      	movs	r3, #16
 8005f6a:	e7ad      	b.n	8005ec8 <_printf_i+0xf4>
 8005f6c:	4826      	ldr	r0, [pc, #152]	@ (8006008 <_printf_i+0x234>)
 8005f6e:	e7e9      	b.n	8005f44 <_printf_i+0x170>
 8005f70:	6823      	ldr	r3, [r4, #0]
 8005f72:	f023 0320 	bic.w	r3, r3, #32
 8005f76:	6023      	str	r3, [r4, #0]
 8005f78:	e7f6      	b.n	8005f68 <_printf_i+0x194>
 8005f7a:	4616      	mov	r6, r2
 8005f7c:	e7bd      	b.n	8005efa <_printf_i+0x126>
 8005f7e:	6833      	ldr	r3, [r6, #0]
 8005f80:	6825      	ldr	r5, [r4, #0]
 8005f82:	6961      	ldr	r1, [r4, #20]
 8005f84:	1d18      	adds	r0, r3, #4
 8005f86:	6030      	str	r0, [r6, #0]
 8005f88:	062e      	lsls	r6, r5, #24
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	d501      	bpl.n	8005f92 <_printf_i+0x1be>
 8005f8e:	6019      	str	r1, [r3, #0]
 8005f90:	e002      	b.n	8005f98 <_printf_i+0x1c4>
 8005f92:	0668      	lsls	r0, r5, #25
 8005f94:	d5fb      	bpl.n	8005f8e <_printf_i+0x1ba>
 8005f96:	8019      	strh	r1, [r3, #0]
 8005f98:	2300      	movs	r3, #0
 8005f9a:	6123      	str	r3, [r4, #16]
 8005f9c:	4616      	mov	r6, r2
 8005f9e:	e7bc      	b.n	8005f1a <_printf_i+0x146>
 8005fa0:	6833      	ldr	r3, [r6, #0]
 8005fa2:	1d1a      	adds	r2, r3, #4
 8005fa4:	6032      	str	r2, [r6, #0]
 8005fa6:	681e      	ldr	r6, [r3, #0]
 8005fa8:	6862      	ldr	r2, [r4, #4]
 8005faa:	2100      	movs	r1, #0
 8005fac:	4630      	mov	r0, r6
 8005fae:	f7fa f90f 	bl	80001d0 <memchr>
 8005fb2:	b108      	cbz	r0, 8005fb8 <_printf_i+0x1e4>
 8005fb4:	1b80      	subs	r0, r0, r6
 8005fb6:	6060      	str	r0, [r4, #4]
 8005fb8:	6863      	ldr	r3, [r4, #4]
 8005fba:	6123      	str	r3, [r4, #16]
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005fc2:	e7aa      	b.n	8005f1a <_printf_i+0x146>
 8005fc4:	6923      	ldr	r3, [r4, #16]
 8005fc6:	4632      	mov	r2, r6
 8005fc8:	4649      	mov	r1, r9
 8005fca:	4640      	mov	r0, r8
 8005fcc:	47d0      	blx	sl
 8005fce:	3001      	adds	r0, #1
 8005fd0:	d0ad      	beq.n	8005f2e <_printf_i+0x15a>
 8005fd2:	6823      	ldr	r3, [r4, #0]
 8005fd4:	079b      	lsls	r3, r3, #30
 8005fd6:	d413      	bmi.n	8006000 <_printf_i+0x22c>
 8005fd8:	68e0      	ldr	r0, [r4, #12]
 8005fda:	9b03      	ldr	r3, [sp, #12]
 8005fdc:	4298      	cmp	r0, r3
 8005fde:	bfb8      	it	lt
 8005fe0:	4618      	movlt	r0, r3
 8005fe2:	e7a6      	b.n	8005f32 <_printf_i+0x15e>
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	4632      	mov	r2, r6
 8005fe8:	4649      	mov	r1, r9
 8005fea:	4640      	mov	r0, r8
 8005fec:	47d0      	blx	sl
 8005fee:	3001      	adds	r0, #1
 8005ff0:	d09d      	beq.n	8005f2e <_printf_i+0x15a>
 8005ff2:	3501      	adds	r5, #1
 8005ff4:	68e3      	ldr	r3, [r4, #12]
 8005ff6:	9903      	ldr	r1, [sp, #12]
 8005ff8:	1a5b      	subs	r3, r3, r1
 8005ffa:	42ab      	cmp	r3, r5
 8005ffc:	dcf2      	bgt.n	8005fe4 <_printf_i+0x210>
 8005ffe:	e7eb      	b.n	8005fd8 <_printf_i+0x204>
 8006000:	2500      	movs	r5, #0
 8006002:	f104 0619 	add.w	r6, r4, #25
 8006006:	e7f5      	b.n	8005ff4 <_printf_i+0x220>
 8006008:	080095d1 	.word	0x080095d1
 800600c:	080095e2 	.word	0x080095e2

08006010 <memmove>:
 8006010:	4288      	cmp	r0, r1
 8006012:	b510      	push	{r4, lr}
 8006014:	eb01 0402 	add.w	r4, r1, r2
 8006018:	d902      	bls.n	8006020 <memmove+0x10>
 800601a:	4284      	cmp	r4, r0
 800601c:	4623      	mov	r3, r4
 800601e:	d807      	bhi.n	8006030 <memmove+0x20>
 8006020:	1e43      	subs	r3, r0, #1
 8006022:	42a1      	cmp	r1, r4
 8006024:	d008      	beq.n	8006038 <memmove+0x28>
 8006026:	f811 2b01 	ldrb.w	r2, [r1], #1
 800602a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800602e:	e7f8      	b.n	8006022 <memmove+0x12>
 8006030:	4402      	add	r2, r0
 8006032:	4601      	mov	r1, r0
 8006034:	428a      	cmp	r2, r1
 8006036:	d100      	bne.n	800603a <memmove+0x2a>
 8006038:	bd10      	pop	{r4, pc}
 800603a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800603e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006042:	e7f7      	b.n	8006034 <memmove+0x24>

08006044 <_sbrk_r>:
 8006044:	b538      	push	{r3, r4, r5, lr}
 8006046:	4d06      	ldr	r5, [pc, #24]	@ (8006060 <_sbrk_r+0x1c>)
 8006048:	2300      	movs	r3, #0
 800604a:	4604      	mov	r4, r0
 800604c:	4608      	mov	r0, r1
 800604e:	602b      	str	r3, [r5, #0]
 8006050:	f7fc f82e 	bl	80020b0 <_sbrk>
 8006054:	1c43      	adds	r3, r0, #1
 8006056:	d102      	bne.n	800605e <_sbrk_r+0x1a>
 8006058:	682b      	ldr	r3, [r5, #0]
 800605a:	b103      	cbz	r3, 800605e <_sbrk_r+0x1a>
 800605c:	6023      	str	r3, [r4, #0]
 800605e:	bd38      	pop	{r3, r4, r5, pc}
 8006060:	2000036c 	.word	0x2000036c

08006064 <memcpy>:
 8006064:	440a      	add	r2, r1
 8006066:	4291      	cmp	r1, r2
 8006068:	f100 33ff 	add.w	r3, r0, #4294967295
 800606c:	d100      	bne.n	8006070 <memcpy+0xc>
 800606e:	4770      	bx	lr
 8006070:	b510      	push	{r4, lr}
 8006072:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006076:	f803 4f01 	strb.w	r4, [r3, #1]!
 800607a:	4291      	cmp	r1, r2
 800607c:	d1f9      	bne.n	8006072 <memcpy+0xe>
 800607e:	bd10      	pop	{r4, pc}

08006080 <_realloc_r>:
 8006080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006084:	4607      	mov	r7, r0
 8006086:	4614      	mov	r4, r2
 8006088:	460d      	mov	r5, r1
 800608a:	b921      	cbnz	r1, 8006096 <_realloc_r+0x16>
 800608c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006090:	4611      	mov	r1, r2
 8006092:	f7ff bc4d 	b.w	8005930 <_malloc_r>
 8006096:	b92a      	cbnz	r2, 80060a4 <_realloc_r+0x24>
 8006098:	f7ff fbde 	bl	8005858 <_free_r>
 800609c:	4625      	mov	r5, r4
 800609e:	4628      	mov	r0, r5
 80060a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060a4:	f000 f81a 	bl	80060dc <_malloc_usable_size_r>
 80060a8:	4284      	cmp	r4, r0
 80060aa:	4606      	mov	r6, r0
 80060ac:	d802      	bhi.n	80060b4 <_realloc_r+0x34>
 80060ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80060b2:	d8f4      	bhi.n	800609e <_realloc_r+0x1e>
 80060b4:	4621      	mov	r1, r4
 80060b6:	4638      	mov	r0, r7
 80060b8:	f7ff fc3a 	bl	8005930 <_malloc_r>
 80060bc:	4680      	mov	r8, r0
 80060be:	b908      	cbnz	r0, 80060c4 <_realloc_r+0x44>
 80060c0:	4645      	mov	r5, r8
 80060c2:	e7ec      	b.n	800609e <_realloc_r+0x1e>
 80060c4:	42b4      	cmp	r4, r6
 80060c6:	4622      	mov	r2, r4
 80060c8:	4629      	mov	r1, r5
 80060ca:	bf28      	it	cs
 80060cc:	4632      	movcs	r2, r6
 80060ce:	f7ff ffc9 	bl	8006064 <memcpy>
 80060d2:	4629      	mov	r1, r5
 80060d4:	4638      	mov	r0, r7
 80060d6:	f7ff fbbf 	bl	8005858 <_free_r>
 80060da:	e7f1      	b.n	80060c0 <_realloc_r+0x40>

080060dc <_malloc_usable_size_r>:
 80060dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060e0:	1f18      	subs	r0, r3, #4
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	bfbc      	itt	lt
 80060e6:	580b      	ldrlt	r3, [r1, r0]
 80060e8:	18c0      	addlt	r0, r0, r3
 80060ea:	4770      	bx	lr

080060ec <_init>:
 80060ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ee:	bf00      	nop
 80060f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060f2:	bc08      	pop	{r3}
 80060f4:	469e      	mov	lr, r3
 80060f6:	4770      	bx	lr

080060f8 <_fini>:
 80060f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060fa:	bf00      	nop
 80060fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060fe:	bc08      	pop	{r3}
 8006100:	469e      	mov	lr, r3
 8006102:	4770      	bx	lr
