Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May  9 15:07:41 2024
| Host         : LAPTOP-QMESTU0A running 64-bit major release  (build 9200)
| Command      : report_methodology -file test_nexys_a7_methodology_drc_routed.rpt -pb test_nexys_a7_methodology_drc_routed.pb -rpx test_nexys_a7_methodology_drc_routed.rpx
| Design       : test_nexys_a7
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 33
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 33         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnC relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on an[4] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on an[5] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on an[6] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on an[7] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on dp relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on ld[0] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on ld[10] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on ld[11] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on ld[12] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on ld[13] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on ld[14] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on ld[15] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on ld[1] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on ld[2] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on ld[3] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on ld[4] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on ld[5] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on ld[6] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on ld[7] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on ld[8] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on ld[9] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on segs[0] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on segs[1] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on segs[2] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on segs[3] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on segs[4] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on segs[5] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on segs[6] relative to the rising and/or falling clock edge(s) of clk_port.
Related violations: <none>


