{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696036515692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696036515693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 19:15:15 2023 " "Processing started: Fri Sep 29 19:15:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696036515693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036515693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off servomotor -c servomotor " "Command: quartus_map --read_settings_files=on --write_settings_files=off servomotor -c servomotor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036515693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696036516458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696036516458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servomotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servomotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servomotor_disp-Behavioral " "Found design unit 1: servomotor_disp-Behavioral" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696036532830 ""} { "Info" "ISGN_ENTITY_NAME" "1 servomotor_disp " "Found entity 1: servomotor_disp" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696036532830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-behavior " "Found design unit 1: PWM-behavior" {  } { { "PWM.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/PWM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696036532833 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/PWM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696036532833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-behavioral " "Found design unit 1: divisor-behavioral" {  } { { "divisor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696036532836 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696036532836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "servomotor_disp " "Elaborating entity \"servomotor_disp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696036532901 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp1 servomotor.vhd(82) " "VHDL Process Statement warning at servomotor.vhd(82): inferring latch(es) for signal or variable \"disp1\", which holds its previous value in one or more paths through the process" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696036532910 "|servomotor_disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp2 servomotor.vhd(82) " "VHDL Process Statement warning at servomotor.vhd(82): inferring latch(es) for signal or variable \"disp2\", which holds its previous value in one or more paths through the process" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696036532910 "|servomotor_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[0\] servomotor.vhd(82) " "Inferred latch for \"disp2\[0\]\" at servomotor.vhd(82)" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532914 "|servomotor_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[1\] servomotor.vhd(82) " "Inferred latch for \"disp2\[1\]\" at servomotor.vhd(82)" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532915 "|servomotor_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[2\] servomotor.vhd(82) " "Inferred latch for \"disp2\[2\]\" at servomotor.vhd(82)" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532915 "|servomotor_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[3\] servomotor.vhd(82) " "Inferred latch for \"disp2\[3\]\" at servomotor.vhd(82)" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532915 "|servomotor_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[4\] servomotor.vhd(82) " "Inferred latch for \"disp2\[4\]\" at servomotor.vhd(82)" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532915 "|servomotor_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[5\] servomotor.vhd(82) " "Inferred latch for \"disp2\[5\]\" at servomotor.vhd(82)" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532916 "|servomotor_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[6\] servomotor.vhd(82) " "Inferred latch for \"disp2\[6\]\" at servomotor.vhd(82)" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532916 "|servomotor_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[0\] servomotor.vhd(82) " "Inferred latch for \"disp1\[0\]\" at servomotor.vhd(82)" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532916 "|servomotor_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[1\] servomotor.vhd(82) " "Inferred latch for \"disp1\[1\]\" at servomotor.vhd(82)" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532917 "|servomotor_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[2\] servomotor.vhd(82) " "Inferred latch for \"disp1\[2\]\" at servomotor.vhd(82)" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532917 "|servomotor_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[3\] servomotor.vhd(82) " "Inferred latch for \"disp1\[3\]\" at servomotor.vhd(82)" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532917 "|servomotor_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[4\] servomotor.vhd(82) " "Inferred latch for \"disp1\[4\]\" at servomotor.vhd(82)" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532917 "|servomotor_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[5\] servomotor.vhd(82) " "Inferred latch for \"disp1\[5\]\" at servomotor.vhd(82)" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532918 "|servomotor_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[6\] servomotor.vhd(82) " "Inferred latch for \"disp1\[6\]\" at servomotor.vhd(82)" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036532918 "|servomotor_disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:U1 " "Elaborating entity \"divisor\" for hierarchy \"divisor:U1\"" {  } { { "servomotor.vhd" "U1" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696036532950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:U2 " "Elaborating entity \"PWM\" for hierarchy \"PWM:U2\"" {  } { { "servomotor.vhd" "U2" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696036532952 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp2\[1\] GND " "Pin \"disp2\[1\]\" is stuck at GND" {  } { { "servomotor.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/pservos2/Prac5/servomotor.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696036533824 "|servomotor_disp|disp2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696036533824 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696036533919 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696036534375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696036534596 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696036534596 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696036534673 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696036534673 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696036534673 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696036534673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696036534704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 19:15:34 2023 " "Processing ended: Fri Sep 29 19:15:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696036534704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696036534704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696036534704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696036534704 ""}
