#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1b4a740 .scope module, "testbench" "testbench" 2 22;
 .timescale 0 0;
v0x1b83440_0 .net "JRmuxOut", 31 0, v0x1b773a0_0;  1 drivers
v0x1b83570_0 .net "PCplus4", 31 0, L_0x1b95140;  1 drivers
L_0x7f97200b00f0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1b836c0_0 .net/2u *"_s6", 31 0, L_0x7f97200b00f0;  1 drivers
v0x1b83780_0 .net "adderResult", 31 0, v0x1b795e0_0;  1 drivers
v0x1b83840_0 .net "aluAddress", 31 0, v0x1b5b650_0;  1 drivers
v0x1b83950_0 .net "aluMuxOut", 31 0, v0x1b791a0_0;  1 drivers
v0x1b83a60_0 .net "andResult", 0 0, v0x1b79b90_0;  1 drivers
v0x1b83b50_0 .net "branchMuxResult", 31 0, v0x1b7a460_0;  1 drivers
v0x1b83c60_0 .var "clk", 0 0;
v0x1b83e20_0 .net "controlSignals", 10 0, v0x1b7b250_0;  1 drivers
v0x1b83ee0_0 .net "currPC", 31 0, v0x1b78490_0;  1 drivers
v0x1b83f80_0 .net "dataMemRead", 31 0, v0x1b7ec40_0;  1 drivers
v0x1b84040_0 .net "instr", 31 0, v0x1b80130_0;  1 drivers
v0x1b84190_0 .net "instructionCount", 31 0, v0x1b80240_0;  1 drivers
v0x1b84250_0 .net "isJAL", 0 0, v0x1b7abd0_0;  1 drivers
v0x1b842f0_0 .net "isJR", 0 0, v0x1b7acc0_0;  1 drivers
v0x1b843e0_0 .net "jumpAddr", 31 0, L_0x1b95790;  1 drivers
v0x1b84590_0 .net "nextPC", 31 0, v0x1b80940_0;  1 drivers
v0x1b84680_0 .net "readData1", 31 0, v0x1b81380_0;  1 drivers
v0x1b84790_0 .net "readData2", 31 0, v0x1b81450_0;  1 drivers
v0x1b84850_0 .net "regA0", 31 0, L_0x1b95b40;  1 drivers
v0x1b84960_0 .net "regRA", 31 0, L_0x1b95bb0;  1 drivers
v0x1b84a70_0 .net "regV0", 31 0, L_0x1b951e0;  1 drivers
v0x1b84b80_0 .net "runStats", 0 0, v0x1b83170_0;  1 drivers
v0x1b84c70_0 .net "signExtendedValue", 31 0, v0x1b82ba0_0;  1 drivers
v0x1b84d30_0 .net "syscall_control", 0 0, v0x1b7b330_0;  1 drivers
v0x1b84e20_0 .net "writeData", 31 0, v0x1b7f430_0;  1 drivers
v0x1b84f30_0 .net "writeReg", 4 0, v0x1b827f0_0;  1 drivers
v0x1b85040_0 .net "zero", 0 0, v0x1b76c80_0;  1 drivers
L_0x1b95910 .part v0x1b7b250_0, 10, 1;
L_0x1b95a00 .part v0x1b80130_0, 16, 5;
L_0x1b95aa0 .part v0x1b80130_0, 11, 5;
L_0x1b95c20 .arith/sum 32, v0x1b78490_0, L_0x7f97200b00f0;
L_0x1b95d80 .part v0x1b80130_0, 21, 5;
L_0x1b95f30 .part v0x1b80130_0, 16, 5;
L_0x1b95fd0 .part v0x1b7b250_0, 2, 1;
L_0x1b96070 .part v0x1b7b250_0, 8, 1;
L_0x1b961a0 .part v0x1b7b250_0, 9, 1;
L_0x1b96240 .part v0x1b7b250_0, 1, 1;
L_0x1b96340 .part v0x1b7b250_0, 3, 3;
L_0x1b963e0 .part v0x1b7b250_0, 0, 1;
L_0x1b96590 .part v0x1b7b250_0, 7, 1;
L_0x1b96630 .part v0x1b7b250_0, 6, 1;
S_0x1b46330 .scope module, "ALU_block" "alu" 2 99, 3 9 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1"
    .port_info 1 /INPUT 32 "data2"
    .port_info 2 /INPUT 3 "aluOp"
    .port_info 3 /OUTPUT 32 "address"
    .port_info 4 /OUTPUT 1 "zero"
v0x1b5b650_0 .var "address", 31 0;
v0x1b769d0_0 .net "aluOp", 2 0, L_0x1b96340;  1 drivers
v0x1b76ab0_0 .net "data1", 31 0, v0x1b81380_0;  alias, 1 drivers
v0x1b76ba0_0 .net "data2", 31 0, v0x1b791a0_0;  alias, 1 drivers
v0x1b76c80_0 .var "zero", 0 0;
E_0x1b47720 .event edge, v0x1b769d0_0, v0x1b76ab0_0, v0x1b76ba0_0, v0x1b5b650_0;
S_0x1b76e30 .scope module, "JRmux" "mux" 2 68, 4 6 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x1b770f0_0 .net "controlSignal", 0 0, v0x1b7acc0_0;  alias, 1 drivers
v0x1b771d0_0 .net "input0", 31 0, L_0x1b95790;  alias, 1 drivers
v0x1b772b0_0 .net "input1", 31 0, L_0x1b95bb0;  alias, 1 drivers
v0x1b773a0_0 .var "muxOut", 31 0;
E_0x1b77090 .event edge, v0x1b770f0_0, v0x1b771d0_0, v0x1b772b0_0;
S_0x1b77530 .scope module, "JumpAddr_block" "getJumpAddr" 2 62, 5 8 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
v0x1b77750_0 .net "PCplus4", 31 0, L_0x1b95140;  alias, 1 drivers
v0x1b77850_0 .net *"_s1", 3 0, L_0x1b952e0;  1 drivers
v0x1b77930_0 .net *"_s10", 29 0, L_0x1b95650;  1 drivers
L_0x7f97200b00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1b77a20_0 .net *"_s15", 1 0, L_0x7f97200b00a8;  1 drivers
v0x1b77b00_0 .net *"_s3", 25 0, L_0x1b95380;  1 drivers
v0x1b77c30_0 .net *"_s4", 25 0, L_0x1b95510;  1 drivers
v0x1b77d10_0 .net *"_s6", 23 0, L_0x1b95420;  1 drivers
L_0x7f97200b0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1b77df0_0 .net *"_s8", 1 0, L_0x7f97200b0060;  1 drivers
v0x1b77ed0_0 .net "instr", 31 0, v0x1b80130_0;  alias, 1 drivers
v0x1b78040_0 .net "jumpAddr", 31 0, L_0x1b95790;  alias, 1 drivers
L_0x1b952e0 .part L_0x1b95140, 28, 4;
L_0x1b95380 .part v0x1b80130_0, 0, 26;
L_0x1b95420 .part L_0x1b95380, 0, 24;
L_0x1b95510 .concat [ 2 24 0 0], L_0x7f97200b0060, L_0x1b95420;
L_0x1b95650 .concat [ 26 4 0 0], L_0x1b95510, L_0x1b952e0;
L_0x1b95790 .concat [ 30 2 0 0], L_0x1b95650, L_0x7f97200b00a8;
S_0x1b78160 .scope module, "PC_block" "pc" 2 53, 6 12 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "nextPC"
    .port_info 2 /OUTPUT 32 "currPC"
v0x1b783b0_0 .net "clk", 0 0, v0x1b83c60_0;  1 drivers
v0x1b78490_0 .var "currPC", 31 0;
v0x1b78570_0 .net "nextPC", 31 0, v0x1b80940_0;  alias, 1 drivers
E_0x1b78330 .event posedge, v0x1b783b0_0;
S_0x1b786e0 .scope module, "PCadd4" "add4" 2 56, 7 4 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x1b78940_0 .net "PCplus4", 31 0, L_0x1b95140;  alias, 1 drivers
L_0x7f97200b0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1b78a20_0 .net/2u *"_s0", 31 0, L_0x7f97200b0018;  1 drivers
v0x1b78ae0_0 .net "currPC", 31 0, v0x1b78490_0;  alias, 1 drivers
L_0x1b95140 .arith/sum 32, v0x1b78490_0, L_0x7f97200b0018;
S_0x1b78c20 .scope module, "aluMux" "mux" 2 96, 4 6 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x1b78ef0_0 .net "controlSignal", 0 0, L_0x1b96240;  1 drivers
v0x1b78fd0_0 .net "input0", 31 0, v0x1b81450_0;  alias, 1 drivers
v0x1b790b0_0 .net "input1", 31 0, v0x1b82ba0_0;  alias, 1 drivers
v0x1b791a0_0 .var "muxOut", 31 0;
E_0x1b78e90 .event edge, v0x1b78ef0_0, v0x1b78fd0_0, v0x1b790b0_0;
S_0x1b79320 .scope module, "branchAdder" "adder" 2 80, 8 9 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pcPlus4"
    .port_info 1 /INPUT 32 "signedImmediate"
    .port_info 2 /OUTPUT 32 "adderResult"
v0x1b795e0_0 .var "adderResult", 31 0;
v0x1b796e0_0 .net "pcPlus4", 31 0, L_0x1b95140;  alias, 1 drivers
v0x1b797f0_0 .net "signedImmediate", 31 0, v0x1b82ba0_0;  alias, 1 drivers
E_0x1b79560 .event edge, v0x1b77750_0, v0x1b790b0_0;
S_0x1b798f0 .scope module, "branchAnd" "andGate" 2 83, 9 8 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "andResult"
v0x1b79b90_0 .var "andResult", 0 0;
v0x1b79c70_0 .net "branch", 0 0, L_0x1b96070;  1 drivers
v0x1b79d30_0 .net "zero", 0 0, v0x1b76c80_0;  alias, 1 drivers
E_0x1b79b10 .event edge, v0x1b79c70_0, v0x1b76c80_0;
S_0x1b79e70 .scope module, "branchMux" "mux" 2 86, 4 6 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x1b7a1d0_0 .net "controlSignal", 0 0, v0x1b79b90_0;  alias, 1 drivers
v0x1b7a2c0_0 .net "input0", 31 0, L_0x1b95140;  alias, 1 drivers
v0x1b7a360_0 .net "input1", 31 0, v0x1b795e0_0;  alias, 1 drivers
v0x1b7a460_0 .var "muxOut", 31 0;
E_0x1b7a170 .event edge, v0x1b79b90_0, v0x1b77750_0, v0x1b795e0_0;
S_0x1b7a5d0 .scope module, "control_block" "control" 2 65, 10 20 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "syscall"
    .port_info 2 /OUTPUT 11 "signals"
    .port_info 3 /OUTPUT 1 "isJR"
    .port_info 4 /OUTPUT 1 "isJAL"
v0x1b7a850_0 .var "ALUop", 2 0;
v0x1b7a950_0 .var "ALUsrc", 0 0;
v0x1b7aa10_0 .var "branch", 0 0;
v0x1b7aae0_0 .net "instr", 31 0, v0x1b80130_0;  alias, 1 drivers
v0x1b7abd0_0 .var "isJAL", 0 0;
v0x1b7acc0_0 .var "isJR", 0 0;
v0x1b7ad60_0 .var "jump", 0 0;
v0x1b7ae00_0 .var "memRead", 0 0;
v0x1b7aec0_0 .var "memToReg", 0 0;
v0x1b7b010_0 .var "memWrite", 0 0;
v0x1b7b0d0_0 .var "regDst", 0 0;
v0x1b7b190_0 .var "regWrite", 0 0;
v0x1b7b250_0 .var "signals", 10 0;
v0x1b7b330_0 .var "syscall", 0 0;
E_0x1b7a7d0 .event edge, v0x1b77ed0_0;
S_0x1b7b4c0 .scope module, "dataMem" "memReadWrite" 2 102, 11 15 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
v0x1b7c000_0 .net "address", 31 0, v0x1b5b650_0;  alias, 1 drivers
v0x1b7c0f0_0 .net "clk", 0 0, v0x1b83c60_0;  alias, 1 drivers
v0x1b7c190 .array "mem", 536870655 536870911, 31 0;
v0x1b7ea70_0 .net "memRead", 0 0, L_0x1b96590;  1 drivers
v0x1b7eb30_0 .net "memWrite", 0 0, L_0x1b963e0;  1 drivers
v0x1b7ec40_0 .var "readData", 31 0;
v0x1b7ed20_0 .net "writeData", 31 0, v0x1b81450_0;  alias, 1 drivers
E_0x1b7b720 .event negedge, v0x1b783b0_0;
v0x1b7c190_0 .array/port v0x1b7c190, 0;
v0x1b7c190_1 .array/port v0x1b7c190, 1;
E_0x1b7b7a0/0 .event edge, v0x1b7ea70_0, v0x1b5b650_0, v0x1b7c190_0, v0x1b7c190_1;
v0x1b7c190_2 .array/port v0x1b7c190, 2;
v0x1b7c190_3 .array/port v0x1b7c190, 3;
v0x1b7c190_4 .array/port v0x1b7c190, 4;
v0x1b7c190_5 .array/port v0x1b7c190, 5;
E_0x1b7b7a0/1 .event edge, v0x1b7c190_2, v0x1b7c190_3, v0x1b7c190_4, v0x1b7c190_5;
v0x1b7c190_6 .array/port v0x1b7c190, 6;
v0x1b7c190_7 .array/port v0x1b7c190, 7;
v0x1b7c190_8 .array/port v0x1b7c190, 8;
v0x1b7c190_9 .array/port v0x1b7c190, 9;
E_0x1b7b7a0/2 .event edge, v0x1b7c190_6, v0x1b7c190_7, v0x1b7c190_8, v0x1b7c190_9;
v0x1b7c190_10 .array/port v0x1b7c190, 10;
v0x1b7c190_11 .array/port v0x1b7c190, 11;
v0x1b7c190_12 .array/port v0x1b7c190, 12;
v0x1b7c190_13 .array/port v0x1b7c190, 13;
E_0x1b7b7a0/3 .event edge, v0x1b7c190_10, v0x1b7c190_11, v0x1b7c190_12, v0x1b7c190_13;
v0x1b7c190_14 .array/port v0x1b7c190, 14;
v0x1b7c190_15 .array/port v0x1b7c190, 15;
v0x1b7c190_16 .array/port v0x1b7c190, 16;
v0x1b7c190_17 .array/port v0x1b7c190, 17;
E_0x1b7b7a0/4 .event edge, v0x1b7c190_14, v0x1b7c190_15, v0x1b7c190_16, v0x1b7c190_17;
v0x1b7c190_18 .array/port v0x1b7c190, 18;
v0x1b7c190_19 .array/port v0x1b7c190, 19;
v0x1b7c190_20 .array/port v0x1b7c190, 20;
v0x1b7c190_21 .array/port v0x1b7c190, 21;
E_0x1b7b7a0/5 .event edge, v0x1b7c190_18, v0x1b7c190_19, v0x1b7c190_20, v0x1b7c190_21;
v0x1b7c190_22 .array/port v0x1b7c190, 22;
v0x1b7c190_23 .array/port v0x1b7c190, 23;
v0x1b7c190_24 .array/port v0x1b7c190, 24;
v0x1b7c190_25 .array/port v0x1b7c190, 25;
E_0x1b7b7a0/6 .event edge, v0x1b7c190_22, v0x1b7c190_23, v0x1b7c190_24, v0x1b7c190_25;
v0x1b7c190_26 .array/port v0x1b7c190, 26;
v0x1b7c190_27 .array/port v0x1b7c190, 27;
v0x1b7c190_28 .array/port v0x1b7c190, 28;
v0x1b7c190_29 .array/port v0x1b7c190, 29;
E_0x1b7b7a0/7 .event edge, v0x1b7c190_26, v0x1b7c190_27, v0x1b7c190_28, v0x1b7c190_29;
v0x1b7c190_30 .array/port v0x1b7c190, 30;
v0x1b7c190_31 .array/port v0x1b7c190, 31;
v0x1b7c190_32 .array/port v0x1b7c190, 32;
v0x1b7c190_33 .array/port v0x1b7c190, 33;
E_0x1b7b7a0/8 .event edge, v0x1b7c190_30, v0x1b7c190_31, v0x1b7c190_32, v0x1b7c190_33;
v0x1b7c190_34 .array/port v0x1b7c190, 34;
v0x1b7c190_35 .array/port v0x1b7c190, 35;
v0x1b7c190_36 .array/port v0x1b7c190, 36;
v0x1b7c190_37 .array/port v0x1b7c190, 37;
E_0x1b7b7a0/9 .event edge, v0x1b7c190_34, v0x1b7c190_35, v0x1b7c190_36, v0x1b7c190_37;
v0x1b7c190_38 .array/port v0x1b7c190, 38;
v0x1b7c190_39 .array/port v0x1b7c190, 39;
v0x1b7c190_40 .array/port v0x1b7c190, 40;
v0x1b7c190_41 .array/port v0x1b7c190, 41;
E_0x1b7b7a0/10 .event edge, v0x1b7c190_38, v0x1b7c190_39, v0x1b7c190_40, v0x1b7c190_41;
v0x1b7c190_42 .array/port v0x1b7c190, 42;
v0x1b7c190_43 .array/port v0x1b7c190, 43;
v0x1b7c190_44 .array/port v0x1b7c190, 44;
v0x1b7c190_45 .array/port v0x1b7c190, 45;
E_0x1b7b7a0/11 .event edge, v0x1b7c190_42, v0x1b7c190_43, v0x1b7c190_44, v0x1b7c190_45;
v0x1b7c190_46 .array/port v0x1b7c190, 46;
v0x1b7c190_47 .array/port v0x1b7c190, 47;
v0x1b7c190_48 .array/port v0x1b7c190, 48;
v0x1b7c190_49 .array/port v0x1b7c190, 49;
E_0x1b7b7a0/12 .event edge, v0x1b7c190_46, v0x1b7c190_47, v0x1b7c190_48, v0x1b7c190_49;
v0x1b7c190_50 .array/port v0x1b7c190, 50;
v0x1b7c190_51 .array/port v0x1b7c190, 51;
v0x1b7c190_52 .array/port v0x1b7c190, 52;
v0x1b7c190_53 .array/port v0x1b7c190, 53;
E_0x1b7b7a0/13 .event edge, v0x1b7c190_50, v0x1b7c190_51, v0x1b7c190_52, v0x1b7c190_53;
v0x1b7c190_54 .array/port v0x1b7c190, 54;
v0x1b7c190_55 .array/port v0x1b7c190, 55;
v0x1b7c190_56 .array/port v0x1b7c190, 56;
v0x1b7c190_57 .array/port v0x1b7c190, 57;
E_0x1b7b7a0/14 .event edge, v0x1b7c190_54, v0x1b7c190_55, v0x1b7c190_56, v0x1b7c190_57;
v0x1b7c190_58 .array/port v0x1b7c190, 58;
v0x1b7c190_59 .array/port v0x1b7c190, 59;
v0x1b7c190_60 .array/port v0x1b7c190, 60;
v0x1b7c190_61 .array/port v0x1b7c190, 61;
E_0x1b7b7a0/15 .event edge, v0x1b7c190_58, v0x1b7c190_59, v0x1b7c190_60, v0x1b7c190_61;
v0x1b7c190_62 .array/port v0x1b7c190, 62;
v0x1b7c190_63 .array/port v0x1b7c190, 63;
v0x1b7c190_64 .array/port v0x1b7c190, 64;
v0x1b7c190_65 .array/port v0x1b7c190, 65;
E_0x1b7b7a0/16 .event edge, v0x1b7c190_62, v0x1b7c190_63, v0x1b7c190_64, v0x1b7c190_65;
v0x1b7c190_66 .array/port v0x1b7c190, 66;
v0x1b7c190_67 .array/port v0x1b7c190, 67;
v0x1b7c190_68 .array/port v0x1b7c190, 68;
v0x1b7c190_69 .array/port v0x1b7c190, 69;
E_0x1b7b7a0/17 .event edge, v0x1b7c190_66, v0x1b7c190_67, v0x1b7c190_68, v0x1b7c190_69;
v0x1b7c190_70 .array/port v0x1b7c190, 70;
v0x1b7c190_71 .array/port v0x1b7c190, 71;
v0x1b7c190_72 .array/port v0x1b7c190, 72;
v0x1b7c190_73 .array/port v0x1b7c190, 73;
E_0x1b7b7a0/18 .event edge, v0x1b7c190_70, v0x1b7c190_71, v0x1b7c190_72, v0x1b7c190_73;
v0x1b7c190_74 .array/port v0x1b7c190, 74;
v0x1b7c190_75 .array/port v0x1b7c190, 75;
v0x1b7c190_76 .array/port v0x1b7c190, 76;
v0x1b7c190_77 .array/port v0x1b7c190, 77;
E_0x1b7b7a0/19 .event edge, v0x1b7c190_74, v0x1b7c190_75, v0x1b7c190_76, v0x1b7c190_77;
v0x1b7c190_78 .array/port v0x1b7c190, 78;
v0x1b7c190_79 .array/port v0x1b7c190, 79;
v0x1b7c190_80 .array/port v0x1b7c190, 80;
v0x1b7c190_81 .array/port v0x1b7c190, 81;
E_0x1b7b7a0/20 .event edge, v0x1b7c190_78, v0x1b7c190_79, v0x1b7c190_80, v0x1b7c190_81;
v0x1b7c190_82 .array/port v0x1b7c190, 82;
v0x1b7c190_83 .array/port v0x1b7c190, 83;
v0x1b7c190_84 .array/port v0x1b7c190, 84;
v0x1b7c190_85 .array/port v0x1b7c190, 85;
E_0x1b7b7a0/21 .event edge, v0x1b7c190_82, v0x1b7c190_83, v0x1b7c190_84, v0x1b7c190_85;
v0x1b7c190_86 .array/port v0x1b7c190, 86;
v0x1b7c190_87 .array/port v0x1b7c190, 87;
v0x1b7c190_88 .array/port v0x1b7c190, 88;
v0x1b7c190_89 .array/port v0x1b7c190, 89;
E_0x1b7b7a0/22 .event edge, v0x1b7c190_86, v0x1b7c190_87, v0x1b7c190_88, v0x1b7c190_89;
v0x1b7c190_90 .array/port v0x1b7c190, 90;
v0x1b7c190_91 .array/port v0x1b7c190, 91;
v0x1b7c190_92 .array/port v0x1b7c190, 92;
v0x1b7c190_93 .array/port v0x1b7c190, 93;
E_0x1b7b7a0/23 .event edge, v0x1b7c190_90, v0x1b7c190_91, v0x1b7c190_92, v0x1b7c190_93;
v0x1b7c190_94 .array/port v0x1b7c190, 94;
v0x1b7c190_95 .array/port v0x1b7c190, 95;
v0x1b7c190_96 .array/port v0x1b7c190, 96;
v0x1b7c190_97 .array/port v0x1b7c190, 97;
E_0x1b7b7a0/24 .event edge, v0x1b7c190_94, v0x1b7c190_95, v0x1b7c190_96, v0x1b7c190_97;
v0x1b7c190_98 .array/port v0x1b7c190, 98;
v0x1b7c190_99 .array/port v0x1b7c190, 99;
v0x1b7c190_100 .array/port v0x1b7c190, 100;
v0x1b7c190_101 .array/port v0x1b7c190, 101;
E_0x1b7b7a0/25 .event edge, v0x1b7c190_98, v0x1b7c190_99, v0x1b7c190_100, v0x1b7c190_101;
v0x1b7c190_102 .array/port v0x1b7c190, 102;
v0x1b7c190_103 .array/port v0x1b7c190, 103;
v0x1b7c190_104 .array/port v0x1b7c190, 104;
v0x1b7c190_105 .array/port v0x1b7c190, 105;
E_0x1b7b7a0/26 .event edge, v0x1b7c190_102, v0x1b7c190_103, v0x1b7c190_104, v0x1b7c190_105;
v0x1b7c190_106 .array/port v0x1b7c190, 106;
v0x1b7c190_107 .array/port v0x1b7c190, 107;
v0x1b7c190_108 .array/port v0x1b7c190, 108;
v0x1b7c190_109 .array/port v0x1b7c190, 109;
E_0x1b7b7a0/27 .event edge, v0x1b7c190_106, v0x1b7c190_107, v0x1b7c190_108, v0x1b7c190_109;
v0x1b7c190_110 .array/port v0x1b7c190, 110;
v0x1b7c190_111 .array/port v0x1b7c190, 111;
v0x1b7c190_112 .array/port v0x1b7c190, 112;
v0x1b7c190_113 .array/port v0x1b7c190, 113;
E_0x1b7b7a0/28 .event edge, v0x1b7c190_110, v0x1b7c190_111, v0x1b7c190_112, v0x1b7c190_113;
v0x1b7c190_114 .array/port v0x1b7c190, 114;
v0x1b7c190_115 .array/port v0x1b7c190, 115;
v0x1b7c190_116 .array/port v0x1b7c190, 116;
v0x1b7c190_117 .array/port v0x1b7c190, 117;
E_0x1b7b7a0/29 .event edge, v0x1b7c190_114, v0x1b7c190_115, v0x1b7c190_116, v0x1b7c190_117;
v0x1b7c190_118 .array/port v0x1b7c190, 118;
v0x1b7c190_119 .array/port v0x1b7c190, 119;
v0x1b7c190_120 .array/port v0x1b7c190, 120;
v0x1b7c190_121 .array/port v0x1b7c190, 121;
E_0x1b7b7a0/30 .event edge, v0x1b7c190_118, v0x1b7c190_119, v0x1b7c190_120, v0x1b7c190_121;
v0x1b7c190_122 .array/port v0x1b7c190, 122;
v0x1b7c190_123 .array/port v0x1b7c190, 123;
v0x1b7c190_124 .array/port v0x1b7c190, 124;
v0x1b7c190_125 .array/port v0x1b7c190, 125;
E_0x1b7b7a0/31 .event edge, v0x1b7c190_122, v0x1b7c190_123, v0x1b7c190_124, v0x1b7c190_125;
v0x1b7c190_126 .array/port v0x1b7c190, 126;
v0x1b7c190_127 .array/port v0x1b7c190, 127;
v0x1b7c190_128 .array/port v0x1b7c190, 128;
v0x1b7c190_129 .array/port v0x1b7c190, 129;
E_0x1b7b7a0/32 .event edge, v0x1b7c190_126, v0x1b7c190_127, v0x1b7c190_128, v0x1b7c190_129;
v0x1b7c190_130 .array/port v0x1b7c190, 130;
v0x1b7c190_131 .array/port v0x1b7c190, 131;
v0x1b7c190_132 .array/port v0x1b7c190, 132;
v0x1b7c190_133 .array/port v0x1b7c190, 133;
E_0x1b7b7a0/33 .event edge, v0x1b7c190_130, v0x1b7c190_131, v0x1b7c190_132, v0x1b7c190_133;
v0x1b7c190_134 .array/port v0x1b7c190, 134;
v0x1b7c190_135 .array/port v0x1b7c190, 135;
v0x1b7c190_136 .array/port v0x1b7c190, 136;
v0x1b7c190_137 .array/port v0x1b7c190, 137;
E_0x1b7b7a0/34 .event edge, v0x1b7c190_134, v0x1b7c190_135, v0x1b7c190_136, v0x1b7c190_137;
v0x1b7c190_138 .array/port v0x1b7c190, 138;
v0x1b7c190_139 .array/port v0x1b7c190, 139;
v0x1b7c190_140 .array/port v0x1b7c190, 140;
v0x1b7c190_141 .array/port v0x1b7c190, 141;
E_0x1b7b7a0/35 .event edge, v0x1b7c190_138, v0x1b7c190_139, v0x1b7c190_140, v0x1b7c190_141;
v0x1b7c190_142 .array/port v0x1b7c190, 142;
v0x1b7c190_143 .array/port v0x1b7c190, 143;
v0x1b7c190_144 .array/port v0x1b7c190, 144;
v0x1b7c190_145 .array/port v0x1b7c190, 145;
E_0x1b7b7a0/36 .event edge, v0x1b7c190_142, v0x1b7c190_143, v0x1b7c190_144, v0x1b7c190_145;
v0x1b7c190_146 .array/port v0x1b7c190, 146;
v0x1b7c190_147 .array/port v0x1b7c190, 147;
v0x1b7c190_148 .array/port v0x1b7c190, 148;
v0x1b7c190_149 .array/port v0x1b7c190, 149;
E_0x1b7b7a0/37 .event edge, v0x1b7c190_146, v0x1b7c190_147, v0x1b7c190_148, v0x1b7c190_149;
v0x1b7c190_150 .array/port v0x1b7c190, 150;
v0x1b7c190_151 .array/port v0x1b7c190, 151;
v0x1b7c190_152 .array/port v0x1b7c190, 152;
v0x1b7c190_153 .array/port v0x1b7c190, 153;
E_0x1b7b7a0/38 .event edge, v0x1b7c190_150, v0x1b7c190_151, v0x1b7c190_152, v0x1b7c190_153;
v0x1b7c190_154 .array/port v0x1b7c190, 154;
v0x1b7c190_155 .array/port v0x1b7c190, 155;
v0x1b7c190_156 .array/port v0x1b7c190, 156;
v0x1b7c190_157 .array/port v0x1b7c190, 157;
E_0x1b7b7a0/39 .event edge, v0x1b7c190_154, v0x1b7c190_155, v0x1b7c190_156, v0x1b7c190_157;
v0x1b7c190_158 .array/port v0x1b7c190, 158;
v0x1b7c190_159 .array/port v0x1b7c190, 159;
v0x1b7c190_160 .array/port v0x1b7c190, 160;
v0x1b7c190_161 .array/port v0x1b7c190, 161;
E_0x1b7b7a0/40 .event edge, v0x1b7c190_158, v0x1b7c190_159, v0x1b7c190_160, v0x1b7c190_161;
v0x1b7c190_162 .array/port v0x1b7c190, 162;
v0x1b7c190_163 .array/port v0x1b7c190, 163;
v0x1b7c190_164 .array/port v0x1b7c190, 164;
v0x1b7c190_165 .array/port v0x1b7c190, 165;
E_0x1b7b7a0/41 .event edge, v0x1b7c190_162, v0x1b7c190_163, v0x1b7c190_164, v0x1b7c190_165;
v0x1b7c190_166 .array/port v0x1b7c190, 166;
v0x1b7c190_167 .array/port v0x1b7c190, 167;
v0x1b7c190_168 .array/port v0x1b7c190, 168;
v0x1b7c190_169 .array/port v0x1b7c190, 169;
E_0x1b7b7a0/42 .event edge, v0x1b7c190_166, v0x1b7c190_167, v0x1b7c190_168, v0x1b7c190_169;
v0x1b7c190_170 .array/port v0x1b7c190, 170;
v0x1b7c190_171 .array/port v0x1b7c190, 171;
v0x1b7c190_172 .array/port v0x1b7c190, 172;
v0x1b7c190_173 .array/port v0x1b7c190, 173;
E_0x1b7b7a0/43 .event edge, v0x1b7c190_170, v0x1b7c190_171, v0x1b7c190_172, v0x1b7c190_173;
v0x1b7c190_174 .array/port v0x1b7c190, 174;
v0x1b7c190_175 .array/port v0x1b7c190, 175;
v0x1b7c190_176 .array/port v0x1b7c190, 176;
v0x1b7c190_177 .array/port v0x1b7c190, 177;
E_0x1b7b7a0/44 .event edge, v0x1b7c190_174, v0x1b7c190_175, v0x1b7c190_176, v0x1b7c190_177;
v0x1b7c190_178 .array/port v0x1b7c190, 178;
v0x1b7c190_179 .array/port v0x1b7c190, 179;
v0x1b7c190_180 .array/port v0x1b7c190, 180;
v0x1b7c190_181 .array/port v0x1b7c190, 181;
E_0x1b7b7a0/45 .event edge, v0x1b7c190_178, v0x1b7c190_179, v0x1b7c190_180, v0x1b7c190_181;
v0x1b7c190_182 .array/port v0x1b7c190, 182;
v0x1b7c190_183 .array/port v0x1b7c190, 183;
v0x1b7c190_184 .array/port v0x1b7c190, 184;
v0x1b7c190_185 .array/port v0x1b7c190, 185;
E_0x1b7b7a0/46 .event edge, v0x1b7c190_182, v0x1b7c190_183, v0x1b7c190_184, v0x1b7c190_185;
v0x1b7c190_186 .array/port v0x1b7c190, 186;
v0x1b7c190_187 .array/port v0x1b7c190, 187;
v0x1b7c190_188 .array/port v0x1b7c190, 188;
v0x1b7c190_189 .array/port v0x1b7c190, 189;
E_0x1b7b7a0/47 .event edge, v0x1b7c190_186, v0x1b7c190_187, v0x1b7c190_188, v0x1b7c190_189;
v0x1b7c190_190 .array/port v0x1b7c190, 190;
v0x1b7c190_191 .array/port v0x1b7c190, 191;
v0x1b7c190_192 .array/port v0x1b7c190, 192;
v0x1b7c190_193 .array/port v0x1b7c190, 193;
E_0x1b7b7a0/48 .event edge, v0x1b7c190_190, v0x1b7c190_191, v0x1b7c190_192, v0x1b7c190_193;
v0x1b7c190_194 .array/port v0x1b7c190, 194;
v0x1b7c190_195 .array/port v0x1b7c190, 195;
v0x1b7c190_196 .array/port v0x1b7c190, 196;
v0x1b7c190_197 .array/port v0x1b7c190, 197;
E_0x1b7b7a0/49 .event edge, v0x1b7c190_194, v0x1b7c190_195, v0x1b7c190_196, v0x1b7c190_197;
v0x1b7c190_198 .array/port v0x1b7c190, 198;
v0x1b7c190_199 .array/port v0x1b7c190, 199;
v0x1b7c190_200 .array/port v0x1b7c190, 200;
v0x1b7c190_201 .array/port v0x1b7c190, 201;
E_0x1b7b7a0/50 .event edge, v0x1b7c190_198, v0x1b7c190_199, v0x1b7c190_200, v0x1b7c190_201;
v0x1b7c190_202 .array/port v0x1b7c190, 202;
v0x1b7c190_203 .array/port v0x1b7c190, 203;
v0x1b7c190_204 .array/port v0x1b7c190, 204;
v0x1b7c190_205 .array/port v0x1b7c190, 205;
E_0x1b7b7a0/51 .event edge, v0x1b7c190_202, v0x1b7c190_203, v0x1b7c190_204, v0x1b7c190_205;
v0x1b7c190_206 .array/port v0x1b7c190, 206;
v0x1b7c190_207 .array/port v0x1b7c190, 207;
v0x1b7c190_208 .array/port v0x1b7c190, 208;
v0x1b7c190_209 .array/port v0x1b7c190, 209;
E_0x1b7b7a0/52 .event edge, v0x1b7c190_206, v0x1b7c190_207, v0x1b7c190_208, v0x1b7c190_209;
v0x1b7c190_210 .array/port v0x1b7c190, 210;
v0x1b7c190_211 .array/port v0x1b7c190, 211;
v0x1b7c190_212 .array/port v0x1b7c190, 212;
v0x1b7c190_213 .array/port v0x1b7c190, 213;
E_0x1b7b7a0/53 .event edge, v0x1b7c190_210, v0x1b7c190_211, v0x1b7c190_212, v0x1b7c190_213;
v0x1b7c190_214 .array/port v0x1b7c190, 214;
v0x1b7c190_215 .array/port v0x1b7c190, 215;
v0x1b7c190_216 .array/port v0x1b7c190, 216;
v0x1b7c190_217 .array/port v0x1b7c190, 217;
E_0x1b7b7a0/54 .event edge, v0x1b7c190_214, v0x1b7c190_215, v0x1b7c190_216, v0x1b7c190_217;
v0x1b7c190_218 .array/port v0x1b7c190, 218;
v0x1b7c190_219 .array/port v0x1b7c190, 219;
v0x1b7c190_220 .array/port v0x1b7c190, 220;
v0x1b7c190_221 .array/port v0x1b7c190, 221;
E_0x1b7b7a0/55 .event edge, v0x1b7c190_218, v0x1b7c190_219, v0x1b7c190_220, v0x1b7c190_221;
v0x1b7c190_222 .array/port v0x1b7c190, 222;
v0x1b7c190_223 .array/port v0x1b7c190, 223;
v0x1b7c190_224 .array/port v0x1b7c190, 224;
v0x1b7c190_225 .array/port v0x1b7c190, 225;
E_0x1b7b7a0/56 .event edge, v0x1b7c190_222, v0x1b7c190_223, v0x1b7c190_224, v0x1b7c190_225;
v0x1b7c190_226 .array/port v0x1b7c190, 226;
v0x1b7c190_227 .array/port v0x1b7c190, 227;
v0x1b7c190_228 .array/port v0x1b7c190, 228;
v0x1b7c190_229 .array/port v0x1b7c190, 229;
E_0x1b7b7a0/57 .event edge, v0x1b7c190_226, v0x1b7c190_227, v0x1b7c190_228, v0x1b7c190_229;
v0x1b7c190_230 .array/port v0x1b7c190, 230;
v0x1b7c190_231 .array/port v0x1b7c190, 231;
v0x1b7c190_232 .array/port v0x1b7c190, 232;
v0x1b7c190_233 .array/port v0x1b7c190, 233;
E_0x1b7b7a0/58 .event edge, v0x1b7c190_230, v0x1b7c190_231, v0x1b7c190_232, v0x1b7c190_233;
v0x1b7c190_234 .array/port v0x1b7c190, 234;
v0x1b7c190_235 .array/port v0x1b7c190, 235;
v0x1b7c190_236 .array/port v0x1b7c190, 236;
v0x1b7c190_237 .array/port v0x1b7c190, 237;
E_0x1b7b7a0/59 .event edge, v0x1b7c190_234, v0x1b7c190_235, v0x1b7c190_236, v0x1b7c190_237;
v0x1b7c190_238 .array/port v0x1b7c190, 238;
v0x1b7c190_239 .array/port v0x1b7c190, 239;
v0x1b7c190_240 .array/port v0x1b7c190, 240;
v0x1b7c190_241 .array/port v0x1b7c190, 241;
E_0x1b7b7a0/60 .event edge, v0x1b7c190_238, v0x1b7c190_239, v0x1b7c190_240, v0x1b7c190_241;
v0x1b7c190_242 .array/port v0x1b7c190, 242;
v0x1b7c190_243 .array/port v0x1b7c190, 243;
v0x1b7c190_244 .array/port v0x1b7c190, 244;
v0x1b7c190_245 .array/port v0x1b7c190, 245;
E_0x1b7b7a0/61 .event edge, v0x1b7c190_242, v0x1b7c190_243, v0x1b7c190_244, v0x1b7c190_245;
v0x1b7c190_246 .array/port v0x1b7c190, 246;
v0x1b7c190_247 .array/port v0x1b7c190, 247;
v0x1b7c190_248 .array/port v0x1b7c190, 248;
v0x1b7c190_249 .array/port v0x1b7c190, 249;
E_0x1b7b7a0/62 .event edge, v0x1b7c190_246, v0x1b7c190_247, v0x1b7c190_248, v0x1b7c190_249;
v0x1b7c190_250 .array/port v0x1b7c190, 250;
v0x1b7c190_251 .array/port v0x1b7c190, 251;
v0x1b7c190_252 .array/port v0x1b7c190, 252;
v0x1b7c190_253 .array/port v0x1b7c190, 253;
E_0x1b7b7a0/63 .event edge, v0x1b7c190_250, v0x1b7c190_251, v0x1b7c190_252, v0x1b7c190_253;
v0x1b7c190_254 .array/port v0x1b7c190, 254;
v0x1b7c190_255 .array/port v0x1b7c190, 255;
v0x1b7c190_256 .array/port v0x1b7c190, 256;
E_0x1b7b7a0/64 .event edge, v0x1b7c190_254, v0x1b7c190_255, v0x1b7c190_256;
E_0x1b7b7a0 .event/or E_0x1b7b7a0/0, E_0x1b7b7a0/1, E_0x1b7b7a0/2, E_0x1b7b7a0/3, E_0x1b7b7a0/4, E_0x1b7b7a0/5, E_0x1b7b7a0/6, E_0x1b7b7a0/7, E_0x1b7b7a0/8, E_0x1b7b7a0/9, E_0x1b7b7a0/10, E_0x1b7b7a0/11, E_0x1b7b7a0/12, E_0x1b7b7a0/13, E_0x1b7b7a0/14, E_0x1b7b7a0/15, E_0x1b7b7a0/16, E_0x1b7b7a0/17, E_0x1b7b7a0/18, E_0x1b7b7a0/19, E_0x1b7b7a0/20, E_0x1b7b7a0/21, E_0x1b7b7a0/22, E_0x1b7b7a0/23, E_0x1b7b7a0/24, E_0x1b7b7a0/25, E_0x1b7b7a0/26, E_0x1b7b7a0/27, E_0x1b7b7a0/28, E_0x1b7b7a0/29, E_0x1b7b7a0/30, E_0x1b7b7a0/31, E_0x1b7b7a0/32, E_0x1b7b7a0/33, E_0x1b7b7a0/34, E_0x1b7b7a0/35, E_0x1b7b7a0/36, E_0x1b7b7a0/37, E_0x1b7b7a0/38, E_0x1b7b7a0/39, E_0x1b7b7a0/40, E_0x1b7b7a0/41, E_0x1b7b7a0/42, E_0x1b7b7a0/43, E_0x1b7b7a0/44, E_0x1b7b7a0/45, E_0x1b7b7a0/46, E_0x1b7b7a0/47, E_0x1b7b7a0/48, E_0x1b7b7a0/49, E_0x1b7b7a0/50, E_0x1b7b7a0/51, E_0x1b7b7a0/52, E_0x1b7b7a0/53, E_0x1b7b7a0/54, E_0x1b7b7a0/55, E_0x1b7b7a0/56, E_0x1b7b7a0/57, E_0x1b7b7a0/58, E_0x1b7b7a0/59, E_0x1b7b7a0/60, E_0x1b7b7a0/61, E_0x1b7b7a0/62, E_0x1b7b7a0/63, E_0x1b7b7a0/64;
S_0x1b7eec0 .scope module, "dataMemMux" "mux" 2 105, 4 6 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x1b7f170_0 .net "controlSignal", 0 0, L_0x1b96630;  1 drivers
v0x1b7f250_0 .net "input0", 31 0, v0x1b5b650_0;  alias, 1 drivers
v0x1b7f360_0 .net "input1", 31 0, v0x1b7ec40_0;  alias, 1 drivers
v0x1b7f430_0 .var "muxOut", 31 0;
E_0x1b7b640 .event edge, v0x1b7f170_0, v0x1b5b650_0, v0x1b7ec40_0;
S_0x1b7f5a0 .scope module, "finalStats" "statistics" 2 107, 12 20 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "runStats"
    .port_info 2 /INPUT 32 "instructionCount"
v0x1b7f860_0 .net "clk", 0 0, v0x1b83c60_0;  alias, 1 drivers
v0x1b7f970_0 .var "clkCount", 31 0;
v0x1b7fa50_0 .net "instructionCount", 31 0, v0x1b80240_0;  alias, 1 drivers
v0x1b7fb10_0 .var/real "ipc", 0 0;
v0x1b7fbd0_0 .net "runStats", 0 0, v0x1b83170_0;  alias, 1 drivers
E_0x1b7f7e0 .event edge, v0x1b7fbd0_0;
S_0x1b7fd60 .scope module, "instructionMemory" "memory" 2 59, 13 9 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "instr"
    .port_info 2 /OUTPUT 32 "instructionCount"
v0x1b80000_0 .net "currPC", 31 0, v0x1b78490_0;  alias, 1 drivers
v0x1b80130_0 .var "instr", 31 0;
v0x1b80240_0 .var "instructionCount", 31 0;
v0x1b802e0 .array "mem", 1048832 1048576, 31 0;
E_0x1b7ff80 .event edge, v0x1b78490_0;
S_0x1b80400 .scope module, "jumpMux" "mux" 2 89, 4 6 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x1b806a0_0 .net "controlSignal", 0 0, L_0x1b961a0;  1 drivers
v0x1b80780_0 .net "input0", 31 0, v0x1b7a460_0;  alias, 1 drivers
v0x1b80840_0 .net "input1", 31 0, v0x1b773a0_0;  alias, 1 drivers
v0x1b80940_0 .var "muxOut", 31 0;
E_0x1b80640 .event edge, v0x1b806a0_0, v0x1b7a460_0, v0x1b773a0_0;
S_0x1b80a80 .scope module, "reg_block" "registers" 2 74, 14 17 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "isJAL"
    .port_info 2 /INPUT 32 "JALaddress"
    .port_info 3 /INPUT 5 "readReg1"
    .port_info 4 /INPUT 5 "readReg2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "regWrite"
    .port_info 8 /OUTPUT 32 "readOut1"
    .port_info 9 /OUTPUT 32 "readOut2"
    .port_info 10 /OUTPUT 32 "v0"
    .port_info 11 /OUTPUT 32 "a0"
    .port_info 12 /OUTPUT 32 "ra"
v0x1b81850_2 .array/port v0x1b81850, 2;
L_0x1b951e0 .functor BUFZ 32, v0x1b81850_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1b81850_4 .array/port v0x1b81850, 4;
L_0x1b95b40 .functor BUFZ 32, v0x1b81850_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1b81850_31 .array/port v0x1b81850, 31;
L_0x1b95bb0 .functor BUFZ 32, v0x1b81850_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1b80e80_0 .net "JALaddress", 31 0, L_0x1b95c20;  1 drivers
v0x1b80f80_0 .net "a0", 31 0, L_0x1b95b40;  alias, 1 drivers
v0x1b81060_0 .net "clk", 0 0, v0x1b83c60_0;  alias, 1 drivers
v0x1b81100_0 .var/i "i", 31 0;
v0x1b811c0_0 .net "isJAL", 0 0, v0x1b7abd0_0;  alias, 1 drivers
v0x1b812b0_0 .net "ra", 31 0, L_0x1b95bb0;  alias, 1 drivers
v0x1b81380_0 .var "readOut1", 31 0;
v0x1b81450_0 .var "readOut2", 31 0;
v0x1b81540_0 .net "readReg1", 4 0, L_0x1b95d80;  1 drivers
v0x1b816b0_0 .net "readReg2", 4 0, L_0x1b95f30;  1 drivers
v0x1b81790_0 .net "regWrite", 0 0, L_0x1b95fd0;  1 drivers
v0x1b81850 .array "reggies", 31 0, 31 0;
v0x1b81e20_0 .net "v0", 31 0, L_0x1b951e0;  alias, 1 drivers
v0x1b81f00_0 .net "writeData", 31 0, v0x1b7f430_0;  alias, 1 drivers
v0x1b81fc0_0 .net "writeReg", 4 0, v0x1b827f0_0;  alias, 1 drivers
E_0x1b80e00 .event edge, v0x1b816b0_0, v0x1b81540_0;
S_0x1b82290 .scope module, "registerMux" "regMux" 2 71, 15 9 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 5 "input0"
    .port_info 2 /INPUT 5 "input1"
    .port_info 3 /OUTPUT 5 "muxOut"
v0x1b82540_0 .net "controlSignal", 0 0, L_0x1b95910;  1 drivers
v0x1b82620_0 .net "input0", 4 0, L_0x1b95a00;  1 drivers
v0x1b82700_0 .net "input1", 4 0, L_0x1b95aa0;  1 drivers
v0x1b827f0_0 .var "muxOut", 4 0;
E_0x1b7a070 .event edge, v0x1b82540_0, v0x1b82620_0, v0x1b82700_0;
S_0x1b82970 .scope module, "signExtend_block" "signExtend" 2 92, 16 7 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "extendedImmediate"
v0x1b82ba0_0 .var "extendedImmediate", 31 0;
v0x1b82cd0_0 .net "instr", 31 0, v0x1b80130_0;  alias, 1 drivers
S_0x1b82df0 .scope module, "testSyscall" "callSys" 2 77, 17 11 0, S_0x1b4a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall"
    .port_info 1 /INPUT 32 "v"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /OUTPUT 1 "runStats"
v0x1b83090_0 .net "a", 31 0, L_0x1b95b40;  alias, 1 drivers
v0x1b83170_0 .var "runStats", 0 0;
v0x1b83240_0 .net "syscall", 0 0, v0x1b7b330_0;  alias, 1 drivers
v0x1b83340_0 .net "v", 31 0, L_0x1b951e0;  alias, 1 drivers
E_0x1b83030 .event edge, v0x1b7b330_0, v0x1b81e20_0, v0x1b80f80_0;
    .scope S_0x1b78160;
T_0 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x1b78490_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x1b78160;
T_1 ;
    %wait E_0x1b78330;
    %vpi_func 6 21 "$time" 64 {0 0 0};
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x1b78570_0;
    %store/vec4 v0x1b78490_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1b7fd60;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b80240_0, 0, 32;
    %vpi_call 13 15 "$readmemh", "add_test.v", v0x1b802e0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1b7fd60;
T_3 ;
    %wait E_0x1b7ff80;
    %load/vec4 v0x1b80240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1b80240_0, 0, 32;
    %load/vec4 v0x1b80000_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x1b802e0, 4;
    %store/vec4 v0x1b80130_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1b7a5d0;
T_4 ;
    %wait E_0x1b7a7d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7ad60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7aa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7ae00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7aec0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1b7a850_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7a950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7b010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7b330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7acc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7abd0_0, 0, 1;
    %load/vec4 v0x1b7aae0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %vpi_call 10 110 "$display", "Command not found" {0 0 0};
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7ad60_0, 0, 1;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7ad60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7b190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7abd0_0, 0, 1;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7b0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7b190_0, 0, 1;
    %load/vec4 v0x1b7aae0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %vpi_call 10 82 "$display", "R-type not yet completed\012" {0 0 0};
    %jmp T_4.22;
T_4.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1b7a850_0, 0, 3;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1b7a850_0, 0, 3;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1b7a850_0, 0, 3;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1b7a850_0, 0, 3;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1b7a850_0, 0, 3;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7ad60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7b190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7acc0_0, 0, 1;
    %jmp T_4.22;
T_4.19 ;
    %vpi_call 10 75 "$display", "\000" {0 0 0};
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7b0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7ad60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7aa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7ae00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7aec0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1b7a850_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7a950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b7b010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7b330_0, 0, 1;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7aa10_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1b7a850_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7aa10_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1b7a850_0, 0, 3;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7b190_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1b7a850_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7a950_0, 0, 1;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7b190_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1b7a850_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7a950_0, 0, 1;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7b190_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1b7a850_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7a950_0, 0, 1;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7ae00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7aec0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1b7a850_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7b190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7a950_0, 0, 1;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1b7a850_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7a950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7b010_0, 0, 1;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7b190_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1b7a850_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b7a950_0, 0, 1;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %load/vec4 v0x1b7b0d0_0;
    %load/vec4 v0x1b7ad60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b7aa10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b7ae00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b7aec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b7a850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b7b190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b7a950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b7b010_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1b7b250_0, 0, 11;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1b76e30;
T_5 ;
    %wait E_0x1b77090;
    %load/vec4 v0x1b770f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1b771d0_0;
    %store/vec4 v0x1b773a0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1b772b0_0;
    %store/vec4 v0x1b773a0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1b82290;
T_6 ;
    %wait E_0x1b7a070;
    %load/vec4 v0x1b82540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1b82620_0;
    %store/vec4 v0x1b827f0_0, 0, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1b82700_0;
    %store/vec4 v0x1b827f0_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1b80a80;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b81100_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x1b81100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1b81100_0;
    %store/vec4a v0x1b81850, 4, 0;
    %load/vec4 v0x1b81100_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1b81100_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b80a80;
T_8 ;
    %wait E_0x1b80e00;
    %load/vec4 v0x1b81540_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1b81850, 4;
    %store/vec4 v0x1b81380_0, 0, 32;
    %load/vec4 v0x1b816b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1b81850, 4;
    %store/vec4 v0x1b81450_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1b80a80;
T_9 ;
    %wait E_0x1b7b720;
    %load/vec4 v0x1b81790_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1b81fc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1b811c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1b80e80_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1b81850, 4, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1b81f00_0;
    %load/vec4 v0x1b81fc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x1b81850, 4, 0;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1b82df0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b83170_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x1b82df0;
T_11 ;
    %wait E_0x1b83030;
    %load/vec4 v0x1b83240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1b83340_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_call 17 21 "$display", "print: %d", v0x1b83090_0 {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x1b83340_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %vpi_call 17 24 "$display", "killing program" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b83170_0, 0, 1;
    %delay 1, 0;
    %vpi_call 17 26 "$finish" {0 0 0};
T_11.4 ;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1b79320;
T_12 ;
    %wait E_0x1b79560;
    %load/vec4 v0x1b796e0_0;
    %load/vec4 v0x1b797f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1b795e0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1b798f0;
T_13 ;
    %wait E_0x1b79b10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b79b90_0, 0, 1;
    %load/vec4 v0x1b79c70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1b79d30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b79b90_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1b79e70;
T_14 ;
    %wait E_0x1b7a170;
    %load/vec4 v0x1b7a1d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x1b7a2c0_0;
    %store/vec4 v0x1b7a460_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1b7a360_0;
    %store/vec4 v0x1b7a460_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1b80400;
T_15 ;
    %wait E_0x1b80640;
    %load/vec4 v0x1b806a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x1b80780_0;
    %store/vec4 v0x1b80940_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1b80840_0;
    %store/vec4 v0x1b80940_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1b82970;
T_16 ;
    %wait E_0x1b7a7d0;
    %load/vec4 v0x1b82cd0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1b82cd0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1b82ba0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1b82cd0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1b82cd0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1b82ba0_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1b78c20;
T_17 ;
    %wait E_0x1b78e90;
    %load/vec4 v0x1b78ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x1b78fd0_0;
    %store/vec4 v0x1b791a0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1b790b0_0;
    %store/vec4 v0x1b791a0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1b46330;
T_18 ;
    %wait E_0x1b47720;
    %load/vec4 v0x1b769d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %vpi_call 3 35 "$display", "command not found" {0 0 0};
    %jmp T_18.7;
T_18.0 ;
    %load/vec4 v0x1b76ab0_0;
    %load/vec4 v0x1b76ba0_0;
    %and;
    %store/vec4 v0x1b5b650_0, 0, 32;
    %jmp T_18.7;
T_18.1 ;
    %load/vec4 v0x1b76ab0_0;
    %load/vec4 v0x1b76ba0_0;
    %or;
    %store/vec4 v0x1b5b650_0, 0, 32;
    %jmp T_18.7;
T_18.2 ;
    %load/vec4 v0x1b76ab0_0;
    %load/vec4 v0x1b76ba0_0;
    %add;
    %store/vec4 v0x1b5b650_0, 0, 32;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v0x1b76ab0_0;
    %load/vec4 v0x1b76ba0_0;
    %sub;
    %store/vec4 v0x1b5b650_0, 0, 32;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v0x1b76ab0_0;
    %load/vec4 v0x1b76ba0_0;
    %cmp/u;
    %jmp/0xz  T_18.8, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1b5b650_0, 0, 32;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b5b650_0, 0, 32;
T_18.9 ;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v0x1b76ba0_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x1b5b650_0, 0, 32;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
    %load/vec4 v0x1b5b650_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.11, 8;
T_18.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.11, 8;
 ; End of false expr.
    %blend;
T_18.11;
    %pad/s 1;
    %store/vec4 v0x1b76c80_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1b7b4c0;
T_19 ;
    %wait E_0x1b7b7a0;
    %load/vec4 v0x1b7ea70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x1b7c000_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1b7c190, 4;
    %store/vec4 v0x1b7ec40_0, 0, 32;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1b7b4c0;
T_20 ;
    %wait E_0x1b7b720;
    %load/vec4 v0x1b7eb30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x1b7ed20_0;
    %load/vec4 v0x1b7c000_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x1b7c190, 4, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1b7eec0;
T_21 ;
    %wait E_0x1b7b640;
    %load/vec4 v0x1b7f170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x1b7f250_0;
    %store/vec4 v0x1b7f430_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1b7f360_0;
    %store/vec4 v0x1b7f430_0, 0, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1b7f5a0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b7f970_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x1b7f5a0;
T_23 ;
    %wait E_0x1b78330;
    %load/vec4 v0x1b7f970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1b7f970_0, 0, 32;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1b7f5a0;
T_24 ;
    %wait E_0x1b7f7e0;
    %load/vec4 v0x1b7fa50_0;
    %load/vec4 v0x1b7f970_0;
    %div;
    %cvt/rv;
    %store/real v0x1b7fb10_0;
    %vpi_call 12 38 "$display", $time, " time units,\012 clock cycles: %d,\012 number of instructions: %d,\012 Instructions per Clock Cycle: %f", v0x1b7f970_0, v0x1b7fa50_0, v0x1b7fb10_0 {0 0 0};
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1b4a740;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b83c60_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x1b4a740;
T_26 ;
    %delay 10, 0;
    %load/vec4 v0x1b83c60_0;
    %inv;
    %store/vec4 v0x1b83c60_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1b4a740;
T_27 ;
    %vpi_call 2 115 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 116 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1b4a740 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 117 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "myTest.v";
    "././alu.v";
    "././mux.v";
    "././getJumpAddr.v";
    "././pc.v";
    "././add4.v";
    "././adder.v";
    "././andGate.v";
    "././control.v";
    "././memReadWrite.v";
    "././statistics.v";
    "././memory.v";
    "././registers.v";
    "././regMux.v";
    "././signExtend.v";
    "././syscall.v";
