
---------- Begin Simulation Statistics ----------
final_tick                               1047139318000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57853                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701624                       # Number of bytes of host memory used
host_op_rate                                    58042                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19115.76                       # Real time elapsed on the host
host_tick_rate                               54778862                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105897839                       # Number of instructions simulated
sim_ops                                    1109523203                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.047139                       # Number of seconds simulated
sim_ticks                                1047139318000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.698909                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143608489                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           163751739                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12771791                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        224171112                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18467921                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18589674                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          121753                       # Number of indirect misses.
system.cpu0.branchPred.lookups              285371995                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863835                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811476                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8483464                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260701415                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29640620                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441376                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       90618296                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050805683                       # Number of instructions committed
system.cpu0.commit.committedOps            1052619670                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1931973101                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.544842                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.304942                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1414980789     73.24%     73.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    315547394     16.33%     89.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71117624      3.68%     93.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67590577      3.50%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19870246      1.03%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7336367      0.38%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2448870      0.13%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3440614      0.18%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29640620      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1931973101                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858175                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015991707                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326229824                       # Number of loads committed
system.cpu0.commit.membars                    3625342                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625348      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583948543     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328041292     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127163045     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052619670                       # Class of committed instruction
system.cpu0.commit.refs                     455204361                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050805683                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052619670                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.988527                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.988527                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            331490954                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4296619                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142068297                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1166697973                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               802729553                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                800438092                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8495361                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7874416                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5611866                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  285371995                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                204522738                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1139631082                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5623740                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1191109805                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               25567376                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136571                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         796350848                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         162076410                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570030                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1948765826                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.613754                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.904405                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1106914873     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               618122379     31.72%     88.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               134561121      6.90%     95.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                69364647      3.56%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9200443      0.47%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5347064      0.27%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1519544      0.08%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816533      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1919222      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1948765826                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      51                       # number of floating regfile writes
system.cpu0.idleCycles                      140789286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8590251                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               269630154                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.529026                       # Inst execution rate
system.cpu0.iew.exec_refs                   483528761                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133926245                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              263606272                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            359447890                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3589397                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3439782                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           140253882                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1143219095                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349602516                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8047673                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1105428103                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1997872                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5907255                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8495361                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9966689                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       135000                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16187411                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        45736                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13432                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4301129                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33218066                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11279345                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13432                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1159261                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7430990                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                457227772                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1095342742                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.881981                       # average fanout of values written-back
system.cpu0.iew.wb_producers                403266349                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.524199                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1095435954                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1351529805                       # number of integer regfile reads
system.cpu0.int_regfile_writes              699886444                       # number of integer regfile writes
system.cpu0.ipc                              0.502885                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.502885                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626919      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            611860941     54.95%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035298      0.72%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811552      0.16%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           354383020     31.83%     87.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133757945     12.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             64      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1113475777                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    104                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                207                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           75                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               322                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2327436                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002090                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 457583     19.66%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1666857     71.62%     91.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               202994      8.72%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1112176190                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4178185796                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1095342667                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1233830750                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1132457782                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1113475777                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10761313                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       90599421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           141188                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5319937                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     50117010                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1948765826                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.571375                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801666                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1139489798     58.47%     58.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          564538354     28.97%     87.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          201093830     10.32%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33366789      1.71%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6572766      0.34%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2419274      0.12%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             896728      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             224702      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             163585      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1948765826                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.532877                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         26708411                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4769178                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           359447890                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          140253882                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1501                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2089555112                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4724418                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              285563981                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670645255                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10906204                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               813783212                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16891224                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                45084                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1412204614                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1155133254                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          740831781                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                793321711                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18910149                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8495361                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             47462723                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                70186518                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1412204574                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        138838                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4693                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22388997                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4689                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3045551415                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2303285948                       # The number of ROB writes
system.cpu0.timesIdled                       25777604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1468                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.247955                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9909623                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10404027                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1956403                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19297661                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            315380                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         468489                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          153109                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20971427                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4786                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1143273                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12205373                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1289101                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434265                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22776318                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55092156                       # Number of instructions committed
system.cpu1.commit.committedOps              56903533                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    334594925                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.170067                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.816477                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    311237999     93.02%     93.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11535385      3.45%     96.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3742526      1.12%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3653724      1.09%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1005707      0.30%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       302815      0.09%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1721463      0.51%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       106205      0.03%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1289101      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    334594925                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502948                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52989109                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16128311                       # Number of loads committed
system.cpu1.commit.membars                    3622524                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622524      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32021661     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17939510     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3319697      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56903533                       # Class of committed instruction
system.cpu1.commit.refs                      21259219                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55092156                       # Number of Instructions Simulated
system.cpu1.committedOps                     56903533                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.142834                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.142834                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            291901611                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               819269                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8908532                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87826644                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12285336                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28223590                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1143770                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1184239                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4626956                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20971427                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12870384                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    322144578                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               124014                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     101436554                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3913800                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061968                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14079752                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10225003                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.299734                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         338181263                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.311712                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.809523                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               278802856     82.44%     82.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31653523      9.36%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16745620      4.95%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6031843      1.78%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3015649      0.89%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1485632      0.44%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  442365      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     122      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3653      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           338181263                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         240706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1213156                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14810540                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191811                       # Inst execution rate
system.cpu1.iew.exec_refs                    22668927                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5216274                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              247388763                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22641304                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712010                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1741612                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7093478                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79670574                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17452653                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           836731                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64912969                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1555179                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1929812                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1143770                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5498022                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        36036                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          295054                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8605                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          503                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2437                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6512993                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1962570                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           503                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       208239                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1004917                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37025928                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64358035                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.847105                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31364834                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.190171                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64374146                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                81035873                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42813325                       # number of integer regfile writes
system.cpu1.ipc                              0.162791                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162791                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622623      5.51%      5.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39309247     59.79%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19398007     29.50%     94.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3419677      5.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65749700                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1984368                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030181                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 342430     17.26%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1447904     72.97%     90.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               194032      9.78%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64111431                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         471809240                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64358023                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102438025                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71535494                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65749700                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8135080                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22767040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           144235                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700815                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15204296                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    338181263                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194421                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652805                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          298052593     88.13%     88.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26346563      7.79%     95.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7269415      2.15%     98.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2960091      0.88%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2544469      0.75%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             439200      0.13%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             425889      0.13%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              89520      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              53523      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      338181263                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194283                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16077440                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1902155                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22641304                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7093478                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       338421969                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1755848689                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              265845389                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38005519                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10985134                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14716406                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1765640                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                52563                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            103319845                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83927189                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56637281                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28570635                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              13973655                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1143770                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             27873576                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18631762                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       103319833                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31487                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               605                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23577034                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           604                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   412985532                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162951940                       # The number of ROB writes
system.cpu1.timesIdled                           2699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5455254                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1140994                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7236305                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              27090                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1664204                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7817545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15584097                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1928473                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        53897                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59179479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4092643                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118345965                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4146540                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5235836                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2803387                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4963028                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              336                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            250                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2581033                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2581029                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5235836                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           227                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23400962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23400962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    679696128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               679696128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              517                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7817682                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7817682    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7817682                       # Request fanout histogram
system.membus.respLayer1.occupancy        40721830071                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28560354699                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       472442300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   540932811.455776                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       108000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1290639500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1044777106500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2362211500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    172914556                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       172914556                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    172914556                       # number of overall hits
system.cpu0.icache.overall_hits::total      172914556                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31608181                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31608181                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31608181                       # number of overall misses
system.cpu0.icache.overall_misses::total     31608181                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 414252223496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 414252223496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 414252223496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 414252223496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    204522737                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    204522737                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    204522737                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    204522737                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.154546                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.154546                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.154546                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.154546                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13105.854573                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13105.854573                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13105.854573                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13105.854573                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3530                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.868852                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29827576                       # number of writebacks
system.cpu0.icache.writebacks::total         29827576                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1780572                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1780572                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1780572                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1780572                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29827609                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29827609                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29827609                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29827609                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 367764159498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 367764159498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 367764159498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 367764159498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.145840                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.145840                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.145840                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.145840                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12329.656041                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12329.656041                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12329.656041                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12329.656041                       # average overall mshr miss latency
system.cpu0.icache.replacements              29827576                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    172914556                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      172914556                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31608181                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31608181                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 414252223496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 414252223496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    204522737                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    204522737                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.154546                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.154546                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13105.854573                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13105.854573                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1780572                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1780572                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29827609                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29827609                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 367764159498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 367764159498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.145840                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.145840                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12329.656041                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12329.656041                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          202741933                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29827576                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.797131                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        438873082                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       438873082                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    410280831                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       410280831                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    410280831                       # number of overall hits
system.cpu0.dcache.overall_hits::total      410280831                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     45430044                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      45430044                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     45430044                       # number of overall misses
system.cpu0.dcache.overall_misses::total     45430044                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1211258145767                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1211258145767                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1211258145767                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1211258145767                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455710875                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455710875                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455710875                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455710875                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.099690                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.099690                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.099690                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.099690                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26662.050905                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26662.050905                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26662.050905                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26662.050905                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7609609                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       586445                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           148034                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7305                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.404468                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.279945                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27605386                       # number of writebacks
system.cpu0.dcache.writebacks::total         27605386                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18575843                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18575843                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18575843                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18575843                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26854201                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26854201                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26854201                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26854201                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 493309409347                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 493309409347                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 493309409347                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 493309409347                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058928                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058928                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058928                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058928                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18369.915729                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18369.915729                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18369.915729                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18369.915729                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27605386                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    295171060                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      295171060                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33379838                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33379838                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 738258967000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 738258967000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328550898                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328550898                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101597                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101597                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22116.912820                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22116.912820                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11522243                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11522243                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21857595                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21857595                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 352594573000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 352594573000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16131.444150                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16131.444150                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115109771                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115109771                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12050206                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12050206                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 472999178767                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 472999178767                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127159977                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127159977                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.094764                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.094764                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39252.372845                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39252.372845                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7053600                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7053600                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4996606                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4996606                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 140714836347                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 140714836347                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039294                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039294                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28162.083692                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28162.083692                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1788                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1788                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1358                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1358                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8765000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8765000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.431659                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.431659                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6454.344624                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6454.344624                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1343                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1343                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       922500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       922500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004768                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004768                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        61500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        61500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2943                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2943                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       696000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       696000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044481                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044481                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5080.291971                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5080.291971                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       559000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       559000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044481                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044481                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4080.291971                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4080.291971                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050705                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050705                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760771                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760771                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66182985500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66182985500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811476                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811476                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419973                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419973                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86994.621903                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86994.621903                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760771                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760771                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65422214500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65422214500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419973                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419973                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85994.621903                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85994.621903                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987606                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          438950964                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27614740                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.895531                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987606                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999613                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999613                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        942671926                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       942671926                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29742543                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25266921                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 796                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              191692                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55201952                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29742543                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25266921                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                796                       # number of overall hits
system.l2.overall_hits::.cpu1.data             191692                       # number of overall hits
system.l2.overall_hits::total                55201952                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             85062                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2337772                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1958                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1534735                       # number of demand (read+write) misses
system.l2.demand_misses::total                3959527                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            85062                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2337772                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1958                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1534735                       # number of overall misses
system.l2.overall_misses::total               3959527                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7215867499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 235864166264                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    179218499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 158653793398                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     401913045660                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7215867499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 235864166264                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    179218499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 158653793398                       # number of overall miss cycles
system.l2.overall_miss_latency::total    401913045660                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29827605                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27604693                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2754                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1726427                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59161479                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29827605                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27604693                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2754                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1726427                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59161479                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002852                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.084687                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.710966                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.888966                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066927                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002852                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.084687                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.710966                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.888966                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066927                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84830.682314                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100892.715912                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91531.409091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103375.366691                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101505.317595                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84830.682314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100892.715912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91531.409091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103375.366691                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101505.317595                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             192704                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7243                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.605550                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3739473                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2803387                       # number of writebacks
system.l2.writebacks::total                   2803387                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          59839                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5214                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               65064                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         59839                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5214                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              65064                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        85057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2277933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1529521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3894463                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        85057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2277933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1529521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3995170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7889633                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6364935499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 208996811430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    159197999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 143045007908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 358565952836                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6364935499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 208996811430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    159197999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 143045007908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 370519954288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 729085907124                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.082520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.708787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.885946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065828                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.082520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.708787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.885946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133358                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74831.413041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91748.445380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81556.351947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93522.748565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92070.704699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74831.413041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91748.445380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81556.351947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93522.748565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92741.974506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92410.623805                       # average overall mshr miss latency
system.l2.replacements                       11806023                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7426488                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7426488                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7426488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7426488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51617371                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51617371                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51617371                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51617371                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3995170                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3995170                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 370519954288                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 370519954288                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92741.974506                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92741.974506                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       238000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       238000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.842105                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8814.814815                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4958.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       535500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       414500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       950000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.842105                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19738.095238                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19791.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        16250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2954.545455                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       366500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       425000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.954545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20361.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20238.095238                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4260783                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           110713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4371496                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1503992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1110187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2614179                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 148762811164                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 113362128931                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  262124940095                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5764775                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1220900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6985675                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.260893                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.909319                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.374220                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98911.969721                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102110.841625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100270.463536                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31005                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2551                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            33556                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1472987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1107636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2580623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 131695671250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 102103719935                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 233799391185                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.255515                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.907229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.369416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89407.218971                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92181.655287                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90598.042095                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29742543                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           796                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29743339                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        85062                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1958                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87020                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7215867499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    179218499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7395085998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29827605                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29830359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.710966                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84830.682314                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91531.409091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84981.452517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        85057                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87009                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6364935499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    159197999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6524133498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.708787                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74831.413041                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81556.351947                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74982.283419                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21006138                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        80979                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21087117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       833780                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       424548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1258328                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  87101355100                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45291664467                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 132393019567                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21839918                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       505527                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22345445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038177                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.839813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104465.632541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106682.081807                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105213.441620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        28834                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2663                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        31497                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       804946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       421885                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1226831                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  77301140180                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40941287973                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 118242428153                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.036857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.834545                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96032.703038                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97043.715641                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96380.371993                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           53                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                57                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          276                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             287                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3746492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       250498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3996990                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          329                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           344                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.838906                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.733333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.834302                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13574.246377                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 22772.545455                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13926.794425                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           56                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           60                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          220                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          227                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4381491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       141499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4522990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.668693                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.466667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.659884                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19915.868182                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20214.142857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19925.066079                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999913                       # Cycle average of tags in use
system.l2.tags.total_refs                   122053872                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11806140                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.338169                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.035218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.146709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.413566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.899604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.502699                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.547425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.049167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.147087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.226605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 957452292                       # Number of tag accesses
system.l2.tags.data_accesses                957452292                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5443584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     145820224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        124928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      97893312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    250997312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          500279360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5443584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       124928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5568512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    179416768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       179416768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          85056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2278441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1529583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3921833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7816865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2803387                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2803387                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5198529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        139255801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           119304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         93486426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    239698107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             477758166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5198529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       119304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5317833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      171339921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171339921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      171339921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5198529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       139255801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          119304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        93486426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    239698107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            649098087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2726705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     85055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2183439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1508949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3918287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008912178250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167274                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167274                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14773281                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2564910                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7816865                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2803387                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7816865                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2803387                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 119183                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 76682                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            349616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            352130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            407348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1598980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            428702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            484811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            433449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            439478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            486096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            441652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           399183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           372456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           436837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           350132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           350006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           366806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            185646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            210735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            205000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            220105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            236460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            219153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           172938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           155931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           138621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           145922                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 299556300429                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                38488410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            443887837929                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38915.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57665.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5476517                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1600742                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7816865                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2803387                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2287676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1363662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  572464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  459296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  392799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  335000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  305802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  284170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  260376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  238409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 245315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 366154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 213061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 133991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 102718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  72179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  43614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  18944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 149147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 168762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 170918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 170845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 172084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 172004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 172756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 178004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 171471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 170674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 168249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 166176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 165900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 166287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3347087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    199.324645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.731470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.300733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2042770     61.03%     61.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       644711     19.26%     80.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       155401      4.64%     84.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        85306      2.55%     87.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63893      1.91%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        53859      1.61%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        46855      1.40%     92.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42509      1.27%     93.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       211783      6.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3347087                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.018114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.770414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    427.880646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       167269    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167274                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.300668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.279712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.871659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           146270     87.44%     87.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2202      1.32%     88.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12063      7.21%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4376      2.62%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1576      0.94%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              438      0.26%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              204      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               82      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               40      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167274                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              492651648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7627712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174507392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               500279360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            179416768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       470.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       166.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    477.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1047139209000                       # Total gap between requests
system.mem_ctrls.avgGap                      98598.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5443520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    139740096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       124928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     96572736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    250770368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174507392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5198467.774466663599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 133449383.093453869224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 119304.086717523111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 92225298.334180220962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 239481379.114827603102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 166651551.517808645964                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        85056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2278441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1529583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3921833                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2803387                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2845053467                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 115359087185                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     77582834                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  79750021469                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 245856092974                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25041089260107                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33449.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50630.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39745.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52138.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62689.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8932441.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11859946980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6303684750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22870619520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7240254840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82659860400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     229902595590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     208499312640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       569336274720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.706329                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 539291128872                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34966100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 472882089128                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12038354160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6398510415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32090829960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6993004320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82659860400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     344578971840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     111929732640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       596689263735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.827962                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 286835493554                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34966100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 725337724446                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9972455892.045454                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46526861808.612404                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     95.45%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 349568675500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   169563199500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 877576118500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12867317                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12867317                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12867317                       # number of overall hits
system.cpu1.icache.overall_hits::total       12867317                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3067                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3067                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3067                       # number of overall misses
system.cpu1.icache.overall_misses::total         3067                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    210261999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    210261999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    210261999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    210261999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12870384                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12870384                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12870384                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12870384                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000238                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000238                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000238                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000238                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68556.243560                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68556.243560                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68556.243560                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68556.243560                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          129                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2722                       # number of writebacks
system.cpu1.icache.writebacks::total             2722                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          313                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          313                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          313                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          313                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2754                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2754                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2754                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2754                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    192289500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    192289500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    192289500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    192289500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000214                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000214                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000214                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000214                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69821.895425                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69821.895425                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69821.895425                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69821.895425                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2722                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12867317                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12867317                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3067                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3067                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    210261999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    210261999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12870384                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12870384                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000238                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000238                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68556.243560                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68556.243560                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          313                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          313                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2754                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2754                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    192289500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    192289500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69821.895425                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69821.895425                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989189                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12812724                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2722                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4707.099192                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        352361500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989189                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999662                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999662                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25743522                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25743522                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15940321                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15940321                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15940321                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15940321                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4375836                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4375836                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4375836                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4375836                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 451723989486                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 451723989486                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 451723989486                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 451723989486                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20316157                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20316157                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20316157                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20316157                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.215387                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.215387                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.215387                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.215387                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 103231.471537                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103231.471537                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 103231.471537                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103231.471537                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1933740                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       440616                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            34163                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5333                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.603343                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.620664                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1726113                       # number of writebacks
system.cpu1.dcache.writebacks::total          1726113                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3348174                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3348174                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3348174                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3348174                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1027662                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1027662                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1027662                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1027662                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 102886321973                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 102886321973                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 102886321973                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 102886321973                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050583                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050583                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050583                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050583                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100116.888601                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100116.888601                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100116.888601                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100116.888601                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1726113                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14405455                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14405455                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2591436                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2591436                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 219407304500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 219407304500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16996891                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16996891                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84666.302583                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84666.302583                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2085687                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2085687                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       505749                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       505749                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47276695500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47276695500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029755                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029755                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93478.574352                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93478.574352                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1534866                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1534866                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1784400                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1784400                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 232316684986                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 232316684986                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3319266                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3319266                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.537589                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.537589                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 130193.165762                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 130193.165762                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1262487                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1262487                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       521913                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       521913                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55609626473                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55609626473                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157237                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157237                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106549.609749                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106549.609749                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8033500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8033500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.362637                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.362637                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48687.878788                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48687.878788                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3593000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3593000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096703                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096703                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 81659.090909                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81659.090909                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       977000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       977000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.257919                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.257919                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8570.175439                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8570.175439                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       863000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       863000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.257919                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.257919                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7570.175439                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7570.175439                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102965                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102965                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708234                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708234                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62016605500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62016605500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391030                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391030                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87565.134546                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87565.134546                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708234                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708234                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61308371500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61308371500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391030                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391030                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86565.134546                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86565.134546                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.009841                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18775825                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1735789                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.816882                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        352373000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.009841                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.906558                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.906558                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45992322                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45992322                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1047139318000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52176556                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10229875                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51735301                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9002636                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7338705                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             341                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           251                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7004050                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7004050                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29830363                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22346194                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          344                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          344                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89482789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     82825565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5188650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177505234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3817931520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3533444992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       350464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    220962176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7572689152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19164370                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180641024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         78327741                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078512                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.271811                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               72236286     92.22%     92.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6035033      7.70%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  54607      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1815      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           78327741                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118336032471                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41425189618                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44778143889                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2604264630                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4134992                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1651365104000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138784                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703344                       # Number of bytes of host memory used
host_op_rate                                   139137                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10274.46                       # Real time elapsed on the host
host_tick_rate                               58808520                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1425926978                       # Number of instructions simulated
sim_ops                                    1429553751                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.604226                       # Number of seconds simulated
sim_ticks                                604225786000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.886133                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               94263374                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            94370831                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3583867                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        103222259                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5278                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12807                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7529                       # Number of indirect misses.
system.cpu0.branchPred.lookups              104716995                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1630                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           770                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3582214                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  60087588                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13180530                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2833                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      122591361                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           262798771                       # Number of instructions committed
system.cpu0.commit.committedOps             262799397                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1185213837                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.221732                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.147966                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1123246762     94.77%     94.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11092949      0.94%     95.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20551897      1.73%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2258562      0.19%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1194041      0.10%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       973754      0.08%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       269600      0.02%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     12445742      1.05%     98.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13180530      1.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1185213837                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10417                       # Number of function calls committed.
system.cpu0.commit.int_insts                261558365                       # Number of committed integer instructions.
system.cpu0.commit.loads                     81104365                       # Number of loads committed
system.cpu0.commit.membars                        988                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1039      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       180422096     68.65%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       81105079     30.86%     99.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1269829      0.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        262799397                       # Class of committed instruction
system.cpu0.commit.refs                      82375002                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  262798771                       # Number of Instructions Simulated
system.cpu0.committedOps                    262799397                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.585406                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.585406                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            990354557                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1728                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            81477227                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             407361926                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                49532324                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                139210858                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3582605                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3228                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             20719435                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  104716995                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 95405317                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1102786458                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1032867                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     466212771                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                7168516                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.086899                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          97029027                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          94268652                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.386886                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1203399779                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.387414                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.699409                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               858146722     71.31%     71.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               240432701     19.98%     91.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97071837      8.07%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3386523      0.28%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2342021      0.19%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13158      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2005057      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     467      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1293      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1203399779                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1639397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3704539                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                73269096                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.441043                       # Inst execution rate
system.cpu0.iew.exec_refs                   303142837                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1290150                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              104693459                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            119412885                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2037                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2080859                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1676115                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          381812849                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            301852687                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3156954                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            531473499                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                935849                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            624420959                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3582605                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            625618778                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19606609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1257                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          173                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           45                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     38308520                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       405478                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           173                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       655830                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3048709                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                278515548                       # num instructions consuming a value
system.cpu0.iew.wb_count                    325141309                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.742990                       # average fanout of values written-back
system.cpu0.iew.wb_producers                206934157                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.269818                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     326068904                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               641018034                       # number of integer regfile reads
system.cpu0.int_regfile_writes              251516239                       # number of integer regfile writes
system.cpu0.ipc                              0.218083                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.218083                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1307      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            229237218     42.88%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1337      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  258      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     42.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           304050292     56.87%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1339720      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             534630452                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   40632880                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.076002                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2169440      5.34%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              38462496     94.66%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  944      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             575261705                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2319959270                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    325140990                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        500826110                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 381809733                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                534630452                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3116                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      119013455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6666346                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           283                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     76049521                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1203399779                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.444267                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.184528                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          986733573     82.00%     82.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           94399170      7.84%     89.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           38614428      3.21%     93.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17987416      1.49%     94.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           35409687      2.94%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           20017020      1.66%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5951094      0.49%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2689362      0.22%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1598029      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1203399779                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.443662                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2481796                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          527315                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           119412885                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1676115                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    592                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1205039176                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3412396                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              738772120                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            201447136                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25474174                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                60123902                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             243976146                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               323057                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            527299893                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             393173654                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          303196554                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                145848700                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1723939                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3582605                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            254978991                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               101749426                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       527299581                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         93461                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1176                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                124602859                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1160                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1557420828                       # The number of ROB reads
system.cpu0.rob.rob_writes                  788980055                       # The number of ROB writes
system.cpu0.timesIdled                          17016                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  268                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.491050                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16336517                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16420087                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2195784                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         28139796                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4435                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          20846                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16411                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29867189                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          367                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           464                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2195536                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13130951                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3391683                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2598                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       48369601                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57230368                       # Number of instructions committed
system.cpu1.commit.committedOps              57231151                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    187300179                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.305558                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.268387                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    169689065     90.60%     90.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7053958      3.77%     94.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3979803      2.12%     96.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       891730      0.48%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       737093      0.39%     97.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       678791      0.36%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        79786      0.04%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       798270      0.43%     98.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3391683      1.81%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    187300179                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4166                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55991472                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13961084                       # Number of loads committed
system.cpu1.commit.membars                       1141                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1141      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41889697     73.19%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13961548     24.40%     97.59% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1378525      2.41%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57231151                       # Class of committed instruction
system.cpu1.commit.refs                      15340073                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57230368                       # Number of Instructions Simulated
system.cpu1.committedOps                     57231151                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.417407                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.417407                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            121832365                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  257                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13908831                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             118243045                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15581600                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52787922                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2204217                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1001                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2915243                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29867189                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18010438                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    174482163                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               615715                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     138751618                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4408930                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.152711                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18634719                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16340952                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.709439                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         195321347                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.710386                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.105171                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               112160609     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                50019694     25.61%     83.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22881592     11.71%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4048037      2.07%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3202037      1.64%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   39032      0.02%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2969779      1.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      44      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     523      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           195321347                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         258134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2339508                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18167603                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.449161                       # Inst execution rate
system.cpu1.iew.exec_refs                    25822399                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1539705                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               56490381                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26117099                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1572                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3412353                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2451718                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          105188371                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24282694                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1872332                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             87846639                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                377703                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             35626652                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2204217                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             36267897                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       653693                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          280112                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          952                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         8538                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     12156015                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1072729                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          8538                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1254937                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1084571                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 66637406                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81565303                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.727172                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48456863                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.417044                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81923760                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               113516640                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62219862                       # number of integer regfile writes
system.cpu1.ipc                              0.292619                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.292619                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1332      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63061542     70.29%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2809      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            25028274     27.90%     98.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1624854      1.81%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              89718971                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1057194                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011783                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 239539     22.66%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                817440     77.32%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  215      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              90774833                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         376141932                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81565303                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        153154104                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 105185482                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 89718971                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2889                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       47957220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           325449                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           291                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     32444640                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    195321347                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.459340                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.036676                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          148571849     76.07%     76.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24096859     12.34%     88.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12449599      6.37%     94.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4343902      2.22%     97.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3563711      1.82%     98.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1156462      0.59%     99.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             586322      0.30%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             285022      0.15%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             267621      0.14%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      195321347                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.458734                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5254899                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          938492                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26117099                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2451718                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    191                       # number of misc regfile reads
system.cpu1.numCycles                       195579481                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1012756925                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               99400264                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42723499                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3361015                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18227987                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18546819                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               255132                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            152224555                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             113342189                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           86243941                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52151142                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1751227                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2204217                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23276751                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                43520442                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       152224555                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         60986                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1250                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11514202                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1247                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   289508845                       # The number of ROB reads
system.cpu1.rob.rob_writes                  219232880                       # The number of ROB writes
system.cpu1.timesIdled                           2478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         31592105                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4480982                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            39109718                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              47236                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              18136337                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     45667061                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      91161887                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       381928                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       163926                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25357569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     21682989                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50713216                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       21846915                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           45585159                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       418781                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         45076507                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1696                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            445                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79298                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79297                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      45585159                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    136826343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              136826343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2949327232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2949327232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1363                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          45666598                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                45666598    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            45666598                       # Request fanout histogram
system.membus.respLayer1.occupancy       235653864687                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             39.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        103642405287                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   604225786000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   604225786000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    94789277.777778                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   34348520.152309                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       443500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    108883500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   602519579000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1706207000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     95388658                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        95388658                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     95388658                       # number of overall hits
system.cpu0.icache.overall_hits::total       95388658                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16659                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16659                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16659                       # number of overall misses
system.cpu0.icache.overall_misses::total        16659                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1275165000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1275165000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1275165000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1275165000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     95405317                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     95405317                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     95405317                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     95405317                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000175                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000175                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000175                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000175                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76545.110751                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76545.110751                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76545.110751                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76545.110751                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          897                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.850000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15328                       # number of writebacks
system.cpu0.icache.writebacks::total            15328                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1331                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1331                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1331                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1331                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15328                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15328                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15328                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15328                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1176769500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1176769500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1176769500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1176769500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000161                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000161                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000161                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000161                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76772.540449                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76772.540449                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76772.540449                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76772.540449                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15328                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     95388658                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       95388658                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16659                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16659                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1275165000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1275165000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     95405317                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     95405317                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000175                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76545.110751                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76545.110751                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1331                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1331                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15328                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15328                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1176769500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1176769500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76772.540449                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76772.540449                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           95404217                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15360                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6211.212044                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        190825962                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       190825962                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     66762654                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66762654                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     66762654                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66762654                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     36538988                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36538988                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     36538988                       # number of overall misses
system.cpu0.dcache.overall_misses::total     36538988                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3034517043165                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3034517043165                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3034517043165                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3034517043165                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    103301642                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    103301642                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    103301642                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    103301642                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.353712                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.353712                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.353712                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.353712                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83048.743527                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83048.743527                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83048.743527                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83048.743527                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    889767719                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       421031                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         19833956                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5893                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.860830                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.445953                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23276945                       # number of writebacks
system.cpu0.dcache.writebacks::total         23276945                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13260040                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13260040                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13260040                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13260040                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23278948                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23278948                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23278948                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23278948                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2103969738872                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2103969738872                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2103969738872                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2103969738872                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.225349                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.225349                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.225349                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.225349                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90380.791214                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90380.791214                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90380.791214                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90380.791214                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23276945                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     66096390                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       66096390                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35936141                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35936141                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2986822105000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2986822105000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    102032531                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    102032531                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.352203                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.352203                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83114.714655                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83114.714655                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12701636                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12701636                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23234505                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23234505                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2099632688500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2099632688500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.227717                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.227717                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90367.007539                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90367.007539                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       666264                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        666264                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       602847                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       602847                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  47694938165                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  47694938165                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1269111                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1269111                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.475015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.475015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 79116.157441                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79116.157441                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       558404                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       558404                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44443                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44443                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4337050372                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4337050372                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 97586.804941                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 97586.804941                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          722                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          722                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          149                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          149                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6730000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6730000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.171068                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.171068                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 45167.785235                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45167.785235                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          136                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       299000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       299000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014925                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014925                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        23000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        23000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          526                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          526                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          224                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          224                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1056000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1056000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          750                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          750                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.298667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.298667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4714.285714                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4714.285714                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          224                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          224                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       833000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       833000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.298667                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.298667                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3718.750000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3718.750000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          660                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            660                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          110                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          110                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       466000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       466000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          770                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          770                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.142857                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.142857                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4236.363636                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4236.363636                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          106                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          106                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       352500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       352500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.137662                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.137662                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3325.471698                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3325.471698                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999324                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           90046182                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23277667                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.868351                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999324                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        229885701                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       229885701                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1306                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2608491                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 255                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              273933                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2883985                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1306                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2608491                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                255                       # number of overall hits
system.l2.overall_hits::.cpu1.data             273933                       # number of overall hits
system.l2.overall_hits::total                 2883985                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14022                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          20667424                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1770266                       # number of demand (read+write) misses
system.l2.demand_misses::total               22454027                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14022                       # number of overall misses
system.l2.overall_misses::.cpu0.data         20667424                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2315                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1770266                       # number of overall misses
system.l2.overall_misses::total              22454027                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1137622500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 2027918495043                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    201858499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 187757689124                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2217015665166                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1137622500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 2027918495043                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    201858499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 187757689124                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2217015665166                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15328                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23275915                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2044199                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25338012                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15328                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23275915                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2044199                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25338012                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.914796                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.887932                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.900778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.865995                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.886180                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.914796                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.887932                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.900778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.865995                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.886180                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81131.258023                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98121.492792                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87195.895896                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106061.851227                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98735.770878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81131.258023                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98121.492792                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87195.895896                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106061.851227                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98735.770878                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2267783                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     88391                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.656266                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  23127467                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              418777                       # number of writebacks
system.l2.writebacks::total                    418777                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         644054                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           7982                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              652060                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        644054                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          7982                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             652060                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     20023370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1762284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21801967                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     20023370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1762284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     23951950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         45753917                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    996862500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1790556556113                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    178208001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 169650212702                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1961381839316                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    996862500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1790556556113                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    178208001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 169650212702                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2282953083091                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4244334922407                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.913883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.860261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.896887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.862090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.860445                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.913883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.860261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.896887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.862090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.805742                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71163.799258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89423.336637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77313.666377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96267.237688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89963.526654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71163.799258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89423.336637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77313.666377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96267.237688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95313.871442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92764.405776                       # average overall mshr miss latency
system.l2.replacements                       67242239                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       478316                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           478316                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       478320                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       478320                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000008                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000008                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000008                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000008                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24483564                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24483564                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24483565                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24483565                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     23951950                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       23951950                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2282953083091                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2282953083091                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95313.871442                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95313.871442                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             107                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  128                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           634                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           103                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                737                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4601000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       554000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5155000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          741                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              865                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.855601                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.830645                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.852023                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7257.097792                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5378.640777                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6994.572592                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          627                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          100                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           727                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12994999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2130000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15124999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.846154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.806452                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.840462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20725.676236                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        21300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20804.675378                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        81500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        81500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.925000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        16300                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1940.476190                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           37                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       120000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       728500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       848500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.925000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.911111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        30000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19689.189189                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20695.121951                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1889                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3546                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5435                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          41135                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          38674                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79809                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4217913000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4054124000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8272037000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.956094                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.916011                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.936242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102538.300717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104828.153281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103647.921914                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          258                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          254                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              512                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        40877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        38420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79297                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3794022500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3654366000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7448388500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.950098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.909995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.930236                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92815.580889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95116.241541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93930.268484                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1306                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1561                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14022                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1137622500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    201858499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1339480999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.914796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.900778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.912784                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81131.258023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87195.895896                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81990.634694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14008                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2305                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16313                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    996862500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    178208001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1175070501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.913883                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.896887                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.911443                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71163.799258                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77313.666377                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72032.765341                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2606602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       270387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2876989                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     20626289                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1731592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22357881                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2023700582043                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 183703565124                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2207404147167                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23232891                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2001979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25234870                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.887806                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.864940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.885992                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98112.684354                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106089.405082                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98730.472139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       643796                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         7728                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       651524                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     19982493                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1723864                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     21706357                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1786762533613                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 165995846702                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1952758380315                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.860095                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.861080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.860173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89416.397324                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96292.890102                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89962.510997                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    73519486                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  67242303                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.093352                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.044902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.016699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.739900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.186475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.005624                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.375702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.230311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.375088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 469649567                       # Number of tag accesses
system.l2.tags.data_accesses                469649567                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        896512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1281892608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        147520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     112788800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1526799744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2922525184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       896512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       147520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1044032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26801984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26801984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       20029572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1762325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     23856246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            45664456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       418781                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             418781                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1483737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2121545683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           244147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        186666645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2526869557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4836809768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1483737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       244147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1727884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44357564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44357564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44357564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1483737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2121545683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          244147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       186666645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2526869557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4881167332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    394032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  19976009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1747292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  23849679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.035443798250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24254                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24254                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            69316304                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             371016                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    45664456                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     418782                       # Number of write requests accepted
system.mem_ctrls.readBursts                  45664456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   418782                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  75163                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24750                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1242153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1155781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1140670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1145451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4223829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6215576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6082912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5292994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5180441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4381652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2611960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1501912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1446469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1385601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1309923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1271969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             45138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22183                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1726118482234                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               227946465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2580917725984                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37862.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56612.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 37523188                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  329986                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              45664456                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               418782                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5151112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6502030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5660836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4111614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2864420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2440892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2161488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1967553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1817543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1707006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1800548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3512383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1782797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1304136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1098827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 848670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 566386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 271172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  17549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8130162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    361.977173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.380906                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.742557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2695876     33.16%     33.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1844934     22.69%     55.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       767982      9.45%     65.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       468262      5.76%     71.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       330247      4.06%     75.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       265913      3.27%     78.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       242699      2.99%     81.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       212982      2.62%     83.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1301267     16.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8130162                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1879.661417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    126.720219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  36070.357131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        24238     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.37626e+06-1.44179e+06           16      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24254                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.783297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21671     89.35%     89.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              450      1.86%     91.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1271      5.24%     96.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              582      2.40%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              188      0.78%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               72      0.30%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24254                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2917714752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4810432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25218432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2922525184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26802048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4828.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4836.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    37.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  604225796500                       # Total gap between requests
system.mem_ctrls.avgGap                      13111.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       896512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1278464576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       147520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    111826688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1526379456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25218432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1483736.743403400527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2115872254.415835142136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 244147.144028043840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 185074339.081582993269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2526173975.633671760559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 41736768.910421840847                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     20029572                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1762325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     23856246                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       418782                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    417457553                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 958460469084                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     82431021                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  96527664137                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1525429704189                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15129765024925                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29801.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47852.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35761.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54772.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63942.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36128021.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25148565120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13366794540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        136302078780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          975952080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47697293280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     268889707530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5589264000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       497969655330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        824.144992                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  11861615560                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20176520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 572187650440                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          32900755860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          17487170250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        189205473240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1080926280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47697293280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     272578883760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2482589280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       563433091950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        932.487664                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4033520261                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20176520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 580015745739                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                322                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3126148925.925926                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6306908260.513319                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          162    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        80000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  16003210000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    97789660000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 506436126000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18007765                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18007765                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18007765                       # number of overall hits
system.cpu1.icache.overall_hits::total       18007765                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2673                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2673                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2673                       # number of overall misses
system.cpu1.icache.overall_misses::total         2673                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    216927000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    216927000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    216927000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    216927000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18010438                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18010438                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18010438                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18010438                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000148                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000148                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000148                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000148                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 81154.882155                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81154.882155                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 81154.882155                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81154.882155                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2570                       # number of writebacks
system.cpu1.icache.writebacks::total             2570                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          103                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          103                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2570                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2570                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2570                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2570                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    209157500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    209157500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    209157500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    209157500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000143                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000143                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000143                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000143                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 81384.241245                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 81384.241245                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 81384.241245                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 81384.241245                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2570                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18007765                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18007765                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2673                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2673                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    216927000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    216927000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18010438                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18010438                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000148                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000148                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 81154.882155                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81154.882155                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          103                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2570                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2570                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    209157500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    209157500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 81384.241245                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 81384.241245                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18067682                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2602                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6943.767102                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36023446                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36023446                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15585211                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15585211                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15585211                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15585211                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5222170                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5222170                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5222170                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5222170                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 413102817770                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 413102817770                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 413102817770                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 413102817770                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20807381                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20807381                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20807381                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20807381                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.250977                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.250977                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.250977                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.250977                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79105.585948                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79105.585948                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79105.585948                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79105.585948                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     40778951                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        50748                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           691175                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            632                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.999459                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.297468                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2044363                       # number of writebacks
system.cpu1.dcache.writebacks::total          2044363                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3175847                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3175847                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3175847                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3175847                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2046323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2046323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2046323                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2046323                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 195216229311                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 195216229311                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 195216229311                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 195216229311                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.098346                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.098346                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.098346                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.098346                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95398.541340                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95398.541340                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95398.541340                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95398.541340                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2044363                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14805597                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14805597                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4624061                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4624061                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 365481701500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 365481701500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19429658                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19429658                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.237990                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.237990                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79039.117672                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79039.117672                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2620096                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2620096                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2003965                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2003965                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 191034912000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 191034912000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.103139                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.103139                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95328.467314                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95328.467314                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       779614                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        779614                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       598109                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       598109                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  47621116270                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  47621116270                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1377723                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1377723                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.434129                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.434129                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79619.461118                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79619.461118                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       555751                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       555751                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42358                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42358                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4181317311                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4181317311                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.030745                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030745                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98713.756811                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98713.756811                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          680                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          680                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     14114000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     14114000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.191439                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.191439                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 87664.596273                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 87664.596273                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           74                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           74                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           87                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7098500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7098500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103448                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103448                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 81591.954023                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81591.954023                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          572                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          572                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          225                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          225                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1975500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1975500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.282309                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.282309                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         8780                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         8780                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          225                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          225                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1750500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1750500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.282309                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.282309                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         7780                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         7780                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          299                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            299                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          165                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          165                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1073500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1073500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355603                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355603                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  6506.060606                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  6506.060606                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          165                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          165                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       908500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       908500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355603                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355603                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  5506.060606                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  5506.060606                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.979808                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17637834                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2046229                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.619677                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.979808                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999369                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999369                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43665168                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43665168                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 604225786000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25256287                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       897097                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24860886                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        66823462                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         42723361                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1824                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           448                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2272                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85447                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85447                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17898                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25238389                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69832904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6135538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              76022136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1961984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2979383040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       328960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    261668032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3243342016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       109970686                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27040064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        135323709                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.165488                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.374866                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              113093130     83.57%     83.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1               22066653     16.31%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 163926      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          135323709                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50710367834                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34920444178                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23002479                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3071697313                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3860988                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
