// Seed: 4121496786
module module_0 #(
    parameter id_1 = 32'd90
) ();
  logic _id_1;
  localparam id_2 = -1;
  logic [-1 : id_1] id_3;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd19
) (
    input  tri   id_0,
    input  uwire id_1,
    input  tri   _id_2,
    output tri0  id_3
);
  wire id_5;
  module_0 modCall_1 ();
  always_ff @(posedge id_1 or posedge id_1);
  logic id_6;
  assign id_3 = -1'b0;
  logic [id_2 : 1] id_7;
  ;
  logic [-1 : -1] id_8;
  ;
endmodule
