Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Wed Jul 17 11:06:04 2024
| Host             : PC_Alessandro running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7z014sclg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.242        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.074        |
| Device Static (W)        | 0.168        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 59.1         |
| Junction Temperature (C) | 50.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.145 |       16 |       --- |             --- |
| Slice Logic              |     0.036 |    31922 |       --- |             --- |
|   LUT as Logic           |     0.032 |    12098 |     40600 |           29.80 |
|   Register               |     0.003 |    14350 |     81200 |           17.67 |
|   CARRY4                 |     0.001 |     1152 |     13300 |            8.66 |
|   LUT as Shift Register  |    <0.001 |      286 |     17400 |            1.64 |
|   F7/F8 Muxes            |    <0.001 |      195 |     53200 |            0.37 |
|   LUT as Distributed RAM |    <0.001 |       20 |     17400 |            0.11 |
|   Others                 |     0.000 |     1876 |       --- |             --- |
| Signals                  |     0.058 |    24751 |       --- |             --- |
| Block RAM                |     0.019 |     55.5 |       107 |           51.87 |
| MMCM                     |     0.076 |        1 |         4 |           25.00 |
| I/O                      |     0.601 |      166 |       200 |           83.00 |
| PS7                      |     1.138 |        1 |       --- |             --- |
| Static Power             |     0.168 |          |           |                 |
| Total                    |     2.242 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.289 |       0.267 |      0.022 |
| Vccaux    |       1.800 |     0.092 |       0.075 |      0.017 |
| Vcco33    |       3.300 |     0.122 |       0.121 |      0.001 |
| Vcco25    |       2.500 |     0.055 |       0.054 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.002 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.728 |       0.690 |      0.037 |
| Vccpaux   |       1.800 |     0.030 |       0.020 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.350 |     0.280 |       0.278 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                                    |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+------------------------------------------------------------------+-----------------+
| Clock              | Domain                                                           | Constraint (ns) |
+--------------------+------------------------------------------------------------------+-----------------+
| Quartz25           | CLK_SAFE_MODULE/CLK_IN_USB                                       |            40.0 |
| Quartz25           | Quartz25                                                         |            40.0 |
| REF_CLK2_P         | CLK_SAFE_MODULE/CLK_IN_USB                                       |            40.0 |
| REF_CLK2_P         | REF_CLK2_P                                                       |            40.0 |
| REF_CLK_P          | CLK_SAFE_MODULE/CLK_IN_USB                                       |            40.0 |
| REF_CLK_P          | REF_CLK_P                                                        |            40.0 |
| RING_OSC           | MULTYCHANNEL/channel[0].single_channel_inst/ADC/Oscillator/FREQ  |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[10].single_channel_inst/ADC/Oscillator/FREQ |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[11].single_channel_inst/ADC/Oscillator/FREQ |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[12].single_channel_inst/ADC/Oscillator/FREQ |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[13].single_channel_inst/ADC/Oscillator/FREQ |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[14].single_channel_inst/ADC/Oscillator/FREQ |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[15].single_channel_inst/ADC/Oscillator/FREQ |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/FREQ |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/FREQ |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/FREQ |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/FREQ  |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[2].single_channel_inst/ADC/Oscillator/FREQ  |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[3].single_channel_inst/ADC/Oscillator/FREQ  |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[4].single_channel_inst/ADC/Oscillator/FREQ  |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[5].single_channel_inst/ADC/Oscillator/FREQ  |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[6].single_channel_inst/ADC/Oscillator/FREQ  |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[7].single_channel_inst/ADC/Oscillator/FREQ  |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[8].single_channel_inst/ADC/Oscillator/FREQ  |             4.0 |
| RING_OSC           | MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/FREQ  |             4.0 |
| clk_out1_clk_wiz_0 | multiphase_clock/inst/clk_out1_clk_wiz_0                         |             5.0 |
| clk_out2_clk_wiz_0 | multiphase_clock/inst/clk_out2_clk_wiz_0                         |             5.0 |
| clk_out3_clk_wiz_0 | multiphase_clock/inst/clk_out3_clk_wiz_0                         |             5.0 |
| clk_out4_clk_wiz_0 | multiphase_clock/inst/clk_out4_clk_wiz_0                         |             5.0 |
| clk_out5_clk_wiz_0 | multiphase_clock/inst/clk_out5_clk_wiz_0                         |             5.0 |
| clk_out6_clk_wiz_0 | multiphase_clock/inst/clk_out6_clk_wiz_0                         |             5.0 |
| clk_out7_clk_wiz_0 | multiphase_clock/inst/clk_out7_clk_wiz_0                         |             5.0 |
| clkfbout_clk_wiz_0 | multiphase_clock/inst/clkfbout_clk_wiz_0                         |            10.0 |
+--------------------+------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| TOP                                 |     2.074 |
|   FIFO_DATA_32bit                   |     0.006 |
|     U0                              |     0.006 |
|       inst_fifo_gen                 |     0.006 |
|   I2C_SCL_IOBUF_inst                |     0.008 |
|   I2C_SDA_IOBUF_inst                |     0.008 |
|   MULTYCHANNEL                      |     0.270 |
|     PPS_channel                     |     0.004 |
|     channel[0].single_channel_inst  |     0.013 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[10].single_channel_inst |     0.013 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[11].single_channel_inst |     0.013 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[12].single_channel_inst |     0.013 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[13].single_channel_inst |     0.012 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[14].single_channel_inst |     0.012 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[15].single_channel_inst |     0.012 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[16].single_channel_inst |     0.012 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[17].single_channel_inst |     0.013 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[18].single_channel_inst |     0.012 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[1].single_channel_inst  |     0.013 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[2].single_channel_inst  |     0.013 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[3].single_channel_inst  |     0.013 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[4].single_channel_inst  |     0.013 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[5].single_channel_inst  |     0.013 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[6].single_channel_inst  |     0.013 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[7].single_channel_inst  |     0.013 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[8].single_channel_inst  |     0.013 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|     channel[9].single_channel_inst  |     0.013 |
|       ADC                           |     0.002 |
|       Time_block                    |     0.003 |
|   PPS_recovery                      |     0.003 |
|   RunControl                        |     0.013 |
|   TOP_block_i                       |     1.220 |
|     TOP_block_i                     |     1.220 |
|       axi_bram_ctrl_0               |     0.003 |
|       axi_bram_ctrl_1               |     0.002 |
|       axi_dma_0                     |     0.027 |
|       axi_interconnect_0            |     0.005 |
|       axi_uartlite_1                |     0.001 |
|       axis_data_fifo_0              |     0.009 |
|       processing_system7_0          |     1.142 |
|       ps7_0_axi_periph              |     0.028 |
|   multiphase_clock                  |     0.078 |
|     inst                            |     0.078 |
+-------------------------------------+-----------+


